
---------- Begin Simulation Statistics ----------
final_tick                               578477602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87101                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701660                       # Number of bytes of host memory used
host_op_rate                                    87391                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7032.71                       # Real time elapsed on the host
host_tick_rate                               82255337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612558382                       # Number of instructions simulated
sim_ops                                     614595982                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.578478                       # Number of seconds simulated
sim_ticks                                578477602000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.965059                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77705649                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91456006                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6760085                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123500752                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12426989                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12514732                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87743                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159143077                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061584                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4788506                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143210183                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19549428                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058516                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61029569                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580295367                       # Number of instructions committed
system.cpu0.commit.committedOps             581314863                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1028323173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565304                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389593                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    758143075     73.73%     73.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161266388     15.68%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37720545      3.67%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33593381      3.27%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11035027      1.07%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1958407      0.19%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1898779      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3158143      0.31%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19549428      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1028323173                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887702                       # Number of function calls committed.
system.cpu0.commit.int_insts                561289669                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953736                       # Number of loads committed
system.cpu0.commit.membars                    2037591                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037600      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322238413     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971931     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70913231     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581314863                       # Class of committed instruction
system.cpu0.commit.refs                     251885197                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580295367                       # Number of Instructions Simulated
system.cpu0.committedOps                    581314863                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.973898                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.973898                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179046079                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1981760                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76914515                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             654474033                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               393871823                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457299790                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4796030                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6893015                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3879095                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159143077                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113709667                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    641662302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2637724                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     665561724                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          264                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13535298                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138936                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         390462350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90132638                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581051                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1038892817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883117                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               560576385     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               357474360     34.41%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72611745      6.99%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36479636      3.51%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6619368      0.64%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3849452      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  256102      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021825      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3944      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1038892817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      106550907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4855319                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150620256                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555760                       # Inst execution rate
system.cpu0.iew.exec_refs                   285923706                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79953379                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              150617284                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205448876                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2284600                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            80874778                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          642330946                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            205970327                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3524448                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            636592245                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1033428                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2232031                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4796030                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4406605                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11142232                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28495                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7926                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4116730                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25495140                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8943317                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7926                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       845261                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4010058                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                269235706                       # num instructions consuming a value
system.cpu0.iew.wb_count                    629221400                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852380                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229491232                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549325                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     629302225                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               774966275                       # number of integer regfile reads
system.cpu0.int_regfile_writes              403278451                       # number of integer regfile writes
system.cpu0.ipc                              0.506612                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506612                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038500      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            345625421     53.99%     54.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139226      0.65%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.16%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208089873     32.51%     87.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79205531     12.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             640116694                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1269332                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001983                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 248910     19.61%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                881635     69.46%     89.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               138784     10.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             639347455                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2320474291                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    629221333                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        703353953                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 639271540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                640116694                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059406                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61016079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78894                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           890                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13090397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1038892817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616153                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          575626275     55.41%     55.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322190680     31.01%     86.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114521567     11.02%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20396001      1.96%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3977117      0.38%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1560114      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             421045      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             140575      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              59443      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1038892817                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558837                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9495570                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1925404                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205448876                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           80874778                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1145443724                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11512368                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162015294                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576159                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6743494                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               399312515                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4021736                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10848                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            791738227                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             649485307                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          417843360                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                455178040                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6367794                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4796030                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17394871                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                47267196                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       791738171                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        196067                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2868                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14432891                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2866                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1651107127                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1295267756                       # The number of ROB writes
system.cpu0.timesIdled                       12154253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  855                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.430542                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4512095                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5102417                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           827359                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7723762                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            251560                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         406970                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155410                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8709999                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3150                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           489551                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095521                       # Number of branches committed
system.cpu1.commit.bw_lim_events               808966                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4329526                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263015                       # Number of instructions committed
system.cpu1.commit.committedOps              33281119                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    189957247                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175203                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829666                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176142506     92.73%     92.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6952984      3.66%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2313507      1.22%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2015567      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518371      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188641      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950932      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        65773      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       808966      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    189957247                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320818                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047794                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248560                       # Number of loads committed
system.cpu1.commit.membars                    2035980                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035980      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082657     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266488     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895856      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281119                       # Class of committed instruction
system.cpu1.commit.refs                      12162356                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263015                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281119                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.921426                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.921426                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169760793                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341175                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4348286                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39629032                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5323360                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13184321                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                489759                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               615141                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2054087                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8709999                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4986578                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184488930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54588                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40418069                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          157                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1655182                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045592                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5495616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4763655                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211565                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         190812320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.659800                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166080758     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14267303      7.48%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6004071      3.15%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3138782      1.64%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  990942      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  202107      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128163      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           190812320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         230737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              519908                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7710953                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189854                       # Inst execution rate
system.cpu1.iew.exec_refs                    12929154                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943229                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147831385                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10069712                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018638                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           603123                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2974579                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37603210                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9985925                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           592709                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36270355                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                971294                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1269085                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                489759                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3365518                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          148399                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4657                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          329                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       821152                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        60783                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           155                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90712                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        429196                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21116727                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36025813                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.875534                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18488403                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188574                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36034894                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44591195                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24558746                       # number of integer regfile writes
system.cpu1.ipc                              0.168878                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168878                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036113      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21827689     59.21%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11066105     30.02%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933013      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36863064                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1094046                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029679                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198165     18.11%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802370     73.34%     91.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93508      8.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35920982                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265701007                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36025801                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41925399                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34548476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36863064                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054734                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4322090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            68540                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           281                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1397401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    190812320                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193190                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652017                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168263558     88.18%     88.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14747691      7.73%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4352127      2.28%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1472731      0.77%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1416722      0.74%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             183088      0.10%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             252425      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              95776      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28202      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      190812320                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192957                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169356                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531589                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10069712                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2974579                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       191043057                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965905031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158095359                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412861                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6645517                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6649277                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1252486                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6154                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47755690                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38734658                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26693900                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13588571                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4001400                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                489759                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11966579                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4281039                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47755678                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22775                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12736921                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226758627                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76078441                       # The number of ROB writes
system.cpu1.timesIdled                           3713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4197354                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1127                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4218534                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                108756                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5530304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11028948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87948                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        45871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36223088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2605275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72421384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2651146                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4218048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1621790                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3876748                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              394                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1310941                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1310935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4218049                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           749                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16557931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16557931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    457649472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               457649472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5530410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5530410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5530410                       # Request fanout histogram
system.membus.respLayer1.occupancy        28597275079                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18910471393                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   578477602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   578477602000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       959364500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1071600438.197979                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       217000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2787823500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   572721415000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5756187000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     97838224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        97838224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     97838224                       # number of overall hits
system.cpu0.icache.overall_hits::total       97838224                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15871443                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15871443                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15871443                       # number of overall misses
system.cpu0.icache.overall_misses::total     15871443                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220139150497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220139150497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220139150497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220139150497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113709667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113709667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113709667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113709667                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139579                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139579                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139579                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139579                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13870.140887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13870.140887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13870.140887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13870.140887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3350                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.174603                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14846313                       # number of writebacks
system.cpu0.icache.writebacks::total         14846313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1025095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1025095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1025095                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1025095                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14846348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14846348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14846348                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14846348                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 195742700499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 195742700499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 195742700499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 195742700499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130564                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130564                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130564                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130564                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13184.569060                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13184.569060                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13184.569060                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13184.569060                       # average overall mshr miss latency
system.cpu0.icache.replacements              14846313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     97838224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       97838224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15871443                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15871443                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220139150497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220139150497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113709667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113709667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139579                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139579                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13870.140887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13870.140887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1025095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1025095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14846348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14846348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 195742700499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 195742700499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130564                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130564                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13184.569060                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13184.569060                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          112684191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14846313                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.590045                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        242265679                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       242265679                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233138888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233138888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233138888                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233138888                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28242574                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28242574                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28242574                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28242574                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 659473651056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 659473651056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 659473651056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 659473651056                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261381462                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261381462                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261381462                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261381462                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108051                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108051                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108051                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108051                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23350.338077                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23350.338077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23350.338077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23350.338077                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3639250                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        99861                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            82549                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1493                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.085937                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.886135                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20278006                       # number of writebacks
system.cpu0.dcache.writebacks::total         20278006                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8358551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8358551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8358551                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8358551                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19884023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19884023                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19884023                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19884023                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 346845735726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 346845735726                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 346845735726                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 346845735726                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076073                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076073                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076073                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076073                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17443.438671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17443.438671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17443.438671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17443.438671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20278006                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168313057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168313057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22157005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22157005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 430411367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 430411367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190470062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190470062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19425.521071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19425.521071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4948359                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4948359                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17208646                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17208646                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 258253191500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 258253191500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15007.176712                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15007.176712                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64825831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64825831                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6085569                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6085569                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 229062283556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 229062283556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70911400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70911400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085819                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085819                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37640.240963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37640.240963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3410192                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3410192                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2675377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2675377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88592544226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88592544226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33114.041208                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33114.041208                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          786                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62592500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62592500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411088                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411088                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 79634.223919                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79634.223919                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008891                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008891                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 79176.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79176.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       570000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       570000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1853                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073934                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073934                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4160.583942                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4160.583942                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       435000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       435000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3222.222222                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3222.222222                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406619                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406619                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31255147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31255147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76865.928547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76865.928547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406619                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406619                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30848528000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30848528000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399348                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399348                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75865.928547                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75865.928547                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950074                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254040977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20290336                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.520294                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950074                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545097236                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545097236                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14698440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19092643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              237890                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34031892                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14698440                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19092643                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2919                       # number of overall hits
system.l2.overall_hits::.cpu1.data             237890                       # number of overall hits
system.l2.overall_hits::total                34031892                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            147907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1182916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            830857                       # number of demand (read+write) misses
system.l2.demand_misses::total                2163645                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           147907                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1182916                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1965                       # number of overall misses
system.l2.overall_misses::.cpu1.data           830857                       # number of overall misses
system.l2.overall_misses::total               2163645                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12210519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 109399326500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    180505500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83170208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     204960559500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12210519000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 109399326500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    180505500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83170208500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    204960559500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14846347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20275559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36195537                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14846347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20275559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36195537                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.058342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.402334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059777                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.058342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.402334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059777                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82555.382774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92482.751523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91860.305344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100101.712449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94729.292236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82555.382774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92482.751523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91860.305344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100101.712449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94729.292236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3168175                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1621790                       # number of writebacks
system.l2.writebacks::total                   1621790                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         141851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              201526                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        141851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             201526                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       147803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1041065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       771314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1962119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       147803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1041065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       771314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3705819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5667938                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10725716501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89403424500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    159321000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70638660001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 170927122002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10725716501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89403424500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    159321000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70638660001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 280970024269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451897146271                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.051346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.396601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.051346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.396601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72567.650866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85876.890012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82251.419721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91582.234992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87113.534909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72567.650866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85876.890012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82251.419721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91582.234992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75818.604273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79728.667863                       # average overall mshr miss latency
system.l2.replacements                        7994372                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4978104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4978104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4978104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4978104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31134075                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31134075                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31134075                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31134075                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3705819                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3705819                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 280970024269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 280970024269                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75818.604273                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75818.604273                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1889.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1693.396226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1902000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2121500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20021.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20014.150943                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       504000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20134.615385                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2288004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           106602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2394606                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         779319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1417911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73631117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64200985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137832102000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3067323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3812517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.856947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94481.357442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100535.216539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97207.865656                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80759                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37073                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           117832                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       698560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       601519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1300079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60767734000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55080989500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115848723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86989.999427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91569.824893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89108.987608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14698440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14701359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       147907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           149872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12210519000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    180505500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12391024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14846347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14851231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.402334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82555.382774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91860.305344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82677.381365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       147803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       149740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10725716501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    159321000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10885037501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.396601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72567.650866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82251.419721                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72692.917731                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16804639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       131288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16935927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       403597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       192265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          595862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35768209500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18969223500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54737433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17208236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17531789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.594230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88623.576241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98661.865134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91862.600736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61092                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22470                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       342505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       169795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       512300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28635690500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15557670501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44193361001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.524783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83606.634940                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91626.199246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86264.612534                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           85                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                89                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1234                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1265                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     34134500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       994500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35129000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1319                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.935557                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.885714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.934269                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27661.669368                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32080.645161                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27769.960474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          503                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          521                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          731                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          744                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14446495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       254000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14700495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.554208                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.371429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.549483                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19762.647059                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19538.461538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19758.729839                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999872                       # Cycle average of tags in use
system.l2.tags.total_refs                    75672833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7994977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.465047                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.537806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.309583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.496052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.966745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.682434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.445903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586468793                       # Number of tag accesses
system.l2.tags.data_accesses                586468793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9459392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      67062336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49677312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    227531904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          353854912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9459392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9583360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103794560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103794560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         147803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1047849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3555186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5528983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1621790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1621790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16352218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115929011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           214300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85875947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    393328805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             611700282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16352218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       214300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16566519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179427103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179427103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179427103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16352218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115929011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          214300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85875947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    393328805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            791127384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1571022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    147802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    987314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    760217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3540298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003423543750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10759788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1479164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5528984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1621790                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5528984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1621790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50768                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            228250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            227725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            247959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            454253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            437251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            536298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            435844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            439366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            350736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           310198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           268907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           257985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           245668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            122959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            140561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68095                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156854682071                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27187840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            258809082071                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28846.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47596.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4282563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1000841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5528984                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1621790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1200234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1214931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1215059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  650725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  519759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  109313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1725142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.004327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.156703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.273839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       448317     25.99%     25.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       752584     43.62%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       168623      9.77%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       128866      7.47%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57312      3.32%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31131      1.80%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27265      1.58%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18328      1.06%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92716      5.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1725142                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.391815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.353151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.250783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        96416     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            84067     87.19%     87.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1415      1.47%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7555      7.84%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2283      2.37%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              793      0.82%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              215      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               70      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              348004352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5850624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100543552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               353854976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103794560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       601.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    611.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  578477600001                       # Total gap between requests
system.mem_ctrls.avgGap                      80897.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9459328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63188096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48653888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    226579072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100543552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16352107.613666951656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 109231707.124937221408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 214300.431981115835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84106779.297567337751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 391681667.910108685493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173807164.966086268425                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       147803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1047849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3555187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1621790                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4634569413                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46560177138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78160934                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38542743579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 168993431007                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13782177793186                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31356.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44434.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40351.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49655.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47534.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8498127.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5730478320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3045794895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16749875940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3701517660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45664064160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103022638470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     135379493280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       313293862725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.583393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 350854198950                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19316440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 208306963050                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6587142660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3501118995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22074359580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4499065800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45664064160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     179612244000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70882983360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       332820978555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.339438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182410987031                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19316440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376750174969                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5677644417.647058                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27603496358.844788                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221305552000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95877826500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482599775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4980508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4980508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4980508                       # number of overall hits
system.cpu1.icache.overall_hits::total        4980508                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6070                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6070                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6070                       # number of overall misses
system.cpu1.icache.overall_misses::total         6070                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    273563000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    273563000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    273563000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    273563000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4986578                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4986578                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4986578                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4986578                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45068.039539                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45068.039539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45068.039539                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45068.039539                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          653                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   326.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4852                       # number of writebacks
system.cpu1.icache.writebacks::total             4852                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1186                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1186                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4884                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4884                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220597000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220597000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000979                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000979                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000979                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000979                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45167.280917                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45167.280917                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45167.280917                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45167.280917                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4852                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4980508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4980508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6070                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6070                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    273563000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    273563000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4986578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4986578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45068.039539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45068.039539                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000979                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45167.280917                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45167.280917                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.188209                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4733479                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4852                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           975.572754                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356443500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.188209                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974632                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9978040                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9978040                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9396660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9396660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9396660                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9396660                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2287512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2287512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2287512                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2287512                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183538662931                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183538662931                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183538662931                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183538662931                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11684172                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11684172                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11684172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11684172                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195779                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195779                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195779                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195779                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80235.060157                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80235.060157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80235.060157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80235.060157                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       919755                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16337                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            486                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.298892                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.090535                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1068177                       # number of writebacks
system.cpu1.dcache.writebacks::total          1068177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1631287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1631287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1631287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1631287                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656225                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656225                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52791278665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52791278665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52791278665                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52791278665                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056164                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056164                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056164                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056164                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80446.917848                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80446.917848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80446.917848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80446.917848                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1068177                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8395744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8395744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1392997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1392997                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95591416500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95591416500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9788741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9788741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68622.844486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68622.844486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1068542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1068542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21137482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21137482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65147.655299                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65147.655299                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1000916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1000916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       894515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       894515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87947246431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87947246431                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895431                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98318.358475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98318.358475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       562745                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       562745                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31653796165                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31653796165                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175037                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95408.856030                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95408.856030                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6727500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6727500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.353579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.353579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41273.006135                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41273.006135                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.015184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.015184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13714.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          288                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          288                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1316000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1316000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.334873                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.334873                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9075.862069                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9075.862069                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1172000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1172000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.332564                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.332564                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8138.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8138.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592283                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592283                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425645                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425645                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35566571500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35566571500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418148                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83559.237158                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83559.237158                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425645                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425645                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35140926500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35140926500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418148                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418148                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82559.237158                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82559.237158                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.607987                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11070353                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081732                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.233915                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356455000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.607987                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26487748                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26487748                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 578477602000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32384343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6599894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31219234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6372582                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5605067                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3837660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3837660                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14851231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17533114                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44539005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60845793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3219013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108618431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1900330112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2595428416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       623104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136762816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4633144448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13626454                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105489088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49823485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47058712     94.45%     94.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2718891      5.46%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  45880      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49823485                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72408033493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30435277834                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22286653658                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1623245481                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7343465                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2648292437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64968                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703376                       # Number of bytes of host memory used
host_op_rate                                    65032                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37994.43                       # Real time elapsed on the host
host_tick_rate                               54476800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468406649                       # Number of instructions simulated
sim_ops                                    2470839509                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.069815                       # Number of seconds simulated
sim_ticks                                2069814835500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.591259                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164346759                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165021268                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12875695                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186136978                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            310683                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         327712                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17029                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196456091                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10710                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12858094                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123917308                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33444456                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         599002                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      252377150                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           926772893                       # Number of instructions committed
system.cpu0.commit.committedOps             926970282                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4086441714                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.226840                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.149266                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3862156140     94.51%     94.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     77507049      1.90%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20474358      0.50%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9529685      0.23%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8376443      0.20%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5438224      0.13%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     34934591      0.85%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34580768      0.85%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33444456      0.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4086441714                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 316991339                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              671984                       # Number of function calls committed.
system.cpu0.commit.int_insts                760363549                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246127305                       # Number of loads committed
system.cpu0.commit.membars                     391126                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392137      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       467943564     50.48%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13495      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117576951     12.68%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36460023      3.93%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8338550      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12158019      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140918439     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709314      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105406159     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24908514      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        926970282                       # Class of committed instruction
system.cpu0.commit.refs                     271942426                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  926772893                       # Number of Instructions Simulated
system.cpu0.committedOps                    926970282                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.466357                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.466357                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3670139846                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17787                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143506333                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1280154794                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99990480                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                273126858                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13618371                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                28198                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69276698                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196456091                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78790452                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4026257605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1617734                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1463329630                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          180                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27271996                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.047461                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86258117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164657442                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.353521                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4126152253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.354719                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952926                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3283841067     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               604119920     14.64%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43830925      1.06%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131573761      3.19%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5918394      0.14%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  645221      0.02%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43352049      1.05%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12856226      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14690      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4126152253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358354608                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314999940                       # number of floating regfile writes
system.cpu0.idleCycles                       13146421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14954327                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146214564                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.373084                       # Inst execution rate
system.cpu0.iew.exec_refs                   805722208                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27892391                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1607410480                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310174325                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261844                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17193490                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32820305                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1177590451                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777829817                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12802555                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1544304349                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              13424332                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1083029211                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13618371                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1110475720                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51626185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389355                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       926309                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64047020                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7005184                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        926309                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6988048                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7966279                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                826760350                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030622400                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839151                       # average fanout of values written-back
system.cpu0.iew.wb_producers                693777011                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.248985                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1034882598                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1597273936                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546166760                       # number of integer regfile writes
system.cpu0.ipc                              0.223896                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.223896                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395101      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540522275     34.71%     34.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14082      0.00%     34.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     34.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124732694      8.01%     42.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     42.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47677509      3.06%     45.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8771971      0.56%     46.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13534769      0.87%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           478510315     30.73%     78.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             723689      0.05%     78.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      303030939     19.46%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27048437      1.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1557106903                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              630162746                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1167629366                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341761187                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         517447645                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  191403244                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122922                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7212208      3.77%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                67577      0.04%      3.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                85408      0.04%      3.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               48445      0.03%      3.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60806428     31.77%     35.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              224214      0.12%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              90957741     47.52%     83.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9991      0.01%     83.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31985152     16.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6079      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1117952300                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6268091896                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688861213                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        911687756                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1176831649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1557106903                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             758802                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      250620172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3951958                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        159800                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    205380327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4126152253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.377375                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.119360                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3525088230     85.43%     85.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          230824476      5.59%     91.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111480416      2.70%     93.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           70114925      1.70%     95.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          107548632      2.61%     98.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           50028396      1.21%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14216390      0.34%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7464332      0.18%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9386456      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4126152253                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.376177                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17528977                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10824744                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310174325                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32820305                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363627595                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186676666                       # number of misc regfile writes
system.cpu0.numCycles                      4139298674                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      331100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2918919013                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777483321                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             168035779                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132370730                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             661047813                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9387937                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1745806553                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1234365541                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1035787818                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                294600062                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1792872                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13618371                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            766068665                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258304502                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        491921894                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1253884659                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        575412                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11897                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                416315612                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11752                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5232295732                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2398453253                       # The number of ROB writes
system.cpu0.timesIdled                         162366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2930                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.697336                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164708648                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           165208676                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12744054                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        186115201                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            281512                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         290321                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8809                       # Number of indirect misses.
system.cpu1.branchPred.lookups              196389687                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4314                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        195286                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12735028                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124207092                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33301075                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         596528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      251231167                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           929075374                       # Number of instructions committed
system.cpu1.commit.committedOps             929273245                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4082783160                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.152118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3858873146     94.52%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     76903600      1.88%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20325322      0.50%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9465720      0.23%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8327406      0.20%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5399954      0.13%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34704712      0.85%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     35482225      0.87%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33301075      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4082783160                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317927436                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              609412                       # Number of function calls committed.
system.cpu1.commit.int_insts                762246572                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246916144                       # Number of loads committed
system.cpu1.commit.membars                     391557                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       391557      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469379185     50.51%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118104025     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36396096      3.92%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8287690      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12126528      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141117085     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456334      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105994345     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24876672      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        929273245                       # Class of committed instruction
system.cpu1.commit.refs                     272444436                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  929075374                       # Number of Instructions Simulated
system.cpu1.committedOps                    929273245                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.440536                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.440536                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3668672214                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 9061                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143921591                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1280463160                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96978795                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                273904437                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13489286                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19223                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69246309                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  196389687                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78414019                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4025750090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1591995                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1462619514                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26996624                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047603                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          83042639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164990160                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.354524                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4122291041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.354881                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.951913                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3279354674     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               604815888     14.67%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43694382      1.06%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               132110727      3.20%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5817054      0.14%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  634612      0.02%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43107594      1.05%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12751176      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4934      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4122291041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                359200196                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315951632                       # number of floating regfile writes
system.cpu1.idleCycles                        3301389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14835832                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146471813                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.373535                       # Inst execution rate
system.cpu1.iew.exec_refs                   800938281                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27604099                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1616106908                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310638963                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            259375                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         16983059                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32514738                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1178757241                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            773334182                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12692931                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1541051905                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13614910                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1076512762                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13489286                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1104234935                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51140891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          378251                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       919682                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63722819                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6986446                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        919682                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6931286                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7904546                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                828954687                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1032598514                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839772                       # average fanout of values written-back
system.cpu1.iew.wb_producers                696132686                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.250291                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1036847044                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1594255764                       # number of integer regfile reads
system.cpu1.int_regfile_writes              547176796                       # number of integer regfile writes
system.cpu1.ipc                              0.225198                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225198                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393851      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            541625011     34.86%     34.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125263585      8.06%     42.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47590218      3.06%     46.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8718876      0.56%     46.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13506586      0.87%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           475303452     30.59%     78.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461529      0.03%     78.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      301715474     19.42%     98.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      27022524      1.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1553744836                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              628926643                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1165405783                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342683187                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         517709250                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  190263499                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122455                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7286626      3.83%      3.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                69199      0.04%      3.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                86000      0.05%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               50873      0.03%      3.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60832189     31.97%     35.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              226112      0.12%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              90009429     47.31%     83.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  144      0.00%     83.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31696969     16.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            5958      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1114687841                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6258566450                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    689915327                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        911450010                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1177999333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1553744836                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             757908                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      249483996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3928021                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        161380                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204311208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4122291041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.376913                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.118855                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3521997329     85.44%     85.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          230959159      5.60%     91.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111507834      2.70%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           70149847      1.70%     95.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          106769340      2.59%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           49698757      1.21%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14197425      0.34%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7526027      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9485323      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4122291041                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.376611                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17478009                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10798848                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310638963                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32514738                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              364472298                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             187056419                       # number of misc regfile writes
system.cpu1.numCycles                      4125592430                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13928519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2921460357                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779749526                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             166900511                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129293911                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             657119248                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9307049                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1746948290                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1235045955                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1036656243                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                295361699                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1802460                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13489286                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            762305478                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               256906717                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        492048501                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1254899789                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        380310                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11261                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                415804811                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11259                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5229952255                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2400565192                       # The number of ROB writes
system.cpu1.timesIdled                          36280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        223324073                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               560424                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           227689998                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  4                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5443318                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    288749793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     573044993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8501593                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4145019                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139729308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    118359945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279319331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      122504964                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          286838331                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4268256                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1386                       # Transaction distribution
system.membus.trans_dist::CleanEvict        280031606                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           305265                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5484                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1594660                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1593096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     286838336                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    861476420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              861476420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18732868416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18732868416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           240704                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         288743745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               288743745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           288743745                       # Request fanout histogram
system.membus.respLayer1.occupancy       1472528059833                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        671303072694                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                992                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    334270.161290                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   287237.612539                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2855000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2069649037500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    165798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78622277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78622277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78622277                       # number of overall hits
system.cpu0.icache.overall_hits::total       78622277                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168175                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168175                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168175                       # number of overall misses
system.cpu0.icache.overall_misses::total       168175                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10525601496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10525601496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10525601496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10525601496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78790452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78790452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78790452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78790452                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002134                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002134                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002134                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002134                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62587.194862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62587.194862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62587.194862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62587.194862                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7452                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              136                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.794118                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       153009                       # number of writebacks
system.cpu0.icache.writebacks::total           153009                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15167                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15167                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15167                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15167                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       153008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       153008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       153008                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       153008                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9596192996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9596192996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9596192996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9596192996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001942                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001942                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001942                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001942                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62716.936343                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62716.936343                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62716.936343                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62716.936343                       # average overall mshr miss latency
system.cpu0.icache.replacements                153009                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78622277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78622277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10525601496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10525601496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78790452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78790452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002134                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002134                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62587.194862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62587.194862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15167                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15167                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       153008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       153008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9596192996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9596192996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62716.936343                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62716.936343                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78775664                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           153041                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           514.735685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        157733913                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       157733913                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    150131079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       150131079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    150131079                       # number of overall hits
system.cpu0.dcache.overall_hits::total      150131079                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    155154840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     155154840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    155154840                       # number of overall misses
system.cpu0.dcache.overall_misses::total    155154840                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12607674144747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12607674144747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12607674144747                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12607674144747                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305285919                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305285919                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305285919                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305285919                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.508228                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.508228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.508228                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.508228                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81258.658413                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81258.658413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81258.658413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81258.658413                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2770047980                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       752254                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52752851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11891                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.509920                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.262467                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69593950                       # number of writebacks
system.cpu0.dcache.writebacks::total         69593950                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     85357703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     85357703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     85357703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     85357703                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69797137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69797137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69797137                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69797137                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6900607275132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6900607275132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6900607275132                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6900607275132                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228629                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228629                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228629                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228629                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98866.623643                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98866.623643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98866.623643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98866.623643                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69593819                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    131922275                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      131922275                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    147752458                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    147752458                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12255284045500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12255284045500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279674733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279674733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.528301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.528301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82944.705025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82944.705025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     79338461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     79338461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68413997                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68413997                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6813160805000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6813160805000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99587.235124                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99587.235124                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18208804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18208804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7402382                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7402382                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 352390099247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 352390099247                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25611186                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25611186                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.289029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.289029                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47604.960031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47604.960031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6019242                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6019242                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1383140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1383140                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87446470132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87446470132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63223.151765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63223.151765                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1690                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1690                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71384500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71384500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.228255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228255                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42239.349112                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42239.349112                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1507                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          183                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          183                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2147500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024716                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024716                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11734.972678                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11734.972678                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4116                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4116                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2451                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2451                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12355000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12355000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6567                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6567                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.373230                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.373230                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5040.799674                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5040.799674                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2448                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2448                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9907000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9907000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.372773                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.372773                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4046.977124                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4046.977124                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6546                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6546                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4070095999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4070095999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966821                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966821                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21337.667166                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21337.667166                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3879348999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3879348999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966821                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966821                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20337.667166                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20337.667166                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950685                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          220292759                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69849806                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.153806                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950685                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998459                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998459                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680844140                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680844140                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               54486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11228872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11282611                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22577075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              54486                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11228872                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11106                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11282611                       # number of overall hits
system.l2.overall_hits::total                22577075                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58366766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58073091                       # number of demand (read+write) misses
system.l2.demand_misses::total              116565208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98522                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58366766                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26829                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58073091                       # number of overall misses
system.l2.overall_misses::total             116565208                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8768506480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6639859503593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2416233993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6609730101899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13260774345965                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8768506480                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6639859503593                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2416233993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6609730101899                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13260774345965                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          153008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69595638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69355702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139142283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         153008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69595638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69355702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139142283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.643901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.707236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.643901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.707236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89000.492073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113760.962936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90060.531253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113817.432275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113762.713364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89000.492073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113760.962936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90060.531253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113817.432275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113762.713364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           25928248                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1153710                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.473800                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 181953855                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4268192                       # number of writebacks
system.l2.writebacks::total                   4268192                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        8030375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        8042325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            16073899                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       8030375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       8042325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           16073899                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        97960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     50336391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     50030766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         100491309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        97960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     50336391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     50030766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    195496822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        295988131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7748698484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5573241712199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2126871995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5543833972554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 11126951255232                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7748698484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5573241712199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2126871995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5543833972554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 18112860651136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 29239811906368                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.640228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.723269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.690444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.640228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.723269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.690444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.127234                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79100.637852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110719.930481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81203.115264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110808.496767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110725.508165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79100.637852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110719.930481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81203.115264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110808.496767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92650.409689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98787.109495                       # average overall mshr miss latency
system.l2.replacements                      398654221                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5333788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5333788                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           64                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             64                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5333852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5333852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           64                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           64                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125720867                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125720867                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1386                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1386                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125722253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125722253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1386                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1386                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    195496822                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      195496822                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 18112860651136                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 18112860651136                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92650.409689                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92650.409689                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12779                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           13298                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                26077                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         36465                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         35725                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              72190                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    259736500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    267280000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    527016500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49244                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98267                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.740496                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.728740                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7122.898670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7481.595521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7300.408644                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2724                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2714                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5438                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33741                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        33011                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         66752                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    783474996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    772809041                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1556284037                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.685180                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.673378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.679292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23220.266026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23410.652237                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23314.418100                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          155                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              235                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       611500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       674500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            335                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.648536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.701493                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   787.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3945.161290                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2870.212766                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          228                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1662000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3389500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5051500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.822917                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.623431                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.680597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21037.974684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22748.322148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22155.701754                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           493253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           461940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                955193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         845544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         827736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1673280                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80451639472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  78988170981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159439810453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1338797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1289676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2628473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.631570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.641817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95147.785889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95426.767690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95285.792248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41553                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        39710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            81263                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       803991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       788026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1592017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69868712973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68598987484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138467700457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.600532                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.611026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86902.357082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87051.680381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86976.270013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         54486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           125351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8768506480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2416233993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11184740473                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       153008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.643901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.707236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.656484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89000.492073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90060.531253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89227.373320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          562                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          637                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1199                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        97960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       124152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7748698484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2126871995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9875570479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.640228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.690444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79100.637852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81203.115264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79544.191628                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10735619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10820671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21556290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57521222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57245355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       114766577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6559407864121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6530741930918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13090149795039                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68256841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68066026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136322867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.842717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.841873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114034.570825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114083.351058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114058.902315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7988822                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      8002615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     15991437                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     49532400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     49242740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     98775140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5503372999226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5475234985070                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10978607984296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.725677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.723455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111106.528237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111188.674413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111147.480877                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   442095091                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 398654285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.108969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.129396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.013700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.669130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.634991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.548484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.283272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.477320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2561081549                       # Number of tag accesses
system.l2.tags.data_accesses               2561081549                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6269376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3233395520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1676352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3214202176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12004067968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18459611392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6269376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1676352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7945728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    273168384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       273168384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          97959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       50521805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       50221909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    187563562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           288431428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4268256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4268256                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3028955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1562166559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           809904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1552893583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5799585433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8918484434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3028955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       809904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3838859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131977208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131977208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131977208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3028955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1562166559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          809904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1552893583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5799585433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9050461643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3246348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     97955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  49983600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  49688292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 187045756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004360524250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       202359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       202359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           352484725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3066344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   288431432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4269642                       # Number of write requests accepted
system.mem_ctrls.readBursts                 288431432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4269642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1589636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1023294                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9699433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8404938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7770505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7225582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6714973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7124215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          46942999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          42586787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          37063057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          27688469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         20129398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16884852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         13678458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         12436179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10513531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11978420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            210240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            245900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            254145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           257240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168692                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 13692429599545                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1434208980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19070713274545                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47735.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66485.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                253430878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3001363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             288431432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4269642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3109131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4902478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7311948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9641782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                12082002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14417751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                16687632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                19342887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                22046450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                26004619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               40150135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               54071035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               27105483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               11211554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8505258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5774448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3272599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1072268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 113292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 108120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 167482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 195357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 205840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 215633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 217712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 213209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 210949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 209305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 208239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 207139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     33655911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    551.630971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   408.713519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.540115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1395497      4.15%      4.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10747844     31.93%     36.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2332529      6.93%     43.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3313180      9.84%     52.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1992311      5.92%     58.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1063391      3.16%     61.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1218729      3.62%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       995862      2.96%     68.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10596568     31.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     33655911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       202359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1417.489294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    308.801436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4136.014380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       175863     86.91%     86.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        11750      5.81%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3660      1.81%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         2522      1.25%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1207      0.60%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1308      0.65%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1116      0.55%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          758      0.37%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          687      0.34%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          696      0.34%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          399      0.20%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          449      0.22%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          403      0.20%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          382      0.19%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          317      0.16%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          259      0.13%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          125      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          133      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          118      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           59      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           70      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           52      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           26      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        202359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       202359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.301429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           197678     97.69%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1689      0.83%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2246      1.11%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              587      0.29%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              139      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        202359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18357874944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               101736704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               207766272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18459611648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            273257088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8869.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8918.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2069814833499                       # Total gap between requests
system.mem_ctrls.avgGap                       7071.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6269120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3198950400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1676352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3180050688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  11970928384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    207766272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3028831.319824599195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1545524916.110303878784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 809904.331174168969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1536393803.666888475418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5783574539.462711334229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100379158.771374076605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        97960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     50521805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     50221909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    187563565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4269642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3681726970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3463448805436                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1034248132                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3446532617951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 12156015876056                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51638493208574                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37583.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68553.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39485.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68626.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64810.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12094337.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         128369331720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          68229936885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1073658678960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8381560860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     163389751200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     936005573370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6593676960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2384628509955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1152.097506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8992942599                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  69115800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1991706092901                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         111933815700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          59494245360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        974391708780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8564375700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163389751200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     935490886740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7027097280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2260291880760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1092.026128                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10009523921                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  69115800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1990689511579                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2168                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1085                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6469274.193548                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7613380.373822                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1085    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57920500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1085                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2062795673000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7019162500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78372443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78372443                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78372443                       # number of overall hits
system.cpu1.icache.overall_hits::total       78372443                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41576                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41576                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41576                       # number of overall misses
system.cpu1.icache.overall_misses::total        41576                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2852114500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2852114500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2852114500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2852114500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78414019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78414019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78414019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78414019                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000530                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000530                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000530                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000530                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68600.021647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68600.021647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68600.021647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68600.021647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37935                       # number of writebacks
system.cpu1.icache.writebacks::total            37935                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3641                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3641                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3641                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37935                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37935                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37935                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2597731000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2597731000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2597731000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2597731000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000484                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000484                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68478.476341                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68478.476341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68478.476341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68478.476341                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37935                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78372443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78372443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41576                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2852114500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2852114500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78414019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78414019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000530                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68600.021647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68600.021647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3641                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3641                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37935                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37935                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2597731000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2597731000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68478.476341                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68478.476341                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78662291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37967                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2071.859536                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156865973                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156865973                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149327883                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149327883                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149327883                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149327883                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    156274225                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     156274225                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    156274225                       # number of overall misses
system.cpu1.dcache.overall_misses::total    156274225                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12672028623907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12672028623907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12672028623907                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12672028623907                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305602108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305602108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305602108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305602108                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.511365                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.511365                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.511365                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.511365                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81088.411246                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81088.411246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81088.411246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81088.411246                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2751104043                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       758693                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52270640                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11917                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.631918                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.664765                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69341632                       # number of writebacks
system.cpu1.dcache.writebacks::total         69341632                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     86724042                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     86724042                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     86724042                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     86724042                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69550183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69550183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69550183                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69550183                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6870271164248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6870271164248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6870271164248                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6870271164248                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227584                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227584                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227584                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227584                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98781.496581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98781.496581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98781.496581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98781.496581                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69341531                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    131279641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      131279641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    148996852                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    148996852                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12325039009000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12325039009000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    280276493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    280276493                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.531607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.531607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82720.130282                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82720.130282                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     80775096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     80775096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68221756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68221756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6784913232000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6784913232000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99453.805205                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99453.805205                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18048242                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18048242                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7277373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7277373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 346989614907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 346989614907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25325615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25325615                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287352                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287352                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47680.614269                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47680.614269                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5948946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5948946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1328427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1328427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  85357932248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85357932248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64254.891122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64254.891122                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6475                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6475                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1504                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1504                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     63135500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     63135500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188495                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188495                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41978.390957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41978.390957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1216                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3025500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036095                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036095                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10505.208333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10505.208333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4085                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4085                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18260500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18260500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434759                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434759                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5811.744112                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5811.744112                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4816.401274                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4816.401274                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3930                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3930                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       191356                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       191356                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4086044499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4086044499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       195286                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       195286                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979876                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979876                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21353.103634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21353.103634                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       191356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       191356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3894688499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3894688499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979876                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979876                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20353.103634                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20353.103634                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.930571                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          219245993                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69604296                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.149892                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.930571                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        681229468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       681229468                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2069814835500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136827209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9602044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133792250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       394386318                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        306311994                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          332157                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         337742                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2818006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2818006                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136636266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       459026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209257909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208519402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418350142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19585088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8908127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4855680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8876620864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17809189056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       705708775                       # Total snoops (count)
system.tol2bus.snoopTraffic                 305364672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        845000423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              713563131     84.45%     84.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1              127292272     15.06%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4145020      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          845000423                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278898840406                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105071006069                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229774477                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104704808877                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57221859                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           292617                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
