\doxysection{SMARTCARD Clock Phase}
\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
Collaboration diagram for SMARTCARD Clock Phase\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_a_r_t_c_a_r_d___clock___phase}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}} 
\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}!SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}}
\index{SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}!SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
\doxysubsubsection{SMARTCARD\_PHASE\_1EDGE}
{\footnotesize\ttfamily \#define SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE~((uint32\+\_\+t)0x00000000U)}



Definition at line 277 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

\mbox{\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}} 
\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}!SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}}
\index{SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}!SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
\doxysubsubsection{SMARTCARD\_PHASE\_2EDGE}
{\footnotesize\ttfamily \#define SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA})}



Definition at line 278 of file stm32f4xx\+\_\+hal\+\_\+smartcard.\+h.

