#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f8755cb9c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8755caf200 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7f8755cb5d60 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_lhu_2.mem";
P_0x7f8755cb5da0 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/lhu_2_instructions.mem";
v0x7f8755ce4300_0 .net "active", 0 0, v0x7f8755cda7c0_0;  1 drivers
v0x7f8755ce43c0_0 .var "clk", 0 0;
v0x7f8755ce4490_0 .var "clock_enable", 0 0;
v0x7f8755ce4520_0 .net "data_address", 31 0, L_0x7f8755cf5800;  1 drivers
v0x7f8755ce45b0_0 .net "data_read", 0 0, v0x7f8755cdabf0_0;  1 drivers
v0x7f8755ce46c0_0 .net "data_readdata", 31 0, L_0x7f8755ceaeb0;  1 drivers
v0x7f8755ce4750_0 .net "data_write", 0 0, v0x7f8755cdad40_0;  1 drivers
v0x7f8755ce4820_0 .net "data_writedata", 31 0, v0x7f8755cdadd0_0;  1 drivers
v0x7f8755ce48f0_0 .net "instr_address", 31 0, v0x7f8755cdb140_0;  1 drivers
v0x7f8755ce4a00_0 .net "instr_readdata", 31 0, L_0x7f8755ce7190;  1 drivers
v0x7f8755ce4ad0_0 .net "register_v0", 31 0, L_0x7f8755cf3a70;  1 drivers
v0x7f8755ce4b60_0 .var "reset", 0 0;
S_0x7f8755c900e0 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7f8755caf200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7f8755c4d760 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7f8755c4ff10 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7f8755c523d0 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7f8755c52a70 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7f8755ced380 .functor OR 1, L_0x7f8755cecf10, L_0x7f8755ced1e0, C4<0>, C4<0>;
L_0x7f8755ced920 .functor AND 1, L_0x7f8755ced700, L_0x7f8755ced7a0, C4<1>, C4<1>;
L_0x7f8755cee7c0 .functor OR 1, L_0x7f8755cee5e0, L_0x7f8755cee370, C4<0>, C4<0>;
L_0x7f8755cee8b0 .functor AND 1, L_0x7f8755cee1f0, L_0x7f8755cee7c0, C4<1>, C4<1>;
L_0x7f8755cee680 .functor OR 1, L_0x7f8755cee8b0, L_0x7f8755cee9a0, C4<0>, C4<0>;
L_0x7f8755ceeff0 .functor AND 1, L_0x7f8755ceee30, L_0x7f8755cef1a0, C4<1>, C4<1>;
L_0x7f8755cef4a0 .functor AND 1, L_0x7f8755ceeff0, L_0x7f8755cef400, C4<1>, C4<1>;
L_0x7f8755cef280 .functor AND 1, L_0x7f8755cef4a0, L_0x7f8755cef590, C4<1>, C4<1>;
L_0x7f8755cecb00 .functor AND 1, L_0x7f8755cef280, L_0x7f8755cef800, C4<1>, C4<1>;
L_0x7f8755cef670 .functor AND 1, L_0x7f8755cecb00, L_0x7f8755cefa30, C4<1>, C4<1>;
L_0x7f8755cefd10 .functor AND 1, L_0x7f8755cef670, L_0x7f8755cefc70, C4<1>, C4<1>;
L_0x7f8755cefad0 .functor AND 1, L_0x7f8755cefd10, L_0x7f8755cefe60, C4<1>, C4<1>;
L_0x7f8755cf0130 .functor OR 1, L_0x7f8755cefad0, L_0x7f8755cefbc0, C4<0>, C4<0>;
L_0x7f8755ceff00 .functor OR 1, L_0x7f8755cf0130, L_0x7f8755cf0290, C4<0>, C4<0>;
L_0x7f8755cf0530 .functor OR 1, L_0x7f8755ceff00, L_0x7f8755cefff0, C4<0>, C4<0>;
L_0x7f8755cf0740 .functor OR 1, L_0x7f8755cf0330, L_0x7f8755cf0450, C4<0>, C4<0>;
L_0x7f8755cf0850 .functor AND 1, L_0x7f8755cf06a0, L_0x7f8755cf0740, C4<1>, C4<1>;
L_0x7f8755cf0c20 .functor OR 1, L_0x7f8755cf0530, L_0x7f8755cf0850, C4<0>, C4<0>;
L_0x7f8755cf10f0 .functor AND 1, L_0x7f8755cf0a10, L_0x7f8755ce88c0, C4<1>, C4<1>;
L_0x7f8755cf12e0 .functor AND 1, L_0x7f8755cf10f0, L_0x7f8755cf1240, C4<1>, C4<1>;
L_0x7f8755cf15b0 .functor OR 1, L_0x7f8755cf1890, L_0x7f8755cf14d0, C4<0>, C4<0>;
L_0x7f8755cee490 .functor OR 1, L_0x7f8755cf15b0, L_0x7f8755cf11a0, C4<0>, C4<0>;
L_0x7f8755cf1a50 .functor OR 1, L_0x7f8755cee490, L_0x7f8755cf1970, C4<0>, C4<0>;
L_0x7f8755cf1e50 .functor OR 1, L_0x7f8755cf1a50, L_0x7f8755cf1b40, C4<0>, C4<0>;
L_0x7f8755cf2020 .functor OR 1, L_0x7f8755cf1e50, L_0x7f8755cf1f40, C4<0>, C4<0>;
L_0x7f8755cf2150 .functor OR 1, L_0x7f8755cf2020, L_0x7f8755cf2090, C4<0>, C4<0>;
L_0x7f8755cf2320 .functor OR 1, L_0x7f8755cf2150, L_0x7f8755cf2240, C4<0>, C4<0>;
L_0x7f8755cf2530 .functor OR 1, L_0x7f8755cf2320, L_0x7f8755cf2420, C4<0>, C4<0>;
L_0x7f8755cf2720 .functor OR 1, L_0x7f8755cf2530, L_0x7f8755cf2620, C4<0>, C4<0>;
L_0x7f8755cf2950 .functor OR 1, L_0x7f8755cf2720, L_0x7f8755cf2830, C4<0>, C4<0>;
L_0x7f8755cf2b40 .functor OR 1, L_0x7f8755cf2950, L_0x7f8755cf2a60, C4<0>, C4<0>;
L_0x7f8755cf2d20 .functor OR 1, L_0x7f8755cf2b40, L_0x7f8755cf2c40, C4<0>, C4<0>;
L_0x7f8755cf3370 .functor OR 1, L_0x7f8755cf3190, L_0x7f8755cf3270, C4<0>, C4<0>;
L_0x7f8755cf3880 .functor OR 1, L_0x7f8755cf3370, L_0x7f8755cf3050, C4<0>, C4<0>;
v0x7f8755cdba30_2 .array/port v0x7f8755cdba30, 2;
L_0x7f8755cf3a70 .functor BUFZ 32, v0x7f8755cdba30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8755cd2f80_0 .var "ALU_code", 3 0;
v0x7f8755cd3050_0 .net "HI", 31 0, L_0x7f8755cf4610;  1 drivers
v0x7f8755cd30e0_0 .var/s "HI_reg", 31 0;
v0x7f8755cd3170_0 .net "I_type", 0 0, L_0x7f8755ceda70;  1 drivers
v0x7f8755cd3200_0 .net "J_type", 0 0, L_0x7f8755ced550;  1 drivers
v0x7f8755cd32e0_0 .net "LO", 31 0, L_0x7f8755ce5ff0;  1 drivers
v0x7f8755cd3380_0 .var/s "LO_reg", 31 0;
v0x7f8755cd3420_0 .net "MSB", 0 0, L_0x7f8755cf42b0;  1 drivers
v0x7f8755cd34c0_0 .net "OP", 5 0, L_0x7f8755cec330;  1 drivers
v0x7f8755cd3600_0 .net "OP_tail", 2 0, L_0x7f8755cec830;  1 drivers
v0x7f8755cd3690_0 .var "PC_next", 31 0;
v0x7f8755cd3720_0 .net "PC_upper", 3 0, L_0x7f8755cecb80;  1 drivers
v0x7f8755cd37c0_0 .net "R_type", 0 0, L_0x7f8755ced050;  1 drivers
v0x7f8755cd3860_0 .net *"_ivl_1", 7 0, L_0x7f8755cebc80;  1 drivers
L_0x7f8755d74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd3910_0 .net *"_ivl_101", 0 0, L_0x7f8755d74568;  1 drivers
L_0x7f8755d745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd39c0_0 .net/2u *"_ivl_102", 5 0, L_0x7f8755d745b0;  1 drivers
v0x7f8755cd3a70_0 .net *"_ivl_104", 0 0, L_0x7f8755cee0d0;  1 drivers
v0x7f8755cd3c10_0 .net *"_ivl_107", 4 0, L_0x7f8755cedfc0;  1 drivers
v0x7f8755cd3cc0_0 .net *"_ivl_108", 5 0, L_0x7f8755cee2d0;  1 drivers
L_0x7f8755d745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd3d70_0 .net *"_ivl_111", 0 0, L_0x7f8755d745f8;  1 drivers
L_0x7f8755d74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd3e20_0 .net/2u *"_ivl_112", 5 0, L_0x7f8755d74640;  1 drivers
v0x7f8755cd3ed0_0 .net *"_ivl_114", 0 0, L_0x7f8755cee1f0;  1 drivers
L_0x7f8755d74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd3f70_0 .net/2u *"_ivl_116", 5 0, L_0x7f8755d74688;  1 drivers
v0x7f8755cd4020_0 .net *"_ivl_118", 0 0, L_0x7f8755cee5e0;  1 drivers
L_0x7f8755d746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd40c0_0 .net/2u *"_ivl_120", 5 0, L_0x7f8755d746d0;  1 drivers
v0x7f8755cd4170_0 .net *"_ivl_122", 0 0, L_0x7f8755cee370;  1 drivers
v0x7f8755cd4210_0 .net *"_ivl_125", 0 0, L_0x7f8755cee7c0;  1 drivers
v0x7f8755cd42b0_0 .net *"_ivl_127", 0 0, L_0x7f8755cee8b0;  1 drivers
L_0x7f8755d74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4350_0 .net/2u *"_ivl_128", 5 0, L_0x7f8755d74718;  1 drivers
v0x7f8755cd4400_0 .net *"_ivl_130", 0 0, L_0x7f8755cee9a0;  1 drivers
v0x7f8755cd44a0_0 .net *"_ivl_133", 0 0, L_0x7f8755cee680;  1 drivers
L_0x7f8755d74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4540_0 .net/2u *"_ivl_134", 5 0, L_0x7f8755d74760;  1 drivers
v0x7f8755cd45f0_0 .net *"_ivl_137", 4 0, L_0x7f8755ceebd0;  1 drivers
v0x7f8755cd3b20_0 .net *"_ivl_138", 5 0, L_0x7f8755ceec70;  1 drivers
L_0x7f8755d747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4880_0 .net *"_ivl_141", 0 0, L_0x7f8755d747a8;  1 drivers
v0x7f8755cd4910_0 .net *"_ivl_142", 5 0, L_0x7f8755ceeac0;  1 drivers
L_0x7f8755d747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd49b0_0 .net/2u *"_ivl_146", 5 0, L_0x7f8755d747f0;  1 drivers
v0x7f8755cd4a60_0 .net *"_ivl_148", 0 0, L_0x7f8755ceee30;  1 drivers
v0x7f8755cd4b00_0 .net *"_ivl_15", 2 0, L_0x7f8755cec530;  1 drivers
L_0x7f8755d74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4bb0_0 .net/2u *"_ivl_150", 5 0, L_0x7f8755d74838;  1 drivers
v0x7f8755cd4c60_0 .net *"_ivl_152", 0 0, L_0x7f8755cef1a0;  1 drivers
v0x7f8755cd4d00_0 .net *"_ivl_155", 0 0, L_0x7f8755ceeff0;  1 drivers
L_0x7f8755d74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4da0_0 .net/2u *"_ivl_156", 5 0, L_0x7f8755d74880;  1 drivers
v0x7f8755cd4e50_0 .net *"_ivl_158", 0 0, L_0x7f8755cef400;  1 drivers
L_0x7f8755d74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4ef0_0 .net/2u *"_ivl_16", 2 0, L_0x7f8755d74178;  1 drivers
v0x7f8755cd4fa0_0 .net *"_ivl_161", 0 0, L_0x7f8755cef4a0;  1 drivers
L_0x7f8755d748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5040_0 .net/2u *"_ivl_162", 5 0, L_0x7f8755d748c8;  1 drivers
v0x7f8755cd50f0_0 .net *"_ivl_164", 0 0, L_0x7f8755cef590;  1 drivers
v0x7f8755cd5190_0 .net *"_ivl_167", 0 0, L_0x7f8755cef280;  1 drivers
L_0x7f8755d74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5230_0 .net/2u *"_ivl_168", 5 0, L_0x7f8755d74910;  1 drivers
v0x7f8755cd52e0_0 .net *"_ivl_170", 0 0, L_0x7f8755cef800;  1 drivers
v0x7f8755cd5380_0 .net *"_ivl_173", 0 0, L_0x7f8755cecb00;  1 drivers
L_0x7f8755d74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5420_0 .net/2u *"_ivl_174", 5 0, L_0x7f8755d74958;  1 drivers
v0x7f8755cd54d0_0 .net *"_ivl_176", 0 0, L_0x7f8755cefa30;  1 drivers
v0x7f8755cd5570_0 .net *"_ivl_179", 0 0, L_0x7f8755cef670;  1 drivers
v0x7f8755cd5610_0 .net *"_ivl_18", 0 0, L_0x7f8755cec610;  1 drivers
L_0x7f8755d749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd56b0_0 .net/2u *"_ivl_180", 5 0, L_0x7f8755d749a0;  1 drivers
v0x7f8755cd5760_0 .net *"_ivl_182", 0 0, L_0x7f8755cefc70;  1 drivers
v0x7f8755cd5800_0 .net *"_ivl_185", 0 0, L_0x7f8755cefd10;  1 drivers
L_0x7f8755d749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd58a0_0 .net/2u *"_ivl_186", 5 0, L_0x7f8755d749e8;  1 drivers
v0x7f8755cd5950_0 .net *"_ivl_188", 0 0, L_0x7f8755cefe60;  1 drivers
v0x7f8755cd59f0_0 .net *"_ivl_191", 0 0, L_0x7f8755cefad0;  1 drivers
L_0x7f8755d74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5a90_0 .net/2u *"_ivl_192", 2 0, L_0x7f8755d74a30;  1 drivers
v0x7f8755cd5b40_0 .net *"_ivl_194", 0 0, L_0x7f8755cefbc0;  1 drivers
v0x7f8755cd5be0_0 .net *"_ivl_197", 0 0, L_0x7f8755cf0130;  1 drivers
L_0x7f8755d74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4690_0 .net/2u *"_ivl_198", 2 0, L_0x7f8755d74a78;  1 drivers
L_0x7f8755d741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd4740_0 .net/2s *"_ivl_20", 1 0, L_0x7f8755d741c0;  1 drivers
v0x7f8755cd47f0_0 .net *"_ivl_200", 0 0, L_0x7f8755cf0290;  1 drivers
v0x7f8755cd5c80_0 .net *"_ivl_203", 0 0, L_0x7f8755ceff00;  1 drivers
L_0x7f8755d74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5d20_0 .net/2u *"_ivl_204", 5 0, L_0x7f8755d74ac0;  1 drivers
v0x7f8755cd5dd0_0 .net *"_ivl_206", 0 0, L_0x7f8755cefff0;  1 drivers
v0x7f8755cd5e70_0 .net *"_ivl_209", 0 0, L_0x7f8755cf0530;  1 drivers
L_0x7f8755d74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd5f10_0 .net/2u *"_ivl_210", 5 0, L_0x7f8755d74b08;  1 drivers
v0x7f8755cd5fc0_0 .net *"_ivl_212", 0 0, L_0x7f8755cf06a0;  1 drivers
L_0x7f8755d74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6060_0 .net/2u *"_ivl_214", 5 0, L_0x7f8755d74b50;  1 drivers
v0x7f8755cd6110_0 .net *"_ivl_216", 0 0, L_0x7f8755cf0330;  1 drivers
L_0x7f8755d74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd61b0_0 .net/2u *"_ivl_218", 5 0, L_0x7f8755d74b98;  1 drivers
L_0x7f8755d74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6260_0 .net/2s *"_ivl_22", 1 0, L_0x7f8755d74208;  1 drivers
v0x7f8755cd6310_0 .net *"_ivl_220", 0 0, L_0x7f8755cf0450;  1 drivers
v0x7f8755cd63b0_0 .net *"_ivl_223", 0 0, L_0x7f8755cf0740;  1 drivers
v0x7f8755cd6450_0 .net *"_ivl_225", 0 0, L_0x7f8755cf0850;  1 drivers
v0x7f8755cd64f0_0 .net *"_ivl_227", 0 0, L_0x7f8755cf0c20;  1 drivers
L_0x7f8755d74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6590_0 .net/2s *"_ivl_228", 1 0, L_0x7f8755d74be0;  1 drivers
L_0x7f8755d74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6640_0 .net/2s *"_ivl_230", 1 0, L_0x7f8755d74c28;  1 drivers
v0x7f8755cd66f0_0 .net *"_ivl_232", 1 0, L_0x7f8755cf0c90;  1 drivers
L_0x7f8755d74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd67a0_0 .net/2u *"_ivl_238", 5 0, L_0x7f8755d74c70;  1 drivers
v0x7f8755cd6850_0 .net *"_ivl_24", 1 0, L_0x7f8755ce87a0;  1 drivers
v0x7f8755cd6900_0 .net *"_ivl_240", 0 0, L_0x7f8755cf0a10;  1 drivers
v0x7f8755cd69a0_0 .net *"_ivl_243", 0 0, L_0x7f8755cf10f0;  1 drivers
v0x7f8755cd6a40_0 .net *"_ivl_245", 0 0, L_0x7f8755cf1240;  1 drivers
v0x7f8755cd6ae0_0 .net *"_ivl_247", 0 0, L_0x7f8755cf12e0;  1 drivers
L_0x7f8755d74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6b80_0 .net/2u *"_ivl_248", 26 0, L_0x7f8755d74cb8;  1 drivers
v0x7f8755cd6c30_0 .net *"_ivl_250", 31 0, L_0x7f8755cf1390;  1 drivers
v0x7f8755cd6ce0_0 .net *"_ivl_252", 31 0, L_0x7f8755cf0ef0;  1 drivers
v0x7f8755cd6d90_0 .net *"_ivl_254", 6 0, L_0x7f8755cf0f90;  1 drivers
L_0x7f8755d74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6e40_0 .net *"_ivl_257", 0 0, L_0x7f8755d74d00;  1 drivers
L_0x7f8755d74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd6ef0_0 .net/2u *"_ivl_260", 5 0, L_0x7f8755d74d48;  1 drivers
v0x7f8755cd6fa0_0 .net *"_ivl_262", 0 0, L_0x7f8755cf1890;  1 drivers
L_0x7f8755d74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7040_0 .net/2u *"_ivl_264", 5 0, L_0x7f8755d74d90;  1 drivers
v0x7f8755cd70f0_0 .net *"_ivl_266", 0 0, L_0x7f8755cf14d0;  1 drivers
v0x7f8755cd7190_0 .net *"_ivl_269", 0 0, L_0x7f8755cf15b0;  1 drivers
L_0x7f8755d74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7230_0 .net/2u *"_ivl_270", 5 0, L_0x7f8755d74dd8;  1 drivers
v0x7f8755cd72e0_0 .net *"_ivl_272", 0 0, L_0x7f8755cf11a0;  1 drivers
v0x7f8755cd7380_0 .net *"_ivl_275", 0 0, L_0x7f8755cee490;  1 drivers
L_0x7f8755d74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7420_0 .net/2u *"_ivl_276", 5 0, L_0x7f8755d74e20;  1 drivers
v0x7f8755cd74d0_0 .net *"_ivl_278", 0 0, L_0x7f8755cf1970;  1 drivers
v0x7f8755cd7570_0 .net *"_ivl_281", 0 0, L_0x7f8755cf1a50;  1 drivers
L_0x7f8755d74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7610_0 .net/2u *"_ivl_282", 5 0, L_0x7f8755d74e68;  1 drivers
v0x7f8755cd76c0_0 .net *"_ivl_284", 0 0, L_0x7f8755cf1b40;  1 drivers
v0x7f8755cd7760_0 .net *"_ivl_287", 0 0, L_0x7f8755cf1e50;  1 drivers
L_0x7f8755d74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7800_0 .net/2u *"_ivl_288", 5 0, L_0x7f8755d74eb0;  1 drivers
v0x7f8755cd78b0_0 .net *"_ivl_290", 0 0, L_0x7f8755cf1f40;  1 drivers
v0x7f8755cd7950_0 .net *"_ivl_293", 0 0, L_0x7f8755cf2020;  1 drivers
L_0x7f8755d74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd79f0_0 .net/2u *"_ivl_294", 5 0, L_0x7f8755d74ef8;  1 drivers
v0x7f8755cd7aa0_0 .net *"_ivl_296", 0 0, L_0x7f8755cf2090;  1 drivers
v0x7f8755cd7b40_0 .net *"_ivl_299", 0 0, L_0x7f8755cf2150;  1 drivers
v0x7f8755cd7be0_0 .net *"_ivl_3", 7 0, L_0x7f8755cec030;  1 drivers
L_0x7f8755d74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7c90_0 .net/2u *"_ivl_300", 5 0, L_0x7f8755d74f40;  1 drivers
v0x7f8755cd7d40_0 .net *"_ivl_302", 0 0, L_0x7f8755cf2240;  1 drivers
v0x7f8755cd7de0_0 .net *"_ivl_305", 0 0, L_0x7f8755cf2320;  1 drivers
L_0x7f8755d74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd7e80_0 .net/2u *"_ivl_306", 5 0, L_0x7f8755d74f88;  1 drivers
v0x7f8755cd7f30_0 .net *"_ivl_308", 0 0, L_0x7f8755cf2420;  1 drivers
v0x7f8755cd7fd0_0 .net *"_ivl_311", 0 0, L_0x7f8755cf2530;  1 drivers
L_0x7f8755d74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8070_0 .net/2u *"_ivl_312", 5 0, L_0x7f8755d74fd0;  1 drivers
v0x7f8755cd8120_0 .net *"_ivl_314", 0 0, L_0x7f8755cf2620;  1 drivers
v0x7f8755cd81c0_0 .net *"_ivl_317", 0 0, L_0x7f8755cf2720;  1 drivers
L_0x7f8755d75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8260_0 .net/2u *"_ivl_318", 5 0, L_0x7f8755d75018;  1 drivers
v0x7f8755cd8310_0 .net *"_ivl_320", 0 0, L_0x7f8755cf2830;  1 drivers
v0x7f8755cd83b0_0 .net *"_ivl_323", 0 0, L_0x7f8755cf2950;  1 drivers
L_0x7f8755d75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8450_0 .net/2u *"_ivl_324", 5 0, L_0x7f8755d75060;  1 drivers
v0x7f8755cd8500_0 .net *"_ivl_326", 0 0, L_0x7f8755cf2a60;  1 drivers
v0x7f8755cd85a0_0 .net *"_ivl_329", 0 0, L_0x7f8755cf2b40;  1 drivers
L_0x7f8755d750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8640_0 .net/2u *"_ivl_330", 5 0, L_0x7f8755d750a8;  1 drivers
v0x7f8755cd86f0_0 .net *"_ivl_332", 0 0, L_0x7f8755cf2c40;  1 drivers
v0x7f8755cd8790_0 .net *"_ivl_335", 0 0, L_0x7f8755cf2d20;  1 drivers
v0x7f8755cd8830_0 .net *"_ivl_336", 31 0, L_0x7f8755cf2e30;  1 drivers
v0x7f8755cd88e0_0 .net *"_ivl_338", 6 0, L_0x7f8755cf2ef0;  1 drivers
L_0x7f8755d74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8990_0 .net/2u *"_ivl_34", 31 0, L_0x7f8755d74250;  1 drivers
L_0x7f8755d750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8a40_0 .net *"_ivl_341", 0 0, L_0x7f8755d750f0;  1 drivers
L_0x7f8755d75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8af0_0 .net/2u *"_ivl_342", 5 0, L_0x7f8755d75138;  1 drivers
v0x7f8755cd8ba0_0 .net *"_ivl_344", 0 0, L_0x7f8755cf3190;  1 drivers
L_0x7f8755d75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8c40_0 .net/2u *"_ivl_346", 5 0, L_0x7f8755d75180;  1 drivers
v0x7f8755cd8cf0_0 .net *"_ivl_348", 0 0, L_0x7f8755cf3270;  1 drivers
v0x7f8755cd8d90_0 .net *"_ivl_351", 0 0, L_0x7f8755cf3370;  1 drivers
L_0x7f8755d751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd8e30_0 .net/2u *"_ivl_352", 5 0, L_0x7f8755d751c8;  1 drivers
v0x7f8755cd8ee0_0 .net *"_ivl_354", 0 0, L_0x7f8755cf3050;  1 drivers
v0x7f8755cd8f80_0 .net *"_ivl_357", 0 0, L_0x7f8755cf3880;  1 drivers
L_0x7f8755d75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9020_0 .net/2u *"_ivl_358", 15 0, L_0x7f8755d75210;  1 drivers
v0x7f8755cd90d0_0 .net *"_ivl_360", 31 0, L_0x7f8755cf3970;  1 drivers
v0x7f8755cd9180_0 .net *"_ivl_363", 0 0, L_0x7f8755cf3420;  1 drivers
v0x7f8755cd9230_0 .net *"_ivl_364", 15 0, L_0x7f8755cf3540;  1 drivers
v0x7f8755cd92e0_0 .net *"_ivl_366", 31 0, L_0x7f8755cf3db0;  1 drivers
v0x7f8755cd9390_0 .net *"_ivl_368", 31 0, L_0x7f8755cf40b0;  1 drivers
v0x7f8755cd9440_0 .net/s *"_ivl_377", 17 0, L_0x7f8755cf3770;  1 drivers
L_0x7f8755d75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd94f0_0 .net/2s *"_ivl_379", 17 0, L_0x7f8755d75258;  1 drivers
v0x7f8755cd95a0_0 .net *"_ivl_384", 0 0, L_0x7f8755cf46d0;  1 drivers
v0x7f8755cd9650_0 .net *"_ivl_385", 14 0, L_0x7f8755cf4770;  1 drivers
L_0x7f8755d752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9700_0 .net/2u *"_ivl_389", 0 0, L_0x7f8755d752a0;  1 drivers
L_0x7f8755d74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd97b0_0 .net/2u *"_ivl_44", 5 0, L_0x7f8755d74298;  1 drivers
v0x7f8755cd9860_0 .net *"_ivl_46", 0 0, L_0x7f8755cecdf0;  1 drivers
L_0x7f8755d742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9900_0 .net/2s *"_ivl_48", 1 0, L_0x7f8755d742e0;  1 drivers
v0x7f8755cd99b0_0 .net *"_ivl_5", 7 0, L_0x7f8755cec0d0;  1 drivers
L_0x7f8755d74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9a60_0 .net/2s *"_ivl_50", 1 0, L_0x7f8755d74328;  1 drivers
v0x7f8755cd9b10_0 .net *"_ivl_52", 1 0, L_0x7f8755cecfb0;  1 drivers
L_0x7f8755d74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9bc0_0 .net/2u *"_ivl_56", 5 0, L_0x7f8755d74370;  1 drivers
v0x7f8755cd9c70_0 .net *"_ivl_58", 0 0, L_0x7f8755cecf10;  1 drivers
L_0x7f8755d743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9d10_0 .net/2u *"_ivl_60", 5 0, L_0x7f8755d743b8;  1 drivers
v0x7f8755cd9dc0_0 .net *"_ivl_62", 0 0, L_0x7f8755ced1e0;  1 drivers
v0x7f8755cd9e60_0 .net *"_ivl_65", 0 0, L_0x7f8755ced380;  1 drivers
L_0x7f8755d74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9f00_0 .net/2s *"_ivl_66", 1 0, L_0x7f8755d74400;  1 drivers
L_0x7f8755d74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd9fb0_0 .net/2s *"_ivl_68", 1 0, L_0x7f8755d74448;  1 drivers
v0x7f8755cda060_0 .net *"_ivl_7", 7 0, L_0x7f8755cec170;  1 drivers
v0x7f8755cda110_0 .net *"_ivl_70", 1 0, L_0x7f8755ced3f0;  1 drivers
v0x7f8755cda1c0_0 .net *"_ivl_75", 0 0, L_0x7f8755ced700;  1 drivers
v0x7f8755cda260_0 .net *"_ivl_77", 0 0, L_0x7f8755ced7a0;  1 drivers
v0x7f8755cda300_0 .net *"_ivl_79", 0 0, L_0x7f8755ced920;  1 drivers
L_0x7f8755d74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8755cda3a0_0 .net/2s *"_ivl_80", 1 0, L_0x7f8755d74490;  1 drivers
L_0x7f8755d744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cda450_0 .net/2s *"_ivl_82", 1 0, L_0x7f8755d744d8;  1 drivers
v0x7f8755cda500_0 .net *"_ivl_84", 1 0, L_0x7f8755ced990;  1 drivers
v0x7f8755cda5b0_0 .net *"_ivl_91", 4 0, L_0x7f8755ced840;  1 drivers
L_0x7f8755d74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cda660_0 .net *"_ivl_95", 0 0, L_0x7f8755d74520;  1 drivers
v0x7f8755cda710_0 .net *"_ivl_97", 4 0, L_0x7f8755cedb90;  1 drivers
v0x7f8755cda7c0_0 .var "active", 0 0;
v0x7f8755cda860_0 .net "astart", 15 0, L_0x7f8755cedc40;  1 drivers
v0x7f8755cda920_0 .var "branch_to", 32 0;
v0x7f8755cda9b0_0 .net "clk", 0 0, v0x7f8755ce43c0_0;  1 drivers
v0x7f8755cdaa40_0 .net "clock_enable", 0 0, v0x7f8755ce4490_0;  1 drivers
v0x7f8755cdaad0_0 .net "data", 31 0, L_0x7f8755cf6110;  1 drivers
v0x7f8755cdab60_0 .net "data_address", 31 0, L_0x7f8755cf5800;  alias, 1 drivers
v0x7f8755cdabf0_0 .var "data_read", 0 0;
v0x7f8755cdac80_0 .net "data_readdata", 31 0, L_0x7f8755ceaeb0;  alias, 1 drivers
v0x7f8755cdad40_0 .var "data_write", 0 0;
v0x7f8755cdadd0_0 .var "data_writedata", 31 0;
v0x7f8755cdae80_0 .var "destination", 31 0;
v0x7f8755cdaf30_0 .net "funct", 5 0, L_0x7f8755cec450;  1 drivers
v0x7f8755cdafe0_0 .net "funct_tail", 1 0, L_0x7f8755cec790;  1 drivers
v0x7f8755cdb090_0 .net "instr", 31 0, L_0x7f8755cec210;  1 drivers
v0x7f8755cdb140_0 .var "instr_address", 31 0;
v0x7f8755cdb1f0_0 .net "instr_address_next", 31 0, L_0x7f8755ceca60;  1 drivers
v0x7f8755cdb2a0_0 .net "instr_readdata", 31 0, L_0x7f8755ce7190;  alias, 1 drivers
v0x7f8755cdb350_0 .var "jump", 0 0;
v0x7f8755cdb3f0_0 .var "jump_now", 0 0;
v0x7f8755cdb490_0 .var "jump_to", 31 0;
v0x7f8755cdb540_0 .net "offset", 17 0, L_0x7f8755cf3c00;  1 drivers
v0x7f8755cdb5f0_0 .net "op_1", 31 0, L_0x7f8755cf1730;  1 drivers
v0x7f8755cdb6d0_0 .net "op_2", 31 0, L_0x7f8755cf4190;  1 drivers
v0x7f8755cdb7b0_0 .net "out", 31 0, v0x7f8755cd1420_0;  1 drivers
v0x7f8755cdb840_0 .net "reg_addr1", 5 0, L_0x7f8755cede20;  1 drivers
v0x7f8755cdb8d0_0 .net "reg_addr2", 5 0, L_0x7f8755cedd20;  1 drivers
v0x7f8755cdb980_0 .net "reg_addrw", 5 0, L_0x7f8755ceef50;  1 drivers
v0x7f8755cdba30 .array "reg_file", 0 31, 31 0;
v0x7f8755cdbdd0_0 .var "reg_write", 31 0;
v0x7f8755cdbe80_0 .net "register_v0", 31 0, L_0x7f8755cf3a70;  alias, 1 drivers
v0x7f8755cdbf30_0 .net "reset", 0 0, v0x7f8755ce4b60_0;  1 drivers
v0x7f8755cdbfd0_0 .var "reset_prev", 0 0;
v0x7f8755cdc070_0 .net "shamt", 4 0, L_0x7f8755cf0970;  1 drivers
v0x7f8755cdc120_0 .net "shift", 0 0, L_0x7f8755ce88c0;  1 drivers
v0x7f8755cdc1c0_0 .net "shift_op2", 0 0, L_0x7f8755cecd50;  1 drivers
v0x7f8755cdc260_0 .net "sign_ext_address", 32 0, L_0x7f8755cf4890;  1 drivers
v0x7f8755cdc310_0 .net "sign_ext_offset", 32 0, L_0x7f8755cf4950;  1 drivers
v0x7f8755cdc3c0_0 .var "stall", 0 0;
v0x7f8755cdc470_0 .var "stall_prev", 0 0;
v0x7f8755cdc500_0 .net "subtype", 2 0, L_0x7f8755cec940;  1 drivers
v0x7f8755cdc5b0_0 .net "target", 25 0, L_0x7f8755cecc20;  1 drivers
v0x7f8755cdc660_0 .net "write_enable", 0 0, L_0x7f8755cf0e10;  1 drivers
E_0x7f8755cc2170 .event posedge, v0x7f8755cd2310_0;
E_0x7f8755cc89f0/0 .event edge, v0x7f8755cdbf30_0, v0x7f8755cd2e00_0, v0x7f8755cdb140_0, v0x7f8755cdb3f0_0;
E_0x7f8755cc89f0/1 .event edge, v0x7f8755cd1960_0, v0x7f8755cdaf30_0, v0x7f8755cd1280_0, v0x7f8755cd3720_0;
E_0x7f8755cc89f0/2 .event edge, v0x7f8755cdc5b0_0, v0x7f8755cdc260_0, v0x7f8755cdc310_0, v0x7f8755cd37c0_0;
E_0x7f8755cc89f0/3 .event edge, v0x7f8755cd3200_0, v0x7f8755cdb8d0_0, v0x7f8755cd3420_0, v0x7f8755cd1370_0;
E_0x7f8755cc89f0 .event/or E_0x7f8755cc89f0/0, E_0x7f8755cc89f0/1, E_0x7f8755cc89f0/2, E_0x7f8755cc89f0/3;
E_0x7f8755cc88b0/0 .event edge, v0x7f8755cd1960_0, v0x7f8755cdb1f0_0, v0x7f8755cdb8d0_0, v0x7f8755cd1e90_0;
E_0x7f8755cc88b0/1 .event edge, v0x7f8755cdaf30_0, v0x7f8755cd30e0_0, v0x7f8755cd3380_0, v0x7f8755cd1420_0;
E_0x7f8755cc88b0/2 .event edge, v0x7f8755cdc500_0, v0x7f8755cd23b0_0;
E_0x7f8755cc88b0 .event/or E_0x7f8755cc88b0/0, E_0x7f8755cc88b0/1, E_0x7f8755cc88b0/2;
E_0x7f8755cc8f10 .event edge, v0x7f8755cd1960_0, v0x7f8755cdc470_0, v0x7f8755cdbf30_0;
E_0x7f8755c72e40/0 .event edge, v0x7f8755cd1960_0, v0x7f8755cdc120_0, v0x7f8755cdafe0_0, v0x7f8755cdaf30_0;
E_0x7f8755c72e40/1 .event edge, v0x7f8755cd3600_0;
E_0x7f8755c72e40 .event/or E_0x7f8755c72e40/0, E_0x7f8755c72e40/1;
L_0x7f8755cebc80 .part L_0x7f8755ce7190, 0, 8;
L_0x7f8755cec030 .part L_0x7f8755ce7190, 8, 8;
L_0x7f8755cec0d0 .part L_0x7f8755ce7190, 16, 8;
L_0x7f8755cec170 .part L_0x7f8755ce7190, 24, 8;
L_0x7f8755cec210 .concat [ 8 8 8 8], L_0x7f8755cec170, L_0x7f8755cec0d0, L_0x7f8755cec030, L_0x7f8755cebc80;
L_0x7f8755cec330 .part L_0x7f8755cec210, 26, 6;
L_0x7f8755cec450 .part L_0x7f8755cec210, 0, 6;
L_0x7f8755cec530 .part L_0x7f8755cec450, 3, 3;
L_0x7f8755cec610 .cmp/eq 3, L_0x7f8755cec530, L_0x7f8755d74178;
L_0x7f8755ce87a0 .functor MUXZ 2, L_0x7f8755d74208, L_0x7f8755d741c0, L_0x7f8755cec610, C4<>;
L_0x7f8755ce88c0 .part L_0x7f8755ce87a0, 0, 1;
L_0x7f8755cec790 .part L_0x7f8755cec450, 0, 2;
L_0x7f8755cec830 .part L_0x7f8755cec330, 0, 3;
L_0x7f8755cec940 .part L_0x7f8755cec210, 29, 3;
L_0x7f8755ceca60 .arith/sum 32, v0x7f8755cdb140_0, L_0x7f8755d74250;
L_0x7f8755cecb80 .part L_0x7f8755ceca60, 28, 4;
L_0x7f8755cecc20 .part L_0x7f8755cec210, 0, 26;
L_0x7f8755cecd50 .part L_0x7f8755cec450, 2, 1;
L_0x7f8755cecdf0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74298;
L_0x7f8755cecfb0 .functor MUXZ 2, L_0x7f8755d74328, L_0x7f8755d742e0, L_0x7f8755cecdf0, C4<>;
L_0x7f8755ced050 .part L_0x7f8755cecfb0, 0, 1;
L_0x7f8755cecf10 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74370;
L_0x7f8755ced1e0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d743b8;
L_0x7f8755ced3f0 .functor MUXZ 2, L_0x7f8755d74448, L_0x7f8755d74400, L_0x7f8755ced380, C4<>;
L_0x7f8755ced550 .part L_0x7f8755ced3f0, 0, 1;
L_0x7f8755ced700 .reduce/nor L_0x7f8755ced550;
L_0x7f8755ced7a0 .reduce/nor L_0x7f8755ced050;
L_0x7f8755ced990 .functor MUXZ 2, L_0x7f8755d744d8, L_0x7f8755d74490, L_0x7f8755ced920, C4<>;
L_0x7f8755ceda70 .part L_0x7f8755ced990, 0, 1;
L_0x7f8755cedc40 .part L_0x7f8755cec210, 0, 16;
L_0x7f8755ced840 .part L_0x7f8755cec210, 21, 5;
L_0x7f8755cede20 .concat [ 5 1 0 0], L_0x7f8755ced840, L_0x7f8755d74520;
L_0x7f8755cedb90 .part L_0x7f8755cec210, 16, 5;
L_0x7f8755cedd20 .concat [ 5 1 0 0], L_0x7f8755cedb90, L_0x7f8755d74568;
L_0x7f8755cee0d0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d745b0;
L_0x7f8755cedfc0 .part L_0x7f8755cec210, 11, 5;
L_0x7f8755cee2d0 .concat [ 5 1 0 0], L_0x7f8755cedfc0, L_0x7f8755d745f8;
L_0x7f8755cee1f0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74640;
L_0x7f8755cee5e0 .cmp/eq 6, L_0x7f8755cedd20, L_0x7f8755d74688;
L_0x7f8755cee370 .cmp/eq 6, L_0x7f8755cedd20, L_0x7f8755d746d0;
L_0x7f8755cee9a0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74718;
L_0x7f8755ceebd0 .part L_0x7f8755cec210, 16, 5;
L_0x7f8755ceec70 .concat [ 5 1 0 0], L_0x7f8755ceebd0, L_0x7f8755d747a8;
L_0x7f8755ceeac0 .functor MUXZ 6, L_0x7f8755ceec70, L_0x7f8755d74760, L_0x7f8755cee680, C4<>;
L_0x7f8755ceef50 .functor MUXZ 6, L_0x7f8755ceeac0, L_0x7f8755cee2d0, L_0x7f8755cee0d0, C4<>;
L_0x7f8755ceee30 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d747f0;
L_0x7f8755cef1a0 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d74838;
L_0x7f8755cef400 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d74880;
L_0x7f8755cef590 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d748c8;
L_0x7f8755cef800 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d74910;
L_0x7f8755cefa30 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d74958;
L_0x7f8755cefc70 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d749a0;
L_0x7f8755cefe60 .cmp/ne 6, L_0x7f8755cec450, L_0x7f8755d749e8;
L_0x7f8755cefbc0 .cmp/eq 3, L_0x7f8755cec940, L_0x7f8755d74a30;
L_0x7f8755cf0290 .cmp/eq 3, L_0x7f8755cec940, L_0x7f8755d74a78;
L_0x7f8755cefff0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74ac0;
L_0x7f8755cf06a0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74b08;
L_0x7f8755cf0330 .cmp/eq 6, L_0x7f8755cedd20, L_0x7f8755d74b50;
L_0x7f8755cf0450 .cmp/eq 6, L_0x7f8755cedd20, L_0x7f8755d74b98;
L_0x7f8755cf0c90 .functor MUXZ 2, L_0x7f8755d74c28, L_0x7f8755d74be0, L_0x7f8755cf0c20, C4<>;
L_0x7f8755cf0e10 .part L_0x7f8755cf0c90, 0, 1;
L_0x7f8755cf0970 .part L_0x7f8755cec210, 6, 5;
L_0x7f8755cf0a10 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74c70;
L_0x7f8755cf1240 .reduce/nor L_0x7f8755cecd50;
L_0x7f8755cf1390 .concat [ 5 27 0 0], L_0x7f8755cf0970, L_0x7f8755d74cb8;
L_0x7f8755cf0ef0 .array/port v0x7f8755cdba30, L_0x7f8755cf0f90;
L_0x7f8755cf0f90 .concat [ 6 1 0 0], L_0x7f8755cede20, L_0x7f8755d74d00;
L_0x7f8755cf1730 .functor MUXZ 32, L_0x7f8755cf0ef0, L_0x7f8755cf1390, L_0x7f8755cf12e0, C4<>;
L_0x7f8755cf1890 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74d48;
L_0x7f8755cf14d0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74d90;
L_0x7f8755cf11a0 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74dd8;
L_0x7f8755cf1970 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74e20;
L_0x7f8755cf1b40 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74e68;
L_0x7f8755cf1f40 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74eb0;
L_0x7f8755cf2090 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74ef8;
L_0x7f8755cf2240 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74f40;
L_0x7f8755cf2420 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74f88;
L_0x7f8755cf2620 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d74fd0;
L_0x7f8755cf2830 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d75018;
L_0x7f8755cf2a60 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d75060;
L_0x7f8755cf2c40 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d750a8;
L_0x7f8755cf2e30 .array/port v0x7f8755cdba30, L_0x7f8755cf2ef0;
L_0x7f8755cf2ef0 .concat [ 6 1 0 0], L_0x7f8755cedd20, L_0x7f8755d750f0;
L_0x7f8755cf3190 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d75138;
L_0x7f8755cf3270 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d75180;
L_0x7f8755cf3050 .cmp/eq 6, L_0x7f8755cec330, L_0x7f8755d751c8;
L_0x7f8755cf3970 .concat [ 16 16 0 0], L_0x7f8755cedc40, L_0x7f8755d75210;
L_0x7f8755cf3420 .part L_0x7f8755cedc40, 15, 1;
LS_0x7f8755cf3540_0_0 .concat [ 1 1 1 1], L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420;
LS_0x7f8755cf3540_0_4 .concat [ 1 1 1 1], L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420;
LS_0x7f8755cf3540_0_8 .concat [ 1 1 1 1], L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420;
LS_0x7f8755cf3540_0_12 .concat [ 1 1 1 1], L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420, L_0x7f8755cf3420;
L_0x7f8755cf3540 .concat [ 4 4 4 4], LS_0x7f8755cf3540_0_0, LS_0x7f8755cf3540_0_4, LS_0x7f8755cf3540_0_8, LS_0x7f8755cf3540_0_12;
L_0x7f8755cf3db0 .concat [ 16 16 0 0], L_0x7f8755cedc40, L_0x7f8755cf3540;
L_0x7f8755cf40b0 .functor MUXZ 32, L_0x7f8755cf3db0, L_0x7f8755cf3970, L_0x7f8755cf3880, C4<>;
L_0x7f8755cf4190 .functor MUXZ 32, L_0x7f8755cf40b0, L_0x7f8755cf2e30, L_0x7f8755cf2d20, C4<>;
L_0x7f8755cf42b0 .part L_0x7f8755cf1730, 31, 1;
L_0x7f8755cf3770 .extend/s 18, L_0x7f8755cedc40;
L_0x7f8755cf3c00 .arith/mult 18, L_0x7f8755cf3770, L_0x7f8755d75258;
L_0x7f8755cf46d0 .part L_0x7f8755cf3c00, 17, 1;
LS_0x7f8755cf4770_0_0 .concat [ 1 1 1 1], L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0;
LS_0x7f8755cf4770_0_4 .concat [ 1 1 1 1], L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0;
LS_0x7f8755cf4770_0_8 .concat [ 1 1 1 1], L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0;
LS_0x7f8755cf4770_0_12 .concat [ 1 1 1 0], L_0x7f8755cf46d0, L_0x7f8755cf46d0, L_0x7f8755cf46d0;
L_0x7f8755cf4770 .concat [ 4 4 4 3], LS_0x7f8755cf4770_0_0, LS_0x7f8755cf4770_0_4, LS_0x7f8755cf4770_0_8, LS_0x7f8755cf4770_0_12;
L_0x7f8755cf4950 .concat [ 18 15 0 0], L_0x7f8755cf3c00, L_0x7f8755cf4770;
L_0x7f8755cf4890 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d752a0;
S_0x7f8755c8eb10 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7f8755c900e0;
 .timescale 0 0;
v0x7f8755ccc370_0 .var/2s "i", 31 0;
S_0x7f8755cd0cc0 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7f8755c900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7f8755cd0fa0_0 .net "alu_control", 3 0, v0x7f8755cd2f80_0;  1 drivers
v0x7f8755cd1060_0 .var "divmult_out", 63 0;
v0x7f8755cd1110_0 .net "high", 0 31, L_0x7f8755cf4610;  alias, 1 drivers
v0x7f8755cd11d0_0 .net "low", 0 31, L_0x7f8755ce5ff0;  alias, 1 drivers
v0x7f8755cd1280_0 .net "op1", 31 0, L_0x7f8755cf1730;  alias, 1 drivers
v0x7f8755cd1370_0 .net "op2", 31 0, L_0x7f8755cf4190;  alias, 1 drivers
v0x7f8755cd1420_0 .var "out", 0 31;
E_0x7f8755cd0f50 .event edge, v0x7f8755cd0fa0_0, v0x7f8755cd1280_0, v0x7f8755cd1370_0;
L_0x7f8755ce5ff0 .part v0x7f8755cd1060_0, 0, 32;
L_0x7f8755cf4610 .part v0x7f8755cd1060_0, 32, 32;
S_0x7f8755cd1560 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7f8755c900e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7f8755c53820 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7f8755cf6110 .functor BUFZ 32, v0x7f8755cd26a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8755cd1960_0 .net "OP", 5 0, L_0x7f8755cec330;  alias, 1 drivers
v0x7f8755cd1a20_0 .net *"_ivl_1", 0 0, L_0x7f8755cf4ff0;  1 drivers
v0x7f8755cd1ad0_0 .net *"_ivl_11", 29 0, L_0x7f8755cf5760;  1 drivers
L_0x7f8755d752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8755cd1b90_0 .net/2u *"_ivl_12", 1 0, L_0x7f8755d752e8;  1 drivers
v0x7f8755cd1c40_0 .net *"_ivl_2", 15 0, L_0x7f8755cf5090;  1 drivers
v0x7f8755cd1d30_0 .net *"_ivl_4", 31 0, L_0x7f8755cf5280;  1 drivers
v0x7f8755cd1de0_0 .net "address", 31 0, L_0x7f8755cf51c0;  1 drivers
v0x7f8755cd1e90_0 .net "astart", 15 0, L_0x7f8755cedc40;  alias, 1 drivers
v0x7f8755cd1f40_0 .net "byte0", 7 0, L_0x7f8755cf5aa0;  1 drivers
v0x7f8755cd2050_0 .net "byte1", 7 0, L_0x7f8755cf5b40;  1 drivers
v0x7f8755cd2100_0 .net "byte2", 7 0, L_0x7f8755cf5be0;  1 drivers
v0x7f8755cd21b0_0 .net "byte3", 7 0, L_0x7f8755cf5c80;  1 drivers
v0x7f8755cd2260_0 .net "byte_enable", 1 0, L_0x7f8755cf5680;  1 drivers
v0x7f8755cd2310_0 .net "clk", 0 0, v0x7f8755ce43c0_0;  alias, 1 drivers
v0x7f8755cd23b0_0 .net "data", 31 0, L_0x7f8755cf6110;  alias, 1 drivers
v0x7f8755cd2460_0 .net "data_address", 31 0, L_0x7f8755cf5800;  alias, 1 drivers
v0x7f8755cd2510_0 .var "data_prev", 31 0;
v0x7f8755cd26a0_0 .var "data_temp", 31 0;
v0x7f8755cd2730_0 .net "op_1", 31 0, L_0x7f8755cf1730;  alias, 1 drivers
v0x7f8755cd27f0_0 .net "op_2", 31 0, L_0x7f8755cf4190;  alias, 1 drivers
v0x7f8755cd2880_0 .net "op_2_b0", 7 0, L_0x7f8755cf5e20;  1 drivers
v0x7f8755cd2910_0 .net "op_2_b1", 7 0, L_0x7f8755cf5ec0;  1 drivers
v0x7f8755cd29a0_0 .net "op_2_b2", 7 0, L_0x7f8755cf5fd0;  1 drivers
v0x7f8755cd2a30_0 .net "op_2_b3", 7 0, L_0x7f8755cf6070;  1 drivers
v0x7f8755cd2ad0_0 .net "read_data", 31 0, L_0x7f8755ceaeb0;  alias, 1 drivers
v0x7f8755cd2b80_0 .net "sign0", 0 0, L_0x7f8755cf6190;  1 drivers
v0x7f8755cd2c20_0 .net "sign1", 0 0, L_0x7f8755cf6230;  1 drivers
v0x7f8755cd2cc0_0 .net "sign2", 0 0, L_0x7f8755cf6360;  1 drivers
v0x7f8755cd2d60_0 .net "sign3", 0 0, L_0x7f8755cf6400;  1 drivers
v0x7f8755cd2e00_0 .net "stall", 0 0, v0x7f8755cdc3c0_0;  1 drivers
E_0x7f8755cd0e90/0 .event edge, v0x7f8755cd1960_0, v0x7f8755cd2a30_0, v0x7f8755cd29a0_0, v0x7f8755cd2910_0;
E_0x7f8755cd0e90/1 .event edge, v0x7f8755cd2880_0, v0x7f8755cd2e00_0, v0x7f8755cd2260_0, v0x7f8755cd21b0_0;
E_0x7f8755cd0e90/2 .event edge, v0x7f8755cd2100_0, v0x7f8755cd2050_0, v0x7f8755cd1f40_0, v0x7f8755cd2510_0;
E_0x7f8755cd0e90 .event/or E_0x7f8755cd0e90/0, E_0x7f8755cd0e90/1, E_0x7f8755cd0e90/2;
E_0x7f8755cd18b0/0 .event edge, v0x7f8755cd1960_0, v0x7f8755cd2260_0, v0x7f8755cd1f40_0, v0x7f8755cd2050_0;
E_0x7f8755cd18b0/1 .event edge, v0x7f8755cd2100_0, v0x7f8755cd21b0_0, v0x7f8755cd2a30_0, v0x7f8755cd29a0_0;
E_0x7f8755cd18b0/2 .event edge, v0x7f8755cd2910_0, v0x7f8755cd2b80_0, v0x7f8755cd2c20_0, v0x7f8755cd2cc0_0;
E_0x7f8755cd18b0/3 .event edge, v0x7f8755cd2d60_0, v0x7f8755cd2880_0;
E_0x7f8755cd18b0 .event/or E_0x7f8755cd18b0/0, E_0x7f8755cd18b0/1, E_0x7f8755cd18b0/2, E_0x7f8755cd18b0/3;
L_0x7f8755cf4ff0 .part L_0x7f8755cedc40, 15, 1;
LS_0x7f8755cf5090_0_0 .concat [ 1 1 1 1], L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0;
LS_0x7f8755cf5090_0_4 .concat [ 1 1 1 1], L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0;
LS_0x7f8755cf5090_0_8 .concat [ 1 1 1 1], L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0;
LS_0x7f8755cf5090_0_12 .concat [ 1 1 1 1], L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0, L_0x7f8755cf4ff0;
L_0x7f8755cf5090 .concat [ 4 4 4 4], LS_0x7f8755cf5090_0_0, LS_0x7f8755cf5090_0_4, LS_0x7f8755cf5090_0_8, LS_0x7f8755cf5090_0_12;
L_0x7f8755cf5280 .concat [ 16 16 0 0], L_0x7f8755cedc40, L_0x7f8755cf5090;
L_0x7f8755cf51c0 .arith/sum 32, L_0x7f8755cf1730, L_0x7f8755cf5280;
L_0x7f8755cf5680 .part L_0x7f8755cf51c0, 0, 2;
L_0x7f8755cf5760 .part L_0x7f8755cf51c0, 2, 30;
L_0x7f8755cf5800 .concat [ 2 30 0 0], L_0x7f8755d752e8, L_0x7f8755cf5760;
L_0x7f8755cf5aa0 .part L_0x7f8755ceaeb0, 0, 8;
L_0x7f8755cf5b40 .part L_0x7f8755ceaeb0, 8, 8;
L_0x7f8755cf5be0 .part L_0x7f8755ceaeb0, 16, 8;
L_0x7f8755cf5c80 .part L_0x7f8755ceaeb0, 24, 8;
L_0x7f8755cf5e20 .part L_0x7f8755cf4190, 24, 8;
L_0x7f8755cf5ec0 .part L_0x7f8755cf4190, 16, 8;
L_0x7f8755cf5fd0 .part L_0x7f8755cf4190, 8, 8;
L_0x7f8755cf6070 .part L_0x7f8755cf4190, 0, 8;
L_0x7f8755cf6190 .part L_0x7f8755cf5aa0, 7, 1;
L_0x7f8755cf6230 .part L_0x7f8755cf5b40, 7, 1;
L_0x7f8755cf6360 .part L_0x7f8755cf5be0, 7, 1;
L_0x7f8755cf6400 .part L_0x7f8755cf5c80, 7, 1;
S_0x7f8755cdc820 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7f8755caf200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7f8755cc92a0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/lhu_2_instructions.mem";
v0x7f8755cdca90 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7f8755cdcb20 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7f8755cdcbc0_0 .net *"_ivl_10", 7 0, L_0x7f8755ce4e40;  1 drivers
L_0x7f8755d73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdcc80_0 .net *"_ivl_101", 0 0, L_0x7f8755d73560;  1 drivers
L_0x7f8755d735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdcd30_0 .net/2u *"_ivl_102", 32 0, L_0x7f8755d735a8;  1 drivers
v0x7f8755cdce20_0 .net *"_ivl_104", 32 0, L_0x7f8755ce6d20;  1 drivers
L_0x7f8755d735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdced0_0 .net/2u *"_ivl_106", 32 0, L_0x7f8755d735f0;  1 drivers
v0x7f8755cdcf80_0 .net *"_ivl_108", 32 0, L_0x7f8755ce6c40;  1 drivers
v0x7f8755cdd030_0 .net *"_ivl_110", 7 0, L_0x7f8755ce6ff0;  1 drivers
v0x7f8755cdd140_0 .net *"_ivl_115", 32 0, L_0x7f8755ce72f0;  1 drivers
L_0x7f8755d73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdd1f0_0 .net *"_ivl_118", 0 0, L_0x7f8755d73638;  1 drivers
L_0x7f8755d73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdd2a0_0 .net/2u *"_ivl_119", 32 0, L_0x7f8755d73680;  1 drivers
v0x7f8755cdd350_0 .net *"_ivl_12", 32 0, L_0x7f8755ce4f00;  1 drivers
v0x7f8755cdd400_0 .net *"_ivl_121", 0 0, L_0x7f8755ce70d0;  1 drivers
v0x7f8755cdd4a0_0 .net *"_ivl_123", 7 0, L_0x7f8755ce7520;  1 drivers
v0x7f8755cdd550_0 .net *"_ivl_125", 32 0, L_0x7f8755ce7390;  1 drivers
L_0x7f8755d736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdd600_0 .net *"_ivl_128", 0 0, L_0x7f8755d736c8;  1 drivers
L_0x7f8755d73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdd790_0 .net/2u *"_ivl_129", 32 0, L_0x7f8755d73710;  1 drivers
v0x7f8755cdd820_0 .net *"_ivl_131", 32 0, L_0x7f8755ce76e0;  1 drivers
L_0x7f8755d73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdd8d0_0 .net/2u *"_ivl_133", 32 0, L_0x7f8755d73758;  1 drivers
v0x7f8755cdd980_0 .net *"_ivl_135", 32 0, L_0x7f8755ce75c0;  1 drivers
v0x7f8755cdda30_0 .net *"_ivl_137", 7 0, L_0x7f8755ce7990;  1 drivers
v0x7f8755cddae0_0 .net *"_ivl_139", 32 0, L_0x7f8755ce7820;  1 drivers
L_0x7f8755d737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cddb90_0 .net *"_ivl_142", 0 0, L_0x7f8755d737a0;  1 drivers
L_0x7f8755d737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755cddc40_0 .net/2u *"_ivl_143", 32 0, L_0x7f8755d737e8;  1 drivers
v0x7f8755cddcf0_0 .net *"_ivl_145", 32 0, L_0x7f8755ce7b70;  1 drivers
L_0x7f8755d73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cddda0_0 .net/2u *"_ivl_147", 32 0, L_0x7f8755d73830;  1 drivers
v0x7f8755cdde50_0 .net *"_ivl_149", 32 0, L_0x7f8755ce7a30;  1 drivers
L_0x7f8755d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cddf00_0 .net *"_ivl_15", 0 0, L_0x7f8755d73098;  1 drivers
v0x7f8755cddfb0_0 .net *"_ivl_151", 7 0, L_0x7f8755ce7e00;  1 drivers
L_0x7f8755d730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde060_0 .net/2u *"_ivl_16", 32 0, L_0x7f8755d730e0;  1 drivers
v0x7f8755cde110_0 .net *"_ivl_18", 32 0, L_0x7f8755ce50a0;  1 drivers
v0x7f8755cde1c0_0 .net *"_ivl_2", 32 0, L_0x7f8755ce4bf0;  1 drivers
v0x7f8755cdd6b0_0 .net *"_ivl_20", 7 0, L_0x7f8755ce5250;  1 drivers
v0x7f8755cde450_0 .net *"_ivl_22", 32 0, L_0x7f8755ce52f0;  1 drivers
L_0x7f8755d73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde4e0_0 .net *"_ivl_25", 0 0, L_0x7f8755d73128;  1 drivers
L_0x7f8755d73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde580_0 .net/2u *"_ivl_26", 32 0, L_0x7f8755d73170;  1 drivers
v0x7f8755cde630_0 .net *"_ivl_28", 32 0, L_0x7f8755ce5450;  1 drivers
v0x7f8755cde6e0_0 .net *"_ivl_30", 7 0, L_0x7f8755ce55d0;  1 drivers
v0x7f8755cde790_0 .net *"_ivl_34", 32 0, L_0x7f8755ce5740;  1 drivers
L_0x7f8755d731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde840_0 .net *"_ivl_37", 0 0, L_0x7f8755d731b8;  1 drivers
L_0x7f8755d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde8f0_0 .net/2u *"_ivl_38", 32 0, L_0x7f8755d73200;  1 drivers
v0x7f8755cde9a0_0 .net *"_ivl_40", 0 0, L_0x7f8755ce5820;  1 drivers
v0x7f8755cdea40_0 .net *"_ivl_42", 7 0, L_0x7f8755ce59a0;  1 drivers
v0x7f8755cdeaf0_0 .net *"_ivl_44", 32 0, L_0x7f8755ce5a40;  1 drivers
L_0x7f8755d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdeba0_0 .net *"_ivl_47", 0 0, L_0x7f8755d73248;  1 drivers
L_0x7f8755d73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdec50_0 .net/2u *"_ivl_48", 32 0, L_0x7f8755d73290;  1 drivers
L_0x7f8755d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cded00_0 .net *"_ivl_5", 0 0, L_0x7f8755d73008;  1 drivers
v0x7f8755cdedb0_0 .net *"_ivl_50", 32 0, L_0x7f8755ce5bd0;  1 drivers
L_0x7f8755d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdee60_0 .net/2u *"_ivl_52", 32 0, L_0x7f8755d732d8;  1 drivers
v0x7f8755cdef10_0 .net *"_ivl_54", 32 0, L_0x7f8755ce5c70;  1 drivers
v0x7f8755cdefc0_0 .net *"_ivl_56", 7 0, L_0x7f8755ce5e70;  1 drivers
v0x7f8755cdf070_0 .net *"_ivl_58", 32 0, L_0x7f8755ce5f10;  1 drivers
L_0x7f8755d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf120_0 .net/2u *"_ivl_6", 32 0, L_0x7f8755d73050;  1 drivers
L_0x7f8755d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf1d0_0 .net *"_ivl_61", 0 0, L_0x7f8755d73320;  1 drivers
L_0x7f8755d73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf280_0 .net/2u *"_ivl_62", 32 0, L_0x7f8755d73368;  1 drivers
v0x7f8755cdf330_0 .net *"_ivl_64", 32 0, L_0x7f8755ce6140;  1 drivers
L_0x7f8755d733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf3e0_0 .net/2u *"_ivl_66", 32 0, L_0x7f8755d733b0;  1 drivers
v0x7f8755cdf490_0 .net *"_ivl_68", 32 0, L_0x7f8755ce61e0;  1 drivers
v0x7f8755cdf540_0 .net *"_ivl_70", 7 0, L_0x7f8755ce63c0;  1 drivers
v0x7f8755cdf5f0_0 .net *"_ivl_74", 32 0, L_0x7f8755ce6460;  1 drivers
L_0x7f8755d733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf6a0_0 .net *"_ivl_77", 0 0, L_0x7f8755d733f8;  1 drivers
L_0x7f8755d73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf750_0 .net/2u *"_ivl_78", 32 0, L_0x7f8755d73440;  1 drivers
v0x7f8755cdf800_0 .net *"_ivl_8", 0 0, L_0x7f8755ce4d00;  1 drivers
v0x7f8755cdf8a0_0 .net *"_ivl_80", 0 0, L_0x7f8755ce6320;  1 drivers
v0x7f8755cde260_0 .net *"_ivl_82", 7 0, L_0x7f8755ce6670;  1 drivers
v0x7f8755cde310_0 .net *"_ivl_84", 32 0, L_0x7f8755ce6500;  1 drivers
L_0x7f8755d73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755cde3c0_0 .net *"_ivl_87", 0 0, L_0x7f8755d73488;  1 drivers
L_0x7f8755d734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdf950_0 .net/2u *"_ivl_88", 32 0, L_0x7f8755d734d0;  1 drivers
v0x7f8755cdfa00_0 .net *"_ivl_90", 32 0, L_0x7f8755ce6910;  1 drivers
L_0x7f8755d73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755cdfab0_0 .net/2u *"_ivl_92", 32 0, L_0x7f8755d73518;  1 drivers
v0x7f8755cdfb60_0 .net *"_ivl_94", 32 0, L_0x7f8755ce6710;  1 drivers
v0x7f8755cdfc10_0 .net *"_ivl_96", 7 0, L_0x7f8755ce6ba0;  1 drivers
v0x7f8755cdfcc0_0 .net *"_ivl_98", 32 0, L_0x7f8755ce69f0;  1 drivers
v0x7f8755cdfd70_0 .net "addr", 31 0, v0x7f8755cdb140_0;  alias, 1 drivers
v0x7f8755cdfe30_0 .net "instruction", 31 0, L_0x7f8755ce7190;  alias, 1 drivers
L_0x7f8755ce4bf0 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73008;
L_0x7f8755ce4d00 .cmp/ge 33, L_0x7f8755ce4bf0, L_0x7f8755d73050;
L_0x7f8755ce4e40 .array/port v0x7f8755cdcb20, L_0x7f8755ce50a0;
L_0x7f8755ce4f00 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73098;
L_0x7f8755ce50a0 .arith/sub 33, L_0x7f8755ce4f00, L_0x7f8755d730e0;
L_0x7f8755ce5250 .array/port v0x7f8755cdca90, L_0x7f8755ce5450;
L_0x7f8755ce52f0 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73128;
L_0x7f8755ce5450 .arith/sub 33, L_0x7f8755ce52f0, L_0x7f8755d73170;
L_0x7f8755ce55d0 .functor MUXZ 8, L_0x7f8755ce5250, L_0x7f8755ce4e40, L_0x7f8755ce4d00, C4<>;
L_0x7f8755ce5740 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d731b8;
L_0x7f8755ce5820 .cmp/ge 33, L_0x7f8755ce5740, L_0x7f8755d73200;
L_0x7f8755ce59a0 .array/port v0x7f8755cdcb20, L_0x7f8755ce5c70;
L_0x7f8755ce5a40 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73248;
L_0x7f8755ce5bd0 .arith/sum 33, L_0x7f8755ce5a40, L_0x7f8755d73290;
L_0x7f8755ce5c70 .arith/sub 33, L_0x7f8755ce5bd0, L_0x7f8755d732d8;
L_0x7f8755ce5e70 .array/port v0x7f8755cdca90, L_0x7f8755ce61e0;
L_0x7f8755ce5f10 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73320;
L_0x7f8755ce6140 .arith/sum 33, L_0x7f8755ce5f10, L_0x7f8755d73368;
L_0x7f8755ce61e0 .arith/sub 33, L_0x7f8755ce6140, L_0x7f8755d733b0;
L_0x7f8755ce63c0 .functor MUXZ 8, L_0x7f8755ce5e70, L_0x7f8755ce59a0, L_0x7f8755ce5820, C4<>;
L_0x7f8755ce6460 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d733f8;
L_0x7f8755ce6320 .cmp/ge 33, L_0x7f8755ce6460, L_0x7f8755d73440;
L_0x7f8755ce6670 .array/port v0x7f8755cdcb20, L_0x7f8755ce6710;
L_0x7f8755ce6500 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73488;
L_0x7f8755ce6910 .arith/sum 33, L_0x7f8755ce6500, L_0x7f8755d734d0;
L_0x7f8755ce6710 .arith/sub 33, L_0x7f8755ce6910, L_0x7f8755d73518;
L_0x7f8755ce6ba0 .array/port v0x7f8755cdca90, L_0x7f8755ce6c40;
L_0x7f8755ce69f0 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73560;
L_0x7f8755ce6d20 .arith/sum 33, L_0x7f8755ce69f0, L_0x7f8755d735a8;
L_0x7f8755ce6c40 .arith/sub 33, L_0x7f8755ce6d20, L_0x7f8755d735f0;
L_0x7f8755ce6ff0 .functor MUXZ 8, L_0x7f8755ce6ba0, L_0x7f8755ce6670, L_0x7f8755ce6320, C4<>;
L_0x7f8755ce7190 .concat8 [ 8 8 8 8], L_0x7f8755ce55d0, L_0x7f8755ce63c0, L_0x7f8755ce6ff0, L_0x7f8755ce7e00;
L_0x7f8755ce72f0 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d73638;
L_0x7f8755ce70d0 .cmp/ge 33, L_0x7f8755ce72f0, L_0x7f8755d73680;
L_0x7f8755ce7520 .array/port v0x7f8755cdcb20, L_0x7f8755ce75c0;
L_0x7f8755ce7390 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d736c8;
L_0x7f8755ce76e0 .arith/sum 33, L_0x7f8755ce7390, L_0x7f8755d73710;
L_0x7f8755ce75c0 .arith/sub 33, L_0x7f8755ce76e0, L_0x7f8755d73758;
L_0x7f8755ce7990 .array/port v0x7f8755cdca90, L_0x7f8755ce7a30;
L_0x7f8755ce7820 .concat [ 32 1 0 0], v0x7f8755cdb140_0, L_0x7f8755d737a0;
L_0x7f8755ce7b70 .arith/sum 33, L_0x7f8755ce7820, L_0x7f8755d737e8;
L_0x7f8755ce7a30 .arith/sub 33, L_0x7f8755ce7b70, L_0x7f8755d73830;
L_0x7f8755ce7e00 .functor MUXZ 8, L_0x7f8755ce7990, L_0x7f8755ce7520, L_0x7f8755ce70d0, C4<>;
S_0x7f8755cdfec0 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7f8755caf200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7f8755ce0080 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_lhu_2.mem";
L_0x7f8755ce7d50 .functor AND 1, v0x7f8755cdabf0_0, L_0x7f8755ce8300, C4<1>, C4<1>;
L_0x7f8755ce9330 .functor AND 1, v0x7f8755cdabf0_0, L_0x7f8755ce9180, C4<1>, C4<1>;
L_0x7f8755cea220 .functor AND 1, v0x7f8755cdabf0_0, L_0x7f8755cea090, C4<1>, C4<1>;
L_0x7f8755cead30 .functor AND 1, v0x7f8755cdabf0_0, L_0x7f8755ceac90, C4<1>, C4<1>;
v0x7f8755ce0240 .array "RAM", 1000 0, 7 0;
v0x7f8755ce02e0 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7f8755ce0380_0 .net *"_ivl_101", 0 0, L_0x7f8755cea220;  1 drivers
v0x7f8755ce0410_0 .net *"_ivl_102", 32 0, L_0x7f8755ce9a10;  1 drivers
L_0x7f8755d73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce04c0_0 .net *"_ivl_105", 0 0, L_0x7f8755d73cf8;  1 drivers
L_0x7f8755d73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce05b0_0 .net/2u *"_ivl_106", 32 0, L_0x7f8755d73d40;  1 drivers
v0x7f8755ce0660_0 .net *"_ivl_108", 0 0, L_0x7f8755cea2d0;  1 drivers
v0x7f8755ce0700_0 .net *"_ivl_11", 0 0, L_0x7f8755ce8300;  1 drivers
v0x7f8755ce07a0_0 .net *"_ivl_110", 7 0, L_0x7f8755cea4f0;  1 drivers
v0x7f8755ce08b0_0 .net *"_ivl_112", 32 0, L_0x7f8755cea130;  1 drivers
L_0x7f8755d73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce0960_0 .net *"_ivl_115", 0 0, L_0x7f8755d73d88;  1 drivers
L_0x7f8755d73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce0a10_0 .net/2u *"_ivl_116", 32 0, L_0x7f8755d73dd0;  1 drivers
v0x7f8755ce0ac0_0 .net *"_ivl_118", 32 0, L_0x7f8755cea430;  1 drivers
v0x7f8755ce0b70_0 .net *"_ivl_120", 7 0, L_0x7f8755cea780;  1 drivers
v0x7f8755ce0c20_0 .net *"_ivl_122", 32 0, L_0x7f8755cea590;  1 drivers
L_0x7f8755d73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce0cd0_0 .net *"_ivl_125", 0 0, L_0x7f8755d73e18;  1 drivers
L_0x7f8755d73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce0d80_0 .net/2u *"_ivl_126", 32 0, L_0x7f8755d73e60;  1 drivers
v0x7f8755ce0f10_0 .net *"_ivl_128", 32 0, L_0x7f8755cea940;  1 drivers
v0x7f8755ce0fa0_0 .net *"_ivl_13", 0 0, L_0x7f8755ce7d50;  1 drivers
L_0x7f8755d73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1040_0 .net/2u *"_ivl_130", 32 0, L_0x7f8755d73ea8;  1 drivers
v0x7f8755ce10f0_0 .net *"_ivl_132", 32 0, L_0x7f8755cea820;  1 drivers
v0x7f8755ce11a0_0 .net *"_ivl_134", 7 0, L_0x7f8755ceabf0;  1 drivers
L_0x7f8755d73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1250_0 .net/2u *"_ivl_136", 7 0, L_0x7f8755d73ef0;  1 drivers
v0x7f8755ce1300_0 .net *"_ivl_138", 7 0, L_0x7f8755ceadd0;  1 drivers
v0x7f8755ce13b0_0 .net *"_ivl_14", 32 0, L_0x7f8755ce83a0;  1 drivers
v0x7f8755ce1460_0 .net *"_ivl_144", 0 0, L_0x7f8755ceac90;  1 drivers
v0x7f8755ce1500_0 .net *"_ivl_146", 0 0, L_0x7f8755cead30;  1 drivers
v0x7f8755ce15a0_0 .net *"_ivl_147", 32 0, L_0x7f8755ceb1e0;  1 drivers
L_0x7f8755d73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1650_0 .net *"_ivl_150", 0 0, L_0x7f8755d73f38;  1 drivers
L_0x7f8755d73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1700_0 .net/2u *"_ivl_151", 32 0, L_0x7f8755d73f80;  1 drivers
v0x7f8755ce17b0_0 .net *"_ivl_153", 0 0, L_0x7f8755ceb090;  1 drivers
v0x7f8755ce1850_0 .net *"_ivl_155", 7 0, L_0x7f8755ceb420;  1 drivers
v0x7f8755ce1900_0 .net *"_ivl_157", 32 0, L_0x7f8755ceb280;  1 drivers
L_0x7f8755d73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce0e30_0 .net *"_ivl_160", 0 0, L_0x7f8755d73fc8;  1 drivers
L_0x7f8755d74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1b90_0 .net/2u *"_ivl_161", 32 0, L_0x7f8755d74010;  1 drivers
v0x7f8755ce1c20_0 .net *"_ivl_163", 32 0, L_0x7f8755ceb630;  1 drivers
v0x7f8755ce1cc0_0 .net *"_ivl_165", 7 0, L_0x7f8755ceb4c0;  1 drivers
v0x7f8755ce1d70_0 .net *"_ivl_167", 32 0, L_0x7f8755ceb560;  1 drivers
L_0x7f8755d73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1e20_0 .net *"_ivl_17", 0 0, L_0x7f8755d73878;  1 drivers
L_0x7f8755d74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1ed0_0 .net *"_ivl_170", 0 0, L_0x7f8755d74058;  1 drivers
L_0x7f8755d740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1f80_0 .net/2u *"_ivl_171", 32 0, L_0x7f8755d740a0;  1 drivers
v0x7f8755ce2030_0 .net *"_ivl_173", 32 0, L_0x7f8755ceb8e0;  1 drivers
L_0x7f8755d740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce20e0_0 .net/2u *"_ivl_175", 32 0, L_0x7f8755d740e8;  1 drivers
v0x7f8755ce2190_0 .net *"_ivl_177", 32 0, L_0x7f8755ceba40;  1 drivers
v0x7f8755ce2240_0 .net *"_ivl_179", 7 0, L_0x7f8755ceb710;  1 drivers
L_0x7f8755d738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce22f0_0 .net/2u *"_ivl_18", 32 0, L_0x7f8755d738c0;  1 drivers
L_0x7f8755d74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce23a0_0 .net/2u *"_ivl_181", 7 0, L_0x7f8755d74130;  1 drivers
v0x7f8755ce2450_0 .net *"_ivl_183", 7 0, L_0x7f8755cebd60;  1 drivers
v0x7f8755ce2500_0 .net *"_ivl_20", 0 0, L_0x7f8755ce84c0;  1 drivers
v0x7f8755ce25a0_0 .net *"_ivl_22", 7 0, L_0x7f8755ce8620;  1 drivers
v0x7f8755ce2650_0 .net *"_ivl_24", 32 0, L_0x7f8755ce86c0;  1 drivers
L_0x7f8755d73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce2700_0 .net *"_ivl_27", 0 0, L_0x7f8755d73908;  1 drivers
L_0x7f8755d73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce27b0_0 .net/2u *"_ivl_28", 32 0, L_0x7f8755d73950;  1 drivers
v0x7f8755ce2860_0 .net *"_ivl_30", 32 0, L_0x7f8755ce6810;  1 drivers
v0x7f8755ce2910_0 .net *"_ivl_32", 7 0, L_0x7f8755ce8a30;  1 drivers
v0x7f8755ce29c0_0 .net *"_ivl_34", 32 0, L_0x7f8755ce8b30;  1 drivers
L_0x7f8755d73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce2a70_0 .net *"_ivl_37", 0 0, L_0x7f8755d73998;  1 drivers
L_0x7f8755d739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce2b20_0 .net/2u *"_ivl_38", 32 0, L_0x7f8755d739e0;  1 drivers
v0x7f8755ce2bd0_0 .net *"_ivl_40", 32 0, L_0x7f8755ce8bd0;  1 drivers
L_0x7f8755d73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce2c80_0 .net/2u *"_ivl_42", 32 0, L_0x7f8755d73a28;  1 drivers
v0x7f8755ce2d30_0 .net *"_ivl_44", 32 0, L_0x7f8755ce8da0;  1 drivers
v0x7f8755ce2de0_0 .net *"_ivl_46", 7 0, L_0x7f8755ce8ec0;  1 drivers
L_0x7f8755d73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce2e90_0 .net/2u *"_ivl_48", 7 0, L_0x7f8755d73a70;  1 drivers
v0x7f8755ce2f40_0 .net *"_ivl_50", 7 0, L_0x7f8755ce9020;  1 drivers
v0x7f8755ce2ff0_0 .net *"_ivl_55", 0 0, L_0x7f8755ce9180;  1 drivers
v0x7f8755ce19a0_0 .net *"_ivl_57", 0 0, L_0x7f8755ce9330;  1 drivers
v0x7f8755ce1a40_0 .net *"_ivl_58", 32 0, L_0x7f8755ce93a0;  1 drivers
L_0x7f8755d73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce1af0_0 .net *"_ivl_61", 0 0, L_0x7f8755d73ab8;  1 drivers
L_0x7f8755d73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce3090_0 .net/2u *"_ivl_62", 32 0, L_0x7f8755d73b00;  1 drivers
v0x7f8755ce3140_0 .net *"_ivl_64", 0 0, L_0x7f8755ce9440;  1 drivers
v0x7f8755ce31e0_0 .net *"_ivl_66", 7 0, L_0x7f8755ce9600;  1 drivers
v0x7f8755ce3290_0 .net *"_ivl_68", 32 0, L_0x7f8755ce96a0;  1 drivers
L_0x7f8755d73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce3340_0 .net *"_ivl_71", 0 0, L_0x7f8755d73b48;  1 drivers
L_0x7f8755d73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce33f0_0 .net/2u *"_ivl_72", 32 0, L_0x7f8755d73b90;  1 drivers
v0x7f8755ce34a0_0 .net *"_ivl_74", 32 0, L_0x7f8755ce9560;  1 drivers
v0x7f8755ce3550_0 .net *"_ivl_76", 7 0, L_0x7f8755ce9930;  1 drivers
v0x7f8755ce3600_0 .net *"_ivl_78", 32 0, L_0x7f8755ce9840;  1 drivers
L_0x7f8755d73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce36b0_0 .net *"_ivl_81", 0 0, L_0x7f8755d73bd8;  1 drivers
L_0x7f8755d73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce3760_0 .net/2u *"_ivl_82", 32 0, L_0x7f8755d73c20;  1 drivers
v0x7f8755ce3810_0 .net *"_ivl_84", 32 0, L_0x7f8755ce9af0;  1 drivers
L_0x7f8755d73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce38c0_0 .net/2u *"_ivl_86", 32 0, L_0x7f8755d73c68;  1 drivers
v0x7f8755ce3970_0 .net *"_ivl_88", 32 0, L_0x7f8755ce9c50;  1 drivers
v0x7f8755ce3a20_0 .net *"_ivl_90", 7 0, L_0x7f8755ce9dd0;  1 drivers
L_0x7f8755d73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f8755ce3ad0_0 .net/2u *"_ivl_92", 7 0, L_0x7f8755d73cb0;  1 drivers
v0x7f8755ce3b80_0 .net *"_ivl_94", 7 0, L_0x7f8755ce9f30;  1 drivers
v0x7f8755ce3c30_0 .net *"_ivl_99", 0 0, L_0x7f8755cea090;  1 drivers
v0x7f8755ce3cd0_0 .net "addr", 31 0, L_0x7f8755cf5800;  alias, 1 drivers
v0x7f8755ce3db0_0 .net "byte0_in", 7 0, L_0x7f8755ce8000;  1 drivers
v0x7f8755ce3e40_0 .net "byte1_in", 7 0, L_0x7f8755ce80a0;  1 drivers
v0x7f8755ce3ed0_0 .net "byte2_in", 7 0, L_0x7f8755ce81c0;  1 drivers
v0x7f8755ce3f60_0 .net "byte3_in", 7 0, L_0x7f8755ce8260;  1 drivers
v0x7f8755ce3ff0_0 .net "data_in", 31 0, v0x7f8755cdadd0_0;  alias, 1 drivers
v0x7f8755ce4090_0 .net "data_out", 31 0, L_0x7f8755ceaeb0;  alias, 1 drivers
v0x7f8755ce4160_0 .net "data_read", 0 0, v0x7f8755cdabf0_0;  alias, 1 drivers
v0x7f8755ce41f0_0 .net "data_write", 0 0, v0x7f8755cdad40_0;  alias, 1 drivers
E_0x7f8755ce01d0/0 .event edge, v0x7f8755cdabf0_0, v0x7f8755cdad40_0, v0x7f8755cd2460_0, v0x7f8755ce3db0_0;
E_0x7f8755ce01d0/1 .event edge, v0x7f8755ce3e40_0, v0x7f8755ce3ed0_0, v0x7f8755ce3f60_0;
E_0x7f8755ce01d0 .event/or E_0x7f8755ce01d0/0, E_0x7f8755ce01d0/1;
L_0x7f8755ce8000 .part v0x7f8755cdadd0_0, 0, 8;
L_0x7f8755ce80a0 .part v0x7f8755cdadd0_0, 8, 8;
L_0x7f8755ce81c0 .part v0x7f8755cdadd0_0, 16, 8;
L_0x7f8755ce8260 .part v0x7f8755cdadd0_0, 24, 8;
L_0x7f8755ce8300 .reduce/nor v0x7f8755cdad40_0;
L_0x7f8755ce83a0 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73878;
L_0x7f8755ce84c0 .cmp/gt 33, L_0x7f8755d738c0, L_0x7f8755ce83a0;
L_0x7f8755ce8620 .array/port v0x7f8755ce0240, L_0x7f8755ce6810;
L_0x7f8755ce86c0 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73908;
L_0x7f8755ce6810 .arith/sum 33, L_0x7f8755ce86c0, L_0x7f8755d73950;
L_0x7f8755ce8a30 .array/port v0x7f8755ce02e0, L_0x7f8755ce8da0;
L_0x7f8755ce8b30 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73998;
L_0x7f8755ce8bd0 .arith/sum 33, L_0x7f8755ce8b30, L_0x7f8755d739e0;
L_0x7f8755ce8da0 .arith/sub 33, L_0x7f8755ce8bd0, L_0x7f8755d73a28;
L_0x7f8755ce8ec0 .functor MUXZ 8, L_0x7f8755ce8a30, L_0x7f8755ce8620, L_0x7f8755ce84c0, C4<>;
L_0x7f8755ce9020 .functor MUXZ 8, L_0x7f8755d73a70, L_0x7f8755ce8ec0, L_0x7f8755ce7d50, C4<>;
L_0x7f8755ce9180 .reduce/nor v0x7f8755cdad40_0;
L_0x7f8755ce93a0 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73ab8;
L_0x7f8755ce9440 .cmp/gt 33, L_0x7f8755d73b00, L_0x7f8755ce93a0;
L_0x7f8755ce9600 .array/port v0x7f8755ce0240, L_0x7f8755ce9560;
L_0x7f8755ce96a0 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73b48;
L_0x7f8755ce9560 .arith/sum 33, L_0x7f8755ce96a0, L_0x7f8755d73b90;
L_0x7f8755ce9930 .array/port v0x7f8755ce02e0, L_0x7f8755ce9c50;
L_0x7f8755ce9840 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73bd8;
L_0x7f8755ce9af0 .arith/sum 33, L_0x7f8755ce9840, L_0x7f8755d73c20;
L_0x7f8755ce9c50 .arith/sub 33, L_0x7f8755ce9af0, L_0x7f8755d73c68;
L_0x7f8755ce9dd0 .functor MUXZ 8, L_0x7f8755ce9930, L_0x7f8755ce9600, L_0x7f8755ce9440, C4<>;
L_0x7f8755ce9f30 .functor MUXZ 8, L_0x7f8755d73cb0, L_0x7f8755ce9dd0, L_0x7f8755ce9330, C4<>;
L_0x7f8755cea090 .reduce/nor v0x7f8755cdad40_0;
L_0x7f8755ce9a10 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73cf8;
L_0x7f8755cea2d0 .cmp/gt 33, L_0x7f8755d73d40, L_0x7f8755ce9a10;
L_0x7f8755cea4f0 .array/port v0x7f8755ce0240, L_0x7f8755cea430;
L_0x7f8755cea130 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73d88;
L_0x7f8755cea430 .arith/sum 33, L_0x7f8755cea130, L_0x7f8755d73dd0;
L_0x7f8755cea780 .array/port v0x7f8755ce02e0, L_0x7f8755cea820;
L_0x7f8755cea590 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73e18;
L_0x7f8755cea940 .arith/sum 33, L_0x7f8755cea590, L_0x7f8755d73e60;
L_0x7f8755cea820 .arith/sub 33, L_0x7f8755cea940, L_0x7f8755d73ea8;
L_0x7f8755ceabf0 .functor MUXZ 8, L_0x7f8755cea780, L_0x7f8755cea4f0, L_0x7f8755cea2d0, C4<>;
L_0x7f8755ceadd0 .functor MUXZ 8, L_0x7f8755d73ef0, L_0x7f8755ceabf0, L_0x7f8755cea220, C4<>;
L_0x7f8755ceaeb0 .concat8 [ 8 8 8 8], L_0x7f8755ce9020, L_0x7f8755ce9f30, L_0x7f8755ceadd0, L_0x7f8755cebd60;
L_0x7f8755ceac90 .reduce/nor v0x7f8755cdad40_0;
L_0x7f8755ceb1e0 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73f38;
L_0x7f8755ceb090 .cmp/gt 33, L_0x7f8755d73f80, L_0x7f8755ceb1e0;
L_0x7f8755ceb420 .array/port v0x7f8755ce0240, L_0x7f8755ceb630;
L_0x7f8755ceb280 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d73fc8;
L_0x7f8755ceb630 .arith/sum 33, L_0x7f8755ceb280, L_0x7f8755d74010;
L_0x7f8755ceb4c0 .array/port v0x7f8755ce02e0, L_0x7f8755ceba40;
L_0x7f8755ceb560 .concat [ 32 1 0 0], L_0x7f8755cf5800, L_0x7f8755d74058;
L_0x7f8755ceb8e0 .arith/sum 33, L_0x7f8755ceb560, L_0x7f8755d740a0;
L_0x7f8755ceba40 .arith/sub 33, L_0x7f8755ceb8e0, L_0x7f8755d740e8;
L_0x7f8755ceb710 .functor MUXZ 8, L_0x7f8755ceb4c0, L_0x7f8755ceb420, L_0x7f8755ceb090, C4<>;
L_0x7f8755cebd60 .functor MUXZ 8, L_0x7f8755d74130, L_0x7f8755ceb710, L_0x7f8755cead30, C4<>;
    .scope S_0x7f8755cdc820;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7f8755cc92a0, v0x7f8755cdcb20, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7f8755cdca90, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7f8755cdcb20, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7f8755cdcb20, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8755cdfec0;
T_1 ;
Ewait_0 .event/or E_0x7f8755ce01d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f8755ce4160_0;
    %nor/r;
    %load/vec4 v0x7f8755ce41f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7f8755ce3db0_0;
    %ix/getv 4, v0x7f8755ce3cd0_0;
    %store/vec4a v0x7f8755ce0240, 4, 0;
    %load/vec4 v0x7f8755ce3e40_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce0240, 4, 0;
    %load/vec4 v0x7f8755ce3ed0_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce0240, 4, 0;
    %load/vec4 v0x7f8755ce3f60_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce0240, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8755ce3db0_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce02e0, 4, 0;
    %load/vec4 v0x7f8755ce3e40_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce02e0, 4, 0;
    %load/vec4 v0x7f8755ce3ed0_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce02e0, 4, 0;
    %load/vec4 v0x7f8755ce3f60_0;
    %load/vec4 v0x7f8755ce3cd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f8755ce02e0, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8755cdfec0;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7f8755ce0080, v0x7f8755ce0240, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f8755cd0cc0;
T_3 ;
Ewait_1 .event/or E_0x7f8755cd0f50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f8755cd0fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7f8755cd1280_0;
    %pad/s 64;
    %load/vec4 v0x7f8755cd1370_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f8755cd1060_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7f8755cd1280_0;
    %pad/u 64;
    %load/vec4 v0x7f8755cd1370_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7f8755cd1060_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8755cd1060_0, 4, 32;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8755cd1060_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8755cd1060_0, 4, 32;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8755cd1060_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %add;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %and;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %or;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %xor;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7f8755cd1370_0;
    %ix/getv 4, v0x7f8755cd1280_0;
    %shiftl 4;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7f8755cd1370_0;
    %ix/getv 4, v0x7f8755cd1280_0;
    %shiftr 4;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7f8755cd1370_0;
    %ix/getv 4, v0x7f8755cd1280_0;
    %shiftr/s 4;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7f8755cd1280_0;
    %load/vec4 v0x7f8755cd1370_0;
    %sub;
    %store/vec4 v0x7f8755cd1420_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8755cd1560;
T_4 ;
Ewait_2 .event/or E_0x7f8755cd18b0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7f8755cd1960_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7f8755cd2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7f8755cd1f40_0;
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7f8755cd2050_0;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7f8755cd2100_0;
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd29a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7f8755cd21b0_0;
    %load/vec4 v0x7f8755cd2910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd29a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7f8755cd2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7f8755cd2b80_0;
    %replicate 24;
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7f8755cd2c20_0;
    %replicate 24;
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7f8755cd2cc0_0;
    %replicate 24;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7f8755cd2d60_0;
    %replicate 24;
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7f8755cd2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7f8755cd2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7f8755cd2880_0;
    %load/vec4 v0x7f8755cd2910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd29a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7f8755cd2880_0;
    %load/vec4 v0x7f8755cd2910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7f8755cd2880_0;
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7f8755cd1f40_0;
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7f8755cd1f40_0;
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7f8755cd2cc0_0;
    %replicate 16;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd21b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8755cd1560;
T_5 ;
Ewait_3 .event/or E_0x7f8755cd0e90, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7f8755cd1960_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7f8755cd2a30_0;
    %load/vec4 v0x7f8755cd29a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7f8755cd2e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f8755cd2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7f8755cd21b0_0;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2510_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7f8755cd21b0_0;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2510_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7f8755cd21b0_0;
    %load/vec4 v0x7f8755cd2a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2510_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f8755cd2a30_0;
    %load/vec4 v0x7f8755cd2100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2510_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8755cd2510_0;
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8755cd2e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7f8755cd2a30_0;
    %load/vec4 v0x7f8755cd29a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8755cd1f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2510_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7f8755cd2510_0;
    %store/vec4 v0x7f8755cd26a0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8755c900e0;
T_6 ;
Ewait_4 .event/or E_0x7f8755c72e40, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f8755cdc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7f8755cdafe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f8755cdaf30_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f8755cd3600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8755cd2f80_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8755c900e0;
T_7 ;
Ewait_5 .event/or E_0x7f8755cc8f10, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cdc470_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7f8755cdc3c0_0, 0, 1;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cdc3c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7f8755cdabf0_0, 0, 1;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cdc3c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7f8755cdad40_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8755c900e0;
T_8 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cdc3c0_0;
    %assign/vec4 v0x7f8755cdc470_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8755c900e0;
T_9 ;
Ewait_6 .event/or E_0x7f8755cc88b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7f8755cd34c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7f8755cdc500_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7f8755cdaad0_0;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7f8755cdc500_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7f8755cdaad0_0;
    %store/vec4 v0x7f8755cdadd0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7f8755cdb7b0_0;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7f8755cdb1f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7f8755cdb8d0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f8755cdb8d0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7f8755cdb1f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7f8755cda860_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7f8755cdaf30_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7f8755cdb1f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7f8755cdaf30_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7f8755cdaf30_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7f8755cd30e0_0;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7f8755cdaf30_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7f8755cd3380_0;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7f8755cdb7b0_0;
    %store/vec4 v0x7f8755cdbdd0_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8755c900e0;
T_10 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f8755cd3050_0;
    %assign/vec4 v0x7f8755cd30e0_0, 0;
    %load/vec4 v0x7f8755cd32e0_0;
    %assign/vec4 v0x7f8755cd3380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f8755cdb5f0_0;
    %assign/vec4 v0x7f8755cd3380_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f8755cdb5f0_0;
    %assign/vec4 v0x7f8755cd30e0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8755c900e0;
T_11 ;
Ewait_7 .event/or E_0x7f8755cc89f0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7f8755cd3690_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8755cdb350_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f8755cdc3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f8755cdb140_0;
    %store/vec4 v0x7f8755cd3690_0, 0, 32;
    %load/vec4 v0x7f8755cdb3f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8755cdb350_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8755cdb350_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7f8755cdb5f0_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7f8755cd3720_0;
    %load/vec4 v0x7f8755cdc5b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7f8755cdb490_0, 0, 32;
    %load/vec4 v0x7f8755cdc260_0;
    %load/vec4 v0x7f8755cdc310_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7f8755cda920_0, 0, 33;
    %load/vec4 v0x7f8755cd37c0_0;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f8755cd3200_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb8d0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb8d0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cd3420_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f8755cdb8d0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb8d0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f8755cd3420_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb5f0_0;
    %load/vec4 v0x7f8755cdb6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f8755cdb5f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb5f0_0;
    %load/vec4 v0x7f8755cdb6d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f8755cd34c0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdb5f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7f8755cdb350_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f8755c900e0;
T_12 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cdc3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7f8755cdae80_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7f8755cd3200_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7f8755cd37c0_0;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8755cdaf30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7f8755cdb490_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7f8755cda920_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7f8755cdae80_0, 0;
    %load/vec4 v0x7f8755cdb350_0;
    %assign/vec4 v0x7f8755cdb3f0_0, 0;
    %load/vec4 v0x7f8755cdb3f0_0;
    %load/vec4 v0x7f8755cdc3c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f8755cdbf30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7f8755cdae80_0;
    %assign/vec4 v0x7f8755cdb140_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f8755cdc3c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7f8755cd3690_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7f8755cdb1f0_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7f8755cdb140_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f8755c900e0;
T_13 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cdbf30_0;
    %assign/vec4 v0x7f8755cdbfd0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8755c900e0;
T_14 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7f8755cdb140_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7f8755cda7c0_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7f8755cda7c0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8755c900e0;
T_15 ;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755cdbf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7f8755c8eb10;
    %jmp t_0;
    .scope S_0x7f8755c8eb10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8755ccc370_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7f8755ccc370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8755ccc370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8755cdba30, 0, 4;
    %load/vec4 v0x7f8755ccc370_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f8755ccc370_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7f8755c900e0;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f8755cdc660_0;
    %load/vec4 v0x7f8755cdaa40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7f8755cdbdd0_0;
    %load/vec4 v0x7f8755cdb980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8755cdba30, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f8755caf200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8755ce43c0_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7f8755ce43c0_0;
    %nor/r;
    %store/vec4 v0x7f8755ce43c0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7f8755caf200;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8755caf200 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8755ce4490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8755ce4b60_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7f8755cc2170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8755ce4b60_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f8755cc2170;
    %load/vec4 v0x7f8755ce4300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7f8755ce4ad0_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
