// Seed: 4149034678
module module_0 ();
  wire id_1 = id_1, id_2;
  logic [7:0] id_3;
  assign id_3[1] = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  always
    casez (id_2)
      id_2: id_2 <= 1'h0;
      id_2: id_1 <= id_2 + 1'b0;
      id_2: id_1 = 1;
      default:
      if (id_2) disable id_3;
      else id_2 <= id_2;
    endcase
  module_0 modCall_1 ();
  supply1 id_4 = 1 & 1;
endmodule
