<map id="is_reg_wire" name="is_reg_wire">
<area shape="rect" id="node2" href="$d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="141,5,253,32"/>
<area shape="rect" id="node3" href="$d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="302,5,383,32"/>
<area shape="rect" id="node4" href="$d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="433,5,535,32"/>
<area shape="rect" id="node5" href="$d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="585,5,749,32"/>
</map>
