

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 11:14:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  421|  421|  421|  421|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|         5|          -|          -|     8|    no    |
        |- Loop 2     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 3     |  108|  108|        27|          -|          -|     4|    no    |
        | + Loop 3.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 3.2  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 4     |  108|  108|        27|          -|          -|     4|    no    |
        | + Loop 4.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 4.2  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 5     |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     24|       0|    800|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |       12|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    553|    -|
|Register         |        -|      -|     272|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     24|     308|   1393|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      6|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |x1_0_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |x1_1_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |x2_0_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |x2_1_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y1_0_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y1_1_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y2_0_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y2_1_V_U   |kernel_x1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |       12|  0|   0|    0|    96|  384|    12|         3072|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_862_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_1029_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_1035_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_929_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_935_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_1110_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_1116_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_856_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_1012_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln215_2_fu_906_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln215_3_fu_1087_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_839_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_768_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_740_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln45_fu_923_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln48_1_fu_917_p2    |     +    |      0|  0|  12|           4|           2|
    |add_ln48_fu_850_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln57_fu_1104_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln60_1_fu_1098_p2   |     +    |      0|  0|  12|           4|           2|
    |add_ln60_fu_1023_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_874_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_1041_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_1047_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_941_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_5_fu_947_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln700_6_fu_1122_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_1128_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_868_p2     |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_1140_p2          |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_643_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_680_p2             |     +    |      0|  0|  12|           4|           1|
    |j_fu_730_p2             |     +    |      0|  0|  12|           4|           1|
    |icmp_ln27_fu_637_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln35_fu_674_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln38_fu_724_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln45_fu_780_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_1_fu_880_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_813_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln57_fu_953_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln60_1_fu_1053_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln60_fu_978_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln69_fu_1134_p2    |   icmp   |      0|  0|  11|           4|           5|
    |x1_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    |x2_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     24|  0| 800|         632|         680|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_0_0_V_address0   |   21|          4|    4|         16|
    |A_0_1_V_address0   |   21|          4|    4|         16|
    |A_1_0_V_address0   |   21|          4|    4|         16|
    |A_1_1_V_address0   |   21|          4|    4|         16|
    |ap_NS_fsm          |  121|         26|    1|         26|
    |i11_0_0_reg_591    |    9|          2|    4|          8|
    |i13_0_reg_625      |    9|          2|    4|          8|
    |i8_0_reg_535       |    9|          2|    4|          8|
    |i9_0_0_reg_557     |    9|          2|    4|          8|
    |i_0_reg_523        |    9|          2|    4|          8|
    |j10_0_0_0_reg_569  |    9|          2|    4|          8|
    |j10_0_1_0_reg_580  |    9|          2|    4|          8|
    |j12_0_0_0_reg_603  |    9|          2|    4|          8|
    |j12_0_1_0_reg_614  |    9|          2|    4|          8|
    |j_0_reg_546        |    9|          2|    4|          8|
    |x1_0_V_address0    |   21|          4|    2|          8|
    |x1_0_V_d0          |   15|          3|   32|         96|
    |x1_1_V_address0    |   21|          4|    2|          8|
    |x1_1_V_d0          |   15|          3|   32|         96|
    |x1_int_V_address0  |   15|          3|    3|          9|
    |x2_0_V_address0    |   21|          4|    2|          8|
    |x2_0_V_d0          |   15|          3|   32|         96|
    |x2_1_V_address0    |   21|          4|    2|          8|
    |x2_1_V_d0          |   15|          3|   32|         96|
    |x2_int_V_address0  |   15|          3|    3|          9|
    |y1_0_V_address0    |   21|          4|    2|          8|
    |y1_1_V_address0    |   21|          4|    2|          8|
    |y2_0_V_address0    |   21|          4|    2|          8|
    |y2_1_V_address0    |   21|          4|    2|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  553|        112|  207|        636|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln321_1_reg_1290    |   6|   0|    6|          0|
    |add_ln48_1_reg_1375     |   4|   0|    4|          0|
    |add_ln48_reg_1337       |   4|   0|    4|          0|
    |add_ln60_1_reg_1470     |   4|   0|    4|          0|
    |add_ln60_reg_1432       |   4|   0|    4|          0|
    |add_ln700_1_reg_1347    |  32|   0|   32|          0|
    |add_ln700_3_reg_1442    |  32|   0|   32|          0|
    |add_ln700_5_reg_1385    |  32|   0|   32|          0|
    |add_ln700_7_reg_1480    |  32|   0|   32|          0|
    |ap_CS_fsm               |  25|   0|   25|          0|
    |i11_0_0_reg_591         |   4|   0|    4|          0|
    |i13_0_reg_625           |   4|   0|    4|          0|
    |i8_0_reg_535            |   4|   0|    4|          0|
    |i9_0_0_reg_557          |   4|   0|    4|          0|
    |i_0_reg_523             |   4|   0|    4|          0|
    |i_1_reg_1488            |   4|   0|    4|          0|
    |i_2_reg_1195            |   4|   0|    4|          0|
    |i_reg_1254              |   4|   0|    4|          0|
    |j10_0_0_0_reg_569       |   4|   0|    4|          0|
    |j10_0_1_0_reg_580       |   4|   0|    4|          0|
    |j12_0_0_0_reg_603       |   4|   0|    4|          0|
    |j12_0_1_0_reg_614       |   4|   0|    4|          0|
    |j_0_reg_546             |   4|   0|    4|          0|
    |j_reg_1276              |   4|   0|    4|          0|
    |trunc_ln321_1_reg_1264  |   1|   0|    1|          0|
    |trunc_ln321_2_reg_1286  |   1|   0|    1|          0|
    |trunc_ln321_reg_1212    |   1|   0|    1|          0|
    |x1_0_V_addr_reg_1309    |   2|   0|    2|          0|
    |x1_1_V_addr_1_reg_1342  |   2|   0|    2|          0|
    |x2_0_V_addr_2_reg_1241  |   2|   0|    2|          0|
    |x2_0_V_addr_reg_1404    |   2|   0|    2|          0|
    |x2_1_V_addr_2_reg_1246  |   2|   0|    2|          0|
    |x2_1_V_addr_reg_1437    |   2|   0|    2|          0|
    |zext_ln30_reg_1200      |   4|   0|   64|         60|
    |zext_ln321_1_reg_1259   |   4|   0|    8|          4|
    |zext_ln321_reg_1216     |   3|   0|   64|         61|
    |zext_ln38_reg_1268      |   3|   0|    6|          3|
    |zext_ln700_1_reg_1393   |   3|   0|   64|         61|
    |zext_ln700_2_reg_1303   |   3|   0|    6|          3|
    |zext_ln700_3_reg_1398   |   3|   0|    6|          3|
    |zext_ln700_reg_1298     |   3|   0|   64|         61|
    +------------------------+----+----+-----+-----------+
    |Total                   | 272|   0|  528|        256|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|x1_int_V_address0      | out |    3|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_ce0           | out |    1|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_we0           | out |    1|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_d0            | out |   32|  ap_memory |   x1_int_V   |     array    |
|x1_int_V_q0            |  in |   32|  ap_memory |   x1_int_V   |     array    |
|x2_int_V_address0      | out |    3|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_ce0           | out |    1|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_we0           | out |    1|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_d0            | out |   32|  ap_memory |   x2_int_V   |     array    |
|x2_int_V_q0            |  in |   32|  ap_memory |   x2_int_V   |     array    |
|y1_int_V_address0      | out |    3|  ap_memory |   y1_int_V   |     array    |
|y1_int_V_ce0           | out |    1|  ap_memory |   y1_int_V   |     array    |
|y1_int_V_q0            |  in |   32|  ap_memory |   y1_int_V   |     array    |
|y2_int_V_address0      | out |    3|  ap_memory |   y2_int_V   |     array    |
|y2_int_V_ce0           | out |    1|  ap_memory |   y2_int_V   |     array    |
|y2_int_V_q0            |  in |   32|  ap_memory |   y2_int_V   |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

