Version:        Generated by VerilatedVcd 
Comment:       
Date:           Wed Jul  8 19:34:09 2020
 
Signal count:  8065
Times Recorded:1231
Scope: 
Scope: TOP
C:	1	TOP.clock
D5	1	TOP.io_difftestCtrl_enable
C|	91	TOP.io_difftest_commit
D&	1	TOP.io_difftest_intrNO[63:0]
D#	5	TOP.io_difftest_isMMIO
C}	1	TOP.io_difftest_isMultiCommit
D$	4	TOP.io_difftest_isRVC
D%	6	TOP.io_difftest_isRVC2
D1	1	TOP.io_difftest_mcause[63:0]
D-	1	TOP.io_difftest_mepc[63:0]
D)	1	TOP.io_difftest_mstatus[63:0]
D(	1	TOP.io_difftest_priviledgeMode[1:0]
C<	1	TOP.io_difftest_r_0[63:0]
C>	8	TOP.io_difftest_r_1[63:0]
CP	10	TOP.io_difftest_r_10[63:0]
CR	9	TOP.io_difftest_r_11[63:0]
CT	1	TOP.io_difftest_r_12[63:0]
CV	1	TOP.io_difftest_r_13[63:0]
CX	9	TOP.io_difftest_r_14[63:0]
CZ	10	TOP.io_difftest_r_15[63:0]
C\	1	TOP.io_difftest_r_16[63:0]
C^	1	TOP.io_difftest_r_17[63:0]
C`	1	TOP.io_difftest_r_18[63:0]
Cb	1	TOP.io_difftest_r_19[63:0]
C@	6	TOP.io_difftest_r_2[63:0]
Cd	1	TOP.io_difftest_r_20[63:0]
Cf	1	TOP.io_difftest_r_21[63:0]
Ch	1	TOP.io_difftest_r_22[63:0]
Cj	1	TOP.io_difftest_r_23[63:0]
Cl	1	TOP.io_difftest_r_24[63:0]
Cn	1	TOP.io_difftest_r_25[63:0]
Cp	1	TOP.io_difftest_r_26[63:0]
Cr	1	TOP.io_difftest_r_27[63:0]
Ct	1	TOP.io_difftest_r_28[63:0]
Cv	1	TOP.io_difftest_r_29[63:0]
CB	1	TOP.io_difftest_r_3[63:0]
Cx	1	TOP.io_difftest_r_30[63:0]
Cz	1	TOP.io_difftest_r_31[63:0]
CD	1	TOP.io_difftest_r_4[63:0]
CF	1	TOP.io_difftest_r_5[63:0]
CH	1	TOP.io_difftest_r_6[63:0]
CJ	1	TOP.io_difftest_r_7[63:0]
CL	2	TOP.io_difftest_r_8[63:0]
CN	1	TOP.io_difftest_r_9[63:0]
D3	1	TOP.io_difftest_scause[63:0]
D/	1	TOP.io_difftest_sepc[63:0]
D+	1	TOP.io_difftest_sstatus[63:0]
D"	102	TOP.io_difftest_thisINST[31:0]
C~	102	TOP.io_difftest_thisPC[63:0]
C;	1	TOP.reset
Scope: TOP.NOOPSimTop
C:	1	TOP.NOOPSimTop.clock
D5	1	TOP.NOOPSimTop.io_difftestCtrl_enable
C|	91	TOP.NOOPSimTop.io_difftest_commit
D&	1	TOP.NOOPSimTop.io_difftest_intrNO[63:0]
D#	5	TOP.NOOPSimTop.io_difftest_isMMIO
C}	1	TOP.NOOPSimTop.io_difftest_isMultiCommit
D$	4	TOP.NOOPSimTop.io_difftest_isRVC
D%	6	TOP.NOOPSimTop.io_difftest_isRVC2
D1	1	TOP.NOOPSimTop.io_difftest_mcause[63:0]
D-	1	TOP.NOOPSimTop.io_difftest_mepc[63:0]
D)	1	TOP.NOOPSimTop.io_difftest_mstatus[63:0]
D(	1	TOP.NOOPSimTop.io_difftest_priviledgeMode[1:0]
C<	1	TOP.NOOPSimTop.io_difftest_r_0[63:0]
C>	8	TOP.NOOPSimTop.io_difftest_r_1[63:0]
CP	10	TOP.NOOPSimTop.io_difftest_r_10[63:0]
CR	9	TOP.NOOPSimTop.io_difftest_r_11[63:0]
CT	1	TOP.NOOPSimTop.io_difftest_r_12[63:0]
CV	1	TOP.NOOPSimTop.io_difftest_r_13[63:0]
CX	9	TOP.NOOPSimTop.io_difftest_r_14[63:0]
CZ	10	TOP.NOOPSimTop.io_difftest_r_15[63:0]
C\	1	TOP.NOOPSimTop.io_difftest_r_16[63:0]
C^	1	TOP.NOOPSimTop.io_difftest_r_17[63:0]
C`	1	TOP.NOOPSimTop.io_difftest_r_18[63:0]
Cb	1	TOP.NOOPSimTop.io_difftest_r_19[63:0]
C@	6	TOP.NOOPSimTop.io_difftest_r_2[63:0]
Cd	1	TOP.NOOPSimTop.io_difftest_r_20[63:0]
Cf	1	TOP.NOOPSimTop.io_difftest_r_21[63:0]
Ch	1	TOP.NOOPSimTop.io_difftest_r_22[63:0]
Cj	1	TOP.NOOPSimTop.io_difftest_r_23[63:0]
Cl	1	TOP.NOOPSimTop.io_difftest_r_24[63:0]
Cn	1	TOP.NOOPSimTop.io_difftest_r_25[63:0]
Cp	1	TOP.NOOPSimTop.io_difftest_r_26[63:0]
Cr	1	TOP.NOOPSimTop.io_difftest_r_27[63:0]
Ct	1	TOP.NOOPSimTop.io_difftest_r_28[63:0]
Cv	1	TOP.NOOPSimTop.io_difftest_r_29[63:0]
CB	1	TOP.NOOPSimTop.io_difftest_r_3[63:0]
Cx	1	TOP.NOOPSimTop.io_difftest_r_30[63:0]
Cz	1	TOP.NOOPSimTop.io_difftest_r_31[63:0]
CD	1	TOP.NOOPSimTop.io_difftest_r_4[63:0]
CF	1	TOP.NOOPSimTop.io_difftest_r_5[63:0]
CH	1	TOP.NOOPSimTop.io_difftest_r_6[63:0]
CJ	1	TOP.NOOPSimTop.io_difftest_r_7[63:0]
CL	2	TOP.NOOPSimTop.io_difftest_r_8[63:0]
CN	1	TOP.NOOPSimTop.io_difftest_r_9[63:0]
D3	1	TOP.NOOPSimTop.io_difftest_scause[63:0]
D/	1	TOP.NOOPSimTop.io_difftest_sepc[63:0]
D+	1	TOP.NOOPSimTop.io_difftest_sstatus[63:0]
D"	102	TOP.NOOPSimTop.io_difftest_thisINST[31:0]
C~	102	TOP.NOOPSimTop.io_difftest_thisPC[63:0]
C:	1	TOP.NOOPSimTop.mem_clock
$	94	TOP.NOOPSimTop.mem_io_in_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.mem_io_in_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.mem_io_in_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.mem_io_in_ar_bits_size[2:0]
D9	1	TOP.NOOPSimTop.mem_io_in_ar_ready
+	67	TOP.NOOPSimTop.mem_io_in_ar_valid
$	94	TOP.NOOPSimTop.mem_io_in_aw_bits_addr[31:0]
0G	1	TOP.NOOPSimTop.mem_io_in_aw_ready
#	1	TOP.NOOPSimTop.mem_io_in_aw_valid
0H	1	TOP.NOOPSimTop.mem_io_in_b_valid
0J	224	TOP.NOOPSimTop.mem_io_in_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.mem_io_in_r_bits_last
0I	66	TOP.NOOPSimTop.mem_io_in_r_valid
(	50	TOP.NOOPSimTop.mem_io_in_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.mem_io_in_w_bits_last
&	1	TOP.NOOPSimTop.mem_io_in_w_ready
'	1	TOP.NOOPSimTop.mem_io_in_w_valid
C;	1	TOP.NOOPSimTop.mem_reset
$	94	TOP.NOOPSimTop.memdelay_io_in_ar_bits_addr[31:0]
%	1	TOP.NOOPSimTop.memdelay_io_in_ar_bits_len[7:0]
D9	1	TOP.NOOPSimTop.memdelay_io_in_ar_ready
+	67	TOP.NOOPSimTop.memdelay_io_in_ar_valid
$	94	TOP.NOOPSimTop.memdelay_io_in_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay_io_in_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay_io_in_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay_io_in_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay_io_in_aw_ready
#	1	TOP.NOOPSimTop.memdelay_io_in_aw_valid
0H	1	TOP.NOOPSimTop.memdelay_io_in_b_valid
0J	224	TOP.NOOPSimTop.memdelay_io_in_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.memdelay_io_in_r_bits_last
0I	66	TOP.NOOPSimTop.memdelay_io_in_r_valid
(	50	TOP.NOOPSimTop.memdelay_io_in_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.memdelay_io_in_w_bits_last
&	1	TOP.NOOPSimTop.memdelay_io_in_w_ready
'	1	TOP.NOOPSimTop.memdelay_io_in_w_valid
$	94	TOP.NOOPSimTop.memdelay_io_out_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay_io_out_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay_io_out_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay_io_out_ar_bits_size[2:0]
+	67	TOP.NOOPSimTop.memdelay_io_out_ar_valid
$	94	TOP.NOOPSimTop.memdelay_io_out_aw_bits_addr[31:0]
0G	1	TOP.NOOPSimTop.memdelay_io_out_aw_ready
#	1	TOP.NOOPSimTop.memdelay_io_out_aw_valid
0H	1	TOP.NOOPSimTop.memdelay_io_out_b_valid
0J	224	TOP.NOOPSimTop.memdelay_io_out_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.memdelay_io_out_r_bits_last
0I	66	TOP.NOOPSimTop.memdelay_io_out_r_valid
(	50	TOP.NOOPSimTop.memdelay_io_out_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.memdelay_io_out_w_bits_last
&	1	TOP.NOOPSimTop.memdelay_io_out_w_ready
'	1	TOP.NOOPSimTop.memdelay_io_out_w_valid
C:	1	TOP.NOOPSimTop.mmio_clock
1L	1	TOP.NOOPSimTop.mmio_io_difftestCtrl_enable
0R	1	TOP.NOOPSimTop.mmio_io_dma_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.mmio_io_dma_ar_ready
0Q	1	TOP.NOOPSimTop.mmio_io_dma_ar_valid
0L	1	TOP.NOOPSimTop.mmio_io_dma_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio_io_dma_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.mmio_io_dma_aw_ready
9	1	TOP.NOOPSimTop.mmio_io_dma_aw_valid
0P	1	TOP.NOOPSimTop.mmio_io_dma_b_ready
<	1	TOP.NOOPSimTop.mmio_io_dma_b_valid
?	1	TOP.NOOPSimTop.mmio_io_dma_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.mmio_io_dma_r_ready
>	1	TOP.NOOPSimTop.mmio_io_dma_r_valid
0M	1	TOP.NOOPSimTop.mmio_io_dma_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.mmio_io_dma_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.mmio_io_dma_w_ready
;	1	TOP.NOOPSimTop.mmio_io_dma_w_valid
0T	1	TOP.NOOPSimTop.mmio_io_meip
/	45	TOP.NOOPSimTop.mmio_io_rw_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio_io_rw_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio_io_rw_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio_io_rw_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.mmio_io_rw_req_ready
.	5	TOP.NOOPSimTop.mmio_io_rw_req_valid
6	26	TOP.NOOPSimTop.mmio_io_rw_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.mmio_io_rw_resp_ready
5	5	TOP.NOOPSimTop.mmio_io_rw_resp_valid
C;	1	TOP.NOOPSimTop.mmio_reset
C;	1	TOP.NOOPSimTop.reset
1@	102	TOP.NOOPSimTop.soc__T_11_0[63:0]
1?	102	TOP.NOOPSimTop.soc__T_12_0[31:0]
1I	5	TOP.NOOPSimTop.soc__T_13_0
1>	4	TOP.NOOPSimTop.soc__T_16_0
0\	6	TOP.NOOPSimTop.soc__T_19
1B	1	TOP.NOOPSimTop.soc__T_20[63:0]
D;	1	TOP.NOOPSimTop.soc__T_352_0[63:0]
0^	8	TOP.NOOPSimTop.soc__T_352_1[63:0]
0p	10	TOP.NOOPSimTop.soc__T_352_10[63:0]
0r	9	TOP.NOOPSimTop.soc__T_352_11[63:0]
0t	1	TOP.NOOPSimTop.soc__T_352_12[63:0]
0v	1	TOP.NOOPSimTop.soc__T_352_13[63:0]
0x	9	TOP.NOOPSimTop.soc__T_352_14[63:0]
0z	10	TOP.NOOPSimTop.soc__T_352_15[63:0]
0|	1	TOP.NOOPSimTop.soc__T_352_16[63:0]
0~	1	TOP.NOOPSimTop.soc__T_352_17[63:0]
1"	1	TOP.NOOPSimTop.soc__T_352_18[63:0]
1$	1	TOP.NOOPSimTop.soc__T_352_19[63:0]
0`	6	TOP.NOOPSimTop.soc__T_352_2[63:0]
1&	1	TOP.NOOPSimTop.soc__T_352_20[63:0]
1(	1	TOP.NOOPSimTop.soc__T_352_21[63:0]
1*	1	TOP.NOOPSimTop.soc__T_352_22[63:0]
1,	1	TOP.NOOPSimTop.soc__T_352_23[63:0]
1.	1	TOP.NOOPSimTop.soc__T_352_24[63:0]
10	1	TOP.NOOPSimTop.soc__T_352_25[63:0]
12	1	TOP.NOOPSimTop.soc__T_352_26[63:0]
14	1	TOP.NOOPSimTop.soc__T_352_27[63:0]
16	1	TOP.NOOPSimTop.soc__T_352_28[63:0]
18	1	TOP.NOOPSimTop.soc__T_352_29[63:0]
0b	1	TOP.NOOPSimTop.soc__T_352_3[63:0]
1:	1	TOP.NOOPSimTop.soc__T_352_30[63:0]
1<	1	TOP.NOOPSimTop.soc__T_352_31[63:0]
0d	1	TOP.NOOPSimTop.soc__T_352_4[63:0]
0f	1	TOP.NOOPSimTop.soc__T_352_5[63:0]
0h	1	TOP.NOOPSimTop.soc__T_352_6[63:0]
0j	1	TOP.NOOPSimTop.soc__T_352_7[63:0]
0l	2	TOP.NOOPSimTop.soc__T_352_8[63:0]
0n	1	TOP.NOOPSimTop.soc__T_352_9[63:0]
0]	1	TOP.NOOPSimTop.soc__T_4058[1:0]
1J	1	TOP.NOOPSimTop.soc__T_4059[63:0]
0U	1	TOP.NOOPSimTop.soc__T_4061[63:0]
1G	1	TOP.NOOPSimTop.soc__T_4062[63:0]
1E	1	TOP.NOOPSimTop.soc__T_4063[63:0]
0W	1	TOP.NOOPSimTop.soc__T_4064[63:0]
0Y	1	TOP.NOOPSimTop.soc__T_4065[63:0]
1D	91	TOP.NOOPSimTop.soc__T_5_0
0[	1	TOP.NOOPSimTop.soc__T_6_0
C:	1	TOP.NOOPSimTop.soc_clock
0R	1	TOP.NOOPSimTop.soc_io_frontend_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.soc_io_frontend_ar_ready
0Q	1	TOP.NOOPSimTop.soc_io_frontend_ar_valid
0L	1	TOP.NOOPSimTop.soc_io_frontend_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.soc_io_frontend_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.soc_io_frontend_aw_ready
9	1	TOP.NOOPSimTop.soc_io_frontend_aw_valid
0P	1	TOP.NOOPSimTop.soc_io_frontend_b_ready
<	1	TOP.NOOPSimTop.soc_io_frontend_b_valid
?	1	TOP.NOOPSimTop.soc_io_frontend_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.soc_io_frontend_r_ready
>	1	TOP.NOOPSimTop.soc_io_frontend_r_valid
0M	1	TOP.NOOPSimTop.soc_io_frontend_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.soc_io_frontend_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.soc_io_frontend_w_ready
;	1	TOP.NOOPSimTop.soc_io_frontend_w_valid
0T	1	TOP.NOOPSimTop.soc_io_meip
$	94	TOP.NOOPSimTop.soc_io_mem_ar_bits_addr[31:0]
%	1	TOP.NOOPSimTop.soc_io_mem_ar_bits_len[7:0]
D9	1	TOP.NOOPSimTop.soc_io_mem_ar_ready
+	67	TOP.NOOPSimTop.soc_io_mem_ar_valid
$	94	TOP.NOOPSimTop.soc_io_mem_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc_io_mem_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc_io_mem_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc_io_mem_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.soc_io_mem_aw_ready
#	1	TOP.NOOPSimTop.soc_io_mem_aw_valid
0H	1	TOP.NOOPSimTop.soc_io_mem_b_valid
0J	224	TOP.NOOPSimTop.soc_io_mem_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.soc_io_mem_r_bits_last
0I	66	TOP.NOOPSimTop.soc_io_mem_r_valid
(	50	TOP.NOOPSimTop.soc_io_mem_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.soc_io_mem_w_bits_last
&	1	TOP.NOOPSimTop.soc_io_mem_w_ready
'	1	TOP.NOOPSimTop.soc_io_mem_w_valid
/	45	TOP.NOOPSimTop.soc_io_mmio_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc_io_mmio_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc_io_mmio_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc_io_mmio_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.soc_io_mmio_req_ready
.	5	TOP.NOOPSimTop.soc_io_mmio_req_valid
6	26	TOP.NOOPSimTop.soc_io_mmio_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.soc_io_mmio_resp_ready
5	5	TOP.NOOPSimTop.soc_io_mmio_resp_valid
C;	1	TOP.NOOPSimTop.soc_reset
Scope: TOP.NOOPSimTop.mem
C:	1	TOP.NOOPSimTop.mem.RAMHelper_clk
.~	308	TOP.NOOPSimTop.mem.RAMHelper_rIdx[63:0]
Au	266	TOP.NOOPSimTop.mem.RAMHelper_rdata[63:0]
/"	1	TOP.NOOPSimTop.mem.RAMHelper_wIdx[63:0]
(	50	TOP.NOOPSimTop.mem.RAMHelper_wdata[63:0]
/$	1	TOP.NOOPSimTop.mem.RAMHelper_wen
DD	1	TOP.NOOPSimTop.mem.RAMHelper_wmask[63:0]
C:	1	TOP.NOOPSimTop.mem.clock
$	94	TOP.NOOPSimTop.mem.io_in_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.mem.io_in_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.mem.io_in_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.mem.io_in_ar_bits_size[2:0]
D9	1	TOP.NOOPSimTop.mem.io_in_ar_ready
+	67	TOP.NOOPSimTop.mem.io_in_ar_valid
$	94	TOP.NOOPSimTop.mem.io_in_aw_bits_addr[31:0]
0G	1	TOP.NOOPSimTop.mem.io_in_aw_ready
#	1	TOP.NOOPSimTop.mem.io_in_aw_valid
0H	1	TOP.NOOPSimTop.mem.io_in_b_valid
0J	224	TOP.NOOPSimTop.mem.io_in_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.mem.io_in_r_bits_last
0I	66	TOP.NOOPSimTop.mem.io_in_r_valid
(	50	TOP.NOOPSimTop.mem.io_in_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.mem.io_in_w_bits_last
&	1	TOP.NOOPSimTop.mem.io_in_w_ready
'	1	TOP.NOOPSimTop.mem.io_in_w_valid
/'	308	TOP.NOOPSimTop.mem.rIdx[35:0]
Ay	66	TOP.NOOPSimTop.mem.r_busy
/%	66	TOP.NOOPSimTop.mem.ren
C;	1	TOP.NOOPSimTop.mem.reset
Aw	257	TOP.NOOPSimTop.mem.value[7:0]
Ax	276	TOP.NOOPSimTop.mem.value_1[7:0]
Az	1	TOP.NOOPSimTop.mem.value_2[7:0]
/&	1	TOP.NOOPSimTop.mem.wIdx[28:0]
A{	1	TOP.NOOPSimTop.mem.w_busy
Scope: TOP.NOOPSimTop.mem.RAMHelper
C:	1	TOP.NOOPSimTop.mem.RAMHelper.clk
.~	308	TOP.NOOPSimTop.mem.RAMHelper.rIdx[63:0]
Au	266	TOP.NOOPSimTop.mem.RAMHelper.rdata[63:0]
/"	1	TOP.NOOPSimTop.mem.RAMHelper.wIdx[63:0]
(	50	TOP.NOOPSimTop.mem.RAMHelper.wdata[63:0]
/$	1	TOP.NOOPSimTop.mem.RAMHelper.wen
DD	1	TOP.NOOPSimTop.mem.RAMHelper.wmask[63:0]
Scope: TOP.NOOPSimTop.memdelay
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_ready
#	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_in_valid
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_ready
#	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1_io_out_valid
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_bits_size[2:0]
D9	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_ready
+	67	TOP.NOOPSimTop.memdelay.LatencyPipe_io_in_valid
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_bits_size[2:0]
D9	1	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_ready
+	67	TOP.NOOPSimTop.memdelay.LatencyPipe_io_out_valid
$	94	TOP.NOOPSimTop.memdelay.io_in_ar_bits_addr[31:0]
%	1	TOP.NOOPSimTop.memdelay.io_in_ar_bits_len[7:0]
D9	1	TOP.NOOPSimTop.memdelay.io_in_ar_ready
+	67	TOP.NOOPSimTop.memdelay.io_in_ar_valid
$	94	TOP.NOOPSimTop.memdelay.io_in_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.io_in_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.io_in_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.io_in_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay.io_in_aw_ready
#	1	TOP.NOOPSimTop.memdelay.io_in_aw_valid
0H	1	TOP.NOOPSimTop.memdelay.io_in_b_valid
0J	224	TOP.NOOPSimTop.memdelay.io_in_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.memdelay.io_in_r_bits_last
0I	66	TOP.NOOPSimTop.memdelay.io_in_r_valid
(	50	TOP.NOOPSimTop.memdelay.io_in_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.memdelay.io_in_w_bits_last
&	1	TOP.NOOPSimTop.memdelay.io_in_w_ready
'	1	TOP.NOOPSimTop.memdelay.io_in_w_valid
$	94	TOP.NOOPSimTop.memdelay.io_out_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.io_out_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.io_out_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.io_out_ar_bits_size[2:0]
+	67	TOP.NOOPSimTop.memdelay.io_out_ar_valid
$	94	TOP.NOOPSimTop.memdelay.io_out_aw_bits_addr[31:0]
0G	1	TOP.NOOPSimTop.memdelay.io_out_aw_ready
#	1	TOP.NOOPSimTop.memdelay.io_out_aw_valid
0H	1	TOP.NOOPSimTop.memdelay.io_out_b_valid
0J	224	TOP.NOOPSimTop.memdelay.io_out_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.memdelay.io_out_r_bits_last
0I	66	TOP.NOOPSimTop.memdelay.io_out_r_valid
(	50	TOP.NOOPSimTop.memdelay.io_out_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.memdelay.io_out_w_bits_last
&	1	TOP.NOOPSimTop.memdelay.io_out_w_ready
'	1	TOP.NOOPSimTop.memdelay.io_out_w_valid
Scope: TOP.NOOPSimTop.memdelay.LatencyPipe
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_bits_size[2:0]
D9	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_ready
+	67	TOP.NOOPSimTop.memdelay.LatencyPipe.io_in_valid
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_bits_size[2:0]
D9	1	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_ready
+	67	TOP.NOOPSimTop.memdelay.LatencyPipe.io_out_valid
Scope: TOP.NOOPSimTop.memdelay.LatencyPipe_1
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_ready
#	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_in_valid
$	94	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_bits_burst[1:0]
%	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_bits_len[7:0]
D7	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_bits_size[2:0]
0G	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_ready
#	1	TOP.NOOPSimTop.memdelay.LatencyPipe_1.io_out_valid
Scope: TOP.NOOPSimTop.mmio
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_bits_wmask[7:0]
/.	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_ready
//	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_req_valid
D;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_resp_bits_rdata[63:0]
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_resp_ready
A}	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_ar_bits_addr[31:0]
D9	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_ar_ready
/O	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_aw_ready
/L	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_aw_valid
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_b_ready
B2	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_b_valid
D;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_r_bits_data[63:0]
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_r_ready
B3	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_w_ready
/N	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_bits_wmask[7:0]
/1	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_ready
/2	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_req_valid
/4	29	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_resp_bits_rdata[63:0]
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_resp_ready
A~	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_ar_ready
/T	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_aw_bits_addr[31:0]
B4	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_aw_ready
/P	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_aw_valid
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_b_ready
B5	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_b_valid
/4	29	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_r_ready
B6	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_w_bits_strb[7:0]
/Q	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_w_ready
/R	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_bits_wmask[7:0]
/6	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_ready
/7	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_req_valid
B"	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_resp_bits_rdata[63:0]
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_resp_ready
B!	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_ar_bits_addr[31:0]
/X	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_ar_ready
/Y	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_aw_bits_addr[31:0]
B8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_aw_ready
/U	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_aw_valid
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_b_ready
B9	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_b_valid
B"	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_r_bits_data[63:0]
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_r_ready
B:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_w_bits_strb[7:0]
/V	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_w_ready
/W	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_bits_wmask[7:0]
/9	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_ready
/:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_req_valid
B%	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_resp_bits_rdata[63:0]
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_resp_ready
B$	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_ar_bits_addr[31:0]
/]	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_ar_ready
/^	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_aw_bits_addr[31:0]
B;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_aw_ready
/Z	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_aw_valid
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_b_ready
B<	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_b_valid
B%	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_r_bits_data[63:0]
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_r_ready
B=	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_w_bits_strb[7:0]
/[	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_w_ready
/\	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_bits_wmask[7:0]
/<	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_ready
/=	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_req_valid
B(	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_resp_bits_rdata[63:0]
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_resp_ready
B'	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_ar_bits_addr[31:0]
/b	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_ar_ready
/c	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_aw_bits_addr[31:0]
B>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_aw_ready
/_	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_aw_valid
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_b_ready
B?	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_b_valid
B(	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_r_bits_data[63:0]
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_r_ready
B@	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_w_bits_strb[7:0]
/`	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_w_ready
/a	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_bits_wmask[7:0]
/?	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_ready
/@	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_req_valid
B+	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_resp_bits_rdata[63:0]
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_resp_ready
B*	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_ar_bits_addr[31:0]
/g	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_ar_ready
/h	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_aw_bits_addr[31:0]
BA	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_aw_ready
/d	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_aw_valid
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_b_ready
BB	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_b_valid
B+	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_r_bits_data[63:0]
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_r_ready
BC	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_w_bits_strb[7:0]
/e	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_w_ready
/f	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_bits_wmask[7:0]
/B	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_ready
/C	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_req_valid
/E	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_resp_bits_rdata[63:0]
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_resp_ready
B-	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_ar_bits_addr[31:0]
/l	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_ar_ready
/m	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_aw_bits_addr[31:0]
BD	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_aw_ready
/i	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_aw_valid
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_b_ready
BE	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_b_valid
/E	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_r_bits_data[63:0]
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_r_ready
BF	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_w_bits_strb[7:0]
/j	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_w_ready
/k	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7_reset
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_bits_wmask[7:0]
/)	15	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_ready
/*	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_req_valid
/,	25	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_resp_bits_rdata[63:0]
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_resp_ready
A|	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_ar_bits_addr[31:0]
/J	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_ar_ready
/K	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_aw_bits_addr[31:0]
B.	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_aw_ready
/G	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_aw_valid
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_b_ready
B/	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_b_valid
/,	25	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_r_bits_data[63:0]
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_r_ready
B0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_w_bits_strb[7:0]
/H	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_w_ready
/I	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_reset
C:	1	TOP.NOOPSimTop.mmio.clock
C:	1	TOP.NOOPSimTop.mmio.difftestCtrl_clock
1L	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_extra_enable
/b	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_ar_ready
/c	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_aw_bits_addr[31:0]
B>	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_aw_ready
/_	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_aw_valid
/>	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_b_ready
B?	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_b_valid
B(	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_r_bits_data[63:0]
/>	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_r_ready
B@	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_w_bits_strb[7:0]
/`	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_w_ready
/a	1	TOP.NOOPSimTop.mmio.difftestCtrl_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.difftestCtrl_reset
C:	1	TOP.NOOPSimTop.mmio.dma_clock
0R	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_ar_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_ar_bits_len[7:0]
=	46	TOP.NOOPSimTop.mmio.dma_io_extra_dma_ar_ready
0Q	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_ar_valid
0L	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_aw_ready
9	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_aw_valid
0P	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_b_ready
<	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_b_valid
?	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_r_ready
>	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_r_valid
0M	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_w_bits_data[63:0]
D9	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_w_bits_last
0O	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_w_ready
;	1	TOP.NOOPSimTop.mmio.dma_io_extra_dma_w_valid
/	45	TOP.NOOPSimTop.mmio.dma_io_in_ar_bits_addr[31:0]
/l	1	TOP.NOOPSimTop.mmio.dma_io_in_ar_ready
/m	1	TOP.NOOPSimTop.mmio.dma_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.dma_io_in_aw_bits_addr[31:0]
BD	1	TOP.NOOPSimTop.mmio.dma_io_in_aw_ready
/i	1	TOP.NOOPSimTop.mmio.dma_io_in_aw_valid
/D	1	TOP.NOOPSimTop.mmio.dma_io_in_b_ready
BE	1	TOP.NOOPSimTop.mmio.dma_io_in_b_valid
/E	1	TOP.NOOPSimTop.mmio.dma_io_in_r_bits_data[63:0]
/D	1	TOP.NOOPSimTop.mmio.dma_io_in_r_ready
BF	1	TOP.NOOPSimTop.mmio.dma_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.dma_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.dma_io_in_w_bits_strb[7:0]
/j	1	TOP.NOOPSimTop.mmio.dma_io_in_w_ready
/k	1	TOP.NOOPSimTop.mmio.dma_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.dma_reset
C:	1	TOP.NOOPSimTop.mmio.flash_clock
/	45	TOP.NOOPSimTop.mmio.flash_io_in_ar_bits_addr[31:0]
/X	1	TOP.NOOPSimTop.mmio.flash_io_in_ar_ready
/Y	1	TOP.NOOPSimTop.mmio.flash_io_in_ar_valid
B8	1	TOP.NOOPSimTop.mmio.flash_io_in_aw_ready
/U	1	TOP.NOOPSimTop.mmio.flash_io_in_aw_valid
/8	1	TOP.NOOPSimTop.mmio.flash_io_in_b_ready
B9	1	TOP.NOOPSimTop.mmio.flash_io_in_b_valid
B"	1	TOP.NOOPSimTop.mmio.flash_io_in_r_bits_data[63:0]
/8	1	TOP.NOOPSimTop.mmio.flash_io_in_r_ready
B:	1	TOP.NOOPSimTop.mmio.flash_io_in_r_valid
/V	1	TOP.NOOPSimTop.mmio.flash_io_in_w_ready
/W	1	TOP.NOOPSimTop.mmio.flash_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.flash_reset
1L	1	TOP.NOOPSimTop.mmio.io_difftestCtrl_enable
0R	1	TOP.NOOPSimTop.mmio.io_dma_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.mmio.io_dma_ar_ready
0Q	1	TOP.NOOPSimTop.mmio.io_dma_ar_valid
0L	1	TOP.NOOPSimTop.mmio.io_dma_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio.io_dma_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.mmio.io_dma_aw_ready
9	1	TOP.NOOPSimTop.mmio.io_dma_aw_valid
0P	1	TOP.NOOPSimTop.mmio.io_dma_b_ready
<	1	TOP.NOOPSimTop.mmio.io_dma_b_valid
?	1	TOP.NOOPSimTop.mmio.io_dma_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.mmio.io_dma_r_ready
>	1	TOP.NOOPSimTop.mmio.io_dma_r_valid
0M	1	TOP.NOOPSimTop.mmio.io_dma_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.mmio.io_dma_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.mmio.io_dma_w_ready
;	1	TOP.NOOPSimTop.mmio.io_dma_w_valid
0T	1	TOP.NOOPSimTop.mmio.io_meip
/	45	TOP.NOOPSimTop.mmio.io_rw_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.io_rw_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.io_rw_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.io_rw_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.mmio.io_rw_req_ready
.	5	TOP.NOOPSimTop.mmio.io_rw_req_valid
6	26	TOP.NOOPSimTop.mmio.io_rw_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.mmio.io_rw_resp_ready
5	5	TOP.NOOPSimTop.mmio.io_rw_resp_valid
C:	1	TOP.NOOPSimTop.mmio.meipGen_clock
0T	1	TOP.NOOPSimTop.mmio.meipGen_io_extra_meip
/g	1	TOP.NOOPSimTop.mmio.meipGen_io_in_ar_ready
/h	1	TOP.NOOPSimTop.mmio.meipGen_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.meipGen_io_in_aw_bits_addr[31:0]
BA	1	TOP.NOOPSimTop.mmio.meipGen_io_in_aw_ready
/d	1	TOP.NOOPSimTop.mmio.meipGen_io_in_aw_valid
/A	1	TOP.NOOPSimTop.mmio.meipGen_io_in_b_ready
BB	1	TOP.NOOPSimTop.mmio.meipGen_io_in_b_valid
B+	1	TOP.NOOPSimTop.mmio.meipGen_io_in_r_bits_data[63:0]
/A	1	TOP.NOOPSimTop.mmio.meipGen_io_in_r_ready
BC	1	TOP.NOOPSimTop.mmio.meipGen_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.meipGen_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.meipGen_io_in_w_bits_strb[7:0]
/e	1	TOP.NOOPSimTop.mmio.meipGen_io_in_w_ready
/f	1	TOP.NOOPSimTop.mmio.meipGen_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.meipGen_reset
C;	1	TOP.NOOPSimTop.mmio.reset
C:	1	TOP.NOOPSimTop.mmio.sd_clock
/	45	TOP.NOOPSimTop.mmio.sd_io_in_ar_bits_addr[31:0]
/]	1	TOP.NOOPSimTop.mmio.sd_io_in_ar_ready
/^	1	TOP.NOOPSimTop.mmio.sd_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.sd_io_in_aw_bits_addr[31:0]
B;	1	TOP.NOOPSimTop.mmio.sd_io_in_aw_ready
/Z	1	TOP.NOOPSimTop.mmio.sd_io_in_aw_valid
/;	1	TOP.NOOPSimTop.mmio.sd_io_in_b_ready
B<	1	TOP.NOOPSimTop.mmio.sd_io_in_b_valid
B%	1	TOP.NOOPSimTop.mmio.sd_io_in_r_bits_data[63:0]
/;	1	TOP.NOOPSimTop.mmio.sd_io_in_r_ready
B=	1	TOP.NOOPSimTop.mmio.sd_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.sd_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.sd_io_in_w_bits_strb[7:0]
/[	1	TOP.NOOPSimTop.mmio.sd_io_in_w_ready
/\	1	TOP.NOOPSimTop.mmio.sd_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.sd_reset
C:	1	TOP.NOOPSimTop.mmio.uart_clock
/	45	TOP.NOOPSimTop.mmio.uart_io_in_ar_bits_addr[31:0]
/J	1	TOP.NOOPSimTop.mmio.uart_io_in_ar_ready
/K	1	TOP.NOOPSimTop.mmio.uart_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.uart_io_in_aw_bits_addr[31:0]
B.	3	TOP.NOOPSimTop.mmio.uart_io_in_aw_ready
/G	3	TOP.NOOPSimTop.mmio.uart_io_in_aw_valid
/+	2	TOP.NOOPSimTop.mmio.uart_io_in_b_ready
B/	3	TOP.NOOPSimTop.mmio.uart_io_in_b_valid
/,	25	TOP.NOOPSimTop.mmio.uart_io_in_r_bits_data[63:0]
/+	2	TOP.NOOPSimTop.mmio.uart_io_in_r_ready
B0	1	TOP.NOOPSimTop.mmio.uart_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.uart_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.uart_io_in_w_bits_strb[7:0]
/H	3	TOP.NOOPSimTop.mmio.uart_io_in_w_ready
/I	3	TOP.NOOPSimTop.mmio.uart_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.uart_reset
C:	1	TOP.NOOPSimTop.mmio.vga_clock
/	45	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_ar_ready
/T	3	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_ar_valid
B4	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_aw_ready
/P	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_aw_valid
/3	2	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_b_ready
B5	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_b_valid
/4	29	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_r_ready
B6	3	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_r_valid
/Q	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_w_ready
/R	1	TOP.NOOPSimTop.mmio.vga_io_in_ctrl_w_valid
D9	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_ar_ready
/O	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_ar_valid
/	45	TOP.NOOPSimTop.mmio.vga_io_in_fb_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_aw_ready
/L	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_aw_valid
/0	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_b_ready
B2	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_b_valid
/0	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_r_ready
B3	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_r_valid
2	9	TOP.NOOPSimTop.mmio.vga_io_in_fb_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.vga_io_in_fb_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_w_ready
/N	1	TOP.NOOPSimTop.mmio.vga_io_in_fb_w_valid
B7	1	TOP.NOOPSimTop.mmio.vga_io_vga_valid
C;	1	TOP.NOOPSimTop.mmio.vga_reset
C:	1	TOP.NOOPSimTop.mmio.xbar_clock
/	45	TOP.NOOPSimTop.mmio.xbar_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_in_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.mmio.xbar_io_in_req_ready
.	5	TOP.NOOPSimTop.mmio.xbar_io_in_req_valid
6	26	TOP.NOOPSimTop.mmio.xbar_io_in_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.mmio.xbar_io_in_resp_ready
5	5	TOP.NOOPSimTop.mmio.xbar_io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_bits_wmask[7:0]
/)	15	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_ready
/*	3	TOP.NOOPSimTop.mmio.xbar_io_out_0_req_valid
/,	25	TOP.NOOPSimTop.mmio.xbar_io_out_0_resp_bits_rdata[63:0]
/+	2	TOP.NOOPSimTop.mmio.xbar_io_out_0_resp_ready
A|	3	TOP.NOOPSimTop.mmio.xbar_io_out_0_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_bits_wmask[7:0]
/.	13	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_ready
//	1	TOP.NOOPSimTop.mmio.xbar_io_out_1_req_valid
D;	1	TOP.NOOPSimTop.mmio.xbar_io_out_1_resp_bits_rdata[63:0]
/0	1	TOP.NOOPSimTop.mmio.xbar_io_out_1_resp_ready
A}	1	TOP.NOOPSimTop.mmio.xbar_io_out_1_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_bits_wmask[7:0]
/1	13	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_ready
/2	3	TOP.NOOPSimTop.mmio.xbar_io_out_2_req_valid
/4	29	TOP.NOOPSimTop.mmio.xbar_io_out_2_resp_bits_rdata[63:0]
/3	2	TOP.NOOPSimTop.mmio.xbar_io_out_2_resp_ready
A~	3	TOP.NOOPSimTop.mmio.xbar_io_out_2_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_bits_wmask[7:0]
/6	13	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_ready
/7	1	TOP.NOOPSimTop.mmio.xbar_io_out_3_req_valid
B"	1	TOP.NOOPSimTop.mmio.xbar_io_out_3_resp_bits_rdata[63:0]
/8	1	TOP.NOOPSimTop.mmio.xbar_io_out_3_resp_ready
B!	1	TOP.NOOPSimTop.mmio.xbar_io_out_3_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_bits_wmask[7:0]
/9	13	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_ready
/:	1	TOP.NOOPSimTop.mmio.xbar_io_out_4_req_valid
B%	1	TOP.NOOPSimTop.mmio.xbar_io_out_4_resp_bits_rdata[63:0]
/;	1	TOP.NOOPSimTop.mmio.xbar_io_out_4_resp_ready
B$	1	TOP.NOOPSimTop.mmio.xbar_io_out_4_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_bits_wmask[7:0]
/<	13	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_ready
/=	1	TOP.NOOPSimTop.mmio.xbar_io_out_5_req_valid
B(	1	TOP.NOOPSimTop.mmio.xbar_io_out_5_resp_bits_rdata[63:0]
/>	1	TOP.NOOPSimTop.mmio.xbar_io_out_5_resp_ready
B'	1	TOP.NOOPSimTop.mmio.xbar_io_out_5_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_bits_wmask[7:0]
/?	13	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_ready
/@	1	TOP.NOOPSimTop.mmio.xbar_io_out_6_req_valid
B+	1	TOP.NOOPSimTop.mmio.xbar_io_out_6_resp_bits_rdata[63:0]
/A	1	TOP.NOOPSimTop.mmio.xbar_io_out_6_resp_ready
B*	1	TOP.NOOPSimTop.mmio.xbar_io_out_6_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_bits_wmask[7:0]
/B	13	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_ready
/C	1	TOP.NOOPSimTop.mmio.xbar_io_out_7_req_valid
/E	1	TOP.NOOPSimTop.mmio.xbar_io_out_7_resp_bits_rdata[63:0]
/D	1	TOP.NOOPSimTop.mmio.xbar_io_out_7_resp_ready
B-	1	TOP.NOOPSimTop.mmio.xbar_io_out_7_resp_valid
C;	1	TOP.NOOPSimTop.mmio.xbar_reset
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter
C"	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_bits_wmask[7:0]
/)	15	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_ready
/*	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_req_valid
/,	25	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_resp_bits_rdata[63:0]
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_resp_ready
A|	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_ar_bits_addr[31:0]
/J	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_ar_ready
/K	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_aw_bits_addr[31:0]
B.	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_aw_ready
/G	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_aw_valid
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_b_ready
B/	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_b_valid
/,	25	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_r_bits_data[63:0]
/+	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_r_ready
B0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_w_bits_strb[7:0]
/H	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_w_ready
/I	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.reset
01	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.toAXI4Lite
C#	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.wAck
02	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.wSend
C$	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1
C%	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_bits_wmask[7:0]
/.	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_ready
//	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_req_valid
D;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_resp_bits_rdata[63:0]
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_resp_ready
A}	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_ar_bits_addr[31:0]
D9	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_ar_ready
/O	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_aw_ready
/L	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_aw_valid
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_b_ready
B2	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_b_valid
D;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_r_bits_data[63:0]
/0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_r_ready
B3	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_w_ready
/N	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.reset
03	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.toAXI4Lite
C&	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.wAck
04	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.wSend
C'	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_1.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2
C(	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_bits_wmask[7:0]
/1	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_ready
/2	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_req_valid
/4	29	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_resp_bits_rdata[63:0]
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_resp_ready
A~	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_ar_ready
/T	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_aw_bits_addr[31:0]
B4	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_aw_ready
/P	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_aw_valid
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_b_ready
B5	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_b_valid
/4	29	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_r_ready
B6	3	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_w_bits_strb[7:0]
/Q	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_w_ready
/R	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.reset
05	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.toAXI4Lite
C)	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.wAck
06	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.wSend
C*	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_2.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3
C+	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_bits_wmask[7:0]
/6	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_ready
/7	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_req_valid
B"	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_resp_bits_rdata[63:0]
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_resp_ready
B!	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_ar_bits_addr[31:0]
/X	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_ar_ready
/Y	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_aw_bits_addr[31:0]
B8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_aw_ready
/U	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_aw_valid
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_b_ready
B9	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_b_valid
B"	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_r_bits_data[63:0]
/8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_r_ready
B:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_w_bits_strb[7:0]
/V	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_w_ready
/W	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.reset
07	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.toAXI4Lite
C,	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.wAck
08	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.wSend
C-	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_3.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4
C.	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_bits_wmask[7:0]
/9	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_ready
/:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_req_valid
B%	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_resp_bits_rdata[63:0]
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_resp_ready
B$	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_ar_bits_addr[31:0]
/]	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_ar_ready
/^	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_aw_bits_addr[31:0]
B;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_aw_ready
/Z	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_aw_valid
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_b_ready
B<	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_b_valid
B%	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_r_bits_data[63:0]
/;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_r_ready
B=	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_w_bits_strb[7:0]
/[	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_w_ready
/\	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.reset
09	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.toAXI4Lite
C/	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.wAck
0:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.wSend
C0	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_4.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5
C1	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_bits_wmask[7:0]
/<	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_ready
/=	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_req_valid
B(	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_resp_bits_rdata[63:0]
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_resp_ready
B'	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_ar_bits_addr[31:0]
/b	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_ar_ready
/c	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_aw_bits_addr[31:0]
B>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_aw_ready
/_	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_aw_valid
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_b_ready
B?	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_b_valid
B(	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_r_bits_data[63:0]
/>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_r_ready
B@	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_w_bits_strb[7:0]
/`	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_w_ready
/a	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.reset
0;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.toAXI4Lite
C2	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.wAck
0<	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.wSend
C3	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_5.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6
C4	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_bits_wmask[7:0]
/?	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_ready
/@	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_req_valid
B+	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_resp_bits_rdata[63:0]
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_resp_ready
B*	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_ar_bits_addr[31:0]
/g	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_ar_ready
/h	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_aw_bits_addr[31:0]
BA	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_aw_ready
/d	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_aw_valid
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_b_ready
BB	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_b_valid
B+	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_r_bits_data[63:0]
/A	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_r_ready
BC	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_w_bits_strb[7:0]
/e	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_w_ready
/f	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.reset
0=	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.toAXI4Lite
C5	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.wAck
0>	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.wSend
C6	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_6.wen
Scope: TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7
C7	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.awAck
C:	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.clock
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_bits_wmask[7:0]
/B	13	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_ready
/C	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_req_valid
/E	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_resp_bits_rdata[63:0]
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_resp_ready
B-	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_ar_bits_addr[31:0]
/l	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_ar_ready
/m	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_ar_valid
/	45	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_aw_bits_addr[31:0]
BD	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_aw_ready
/i	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_aw_valid
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_b_ready
BE	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_b_valid
/E	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_r_bits_data[63:0]
/D	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_r_ready
BF	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_r_valid
2	9	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_w_bits_strb[7:0]
/j	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_w_ready
/k	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.io_out_w_valid
C;	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.reset
0?	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.toAXI4Lite
C8	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.wAck
0@	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.wSend
C9	1	TOP.NOOPSimTop.mmio.SimpleBus2AXI4Converter_7.wen
Scope: TOP.NOOPSimTop.mmio.difftestCtrl
C:	1	TOP.NOOPSimTop.mmio.difftestCtrl.clock
1L	1	TOP.NOOPSimTop.mmio.difftestCtrl.enable
0,	21	TOP.NOOPSimTop.mmio.difftestCtrl.fullMask[63:0]
1L	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_extra_enable
/b	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_ar_ready
/c	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_aw_bits_addr[31:0]
B>	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_aw_ready
/_	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_aw_valid
/>	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_b_ready
B?	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_b_valid
B(	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_r_bits_data[63:0]
/>	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_r_ready
B@	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_w_bits_strb[7:0]
/`	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_w_ready
/a	1	TOP.NOOPSimTop.mmio.difftestCtrl.io_in_w_valid
Br	1	TOP.NOOPSimTop.mmio.difftestCtrl.r_busy
Bs	1	TOP.NOOPSimTop.mmio.difftestCtrl.ren
C;	1	TOP.NOOPSimTop.mmio.difftestCtrl.reset
Bt	1	TOP.NOOPSimTop.mmio.difftestCtrl.w_busy
Scope: TOP.NOOPSimTop.mmio.dma
B~	1	TOP.NOOPSimTop.mmio.dma.awAck
C:	1	TOP.NOOPSimTop.mmio.dma.clock
B|	1	TOP.NOOPSimTop.mmio.dma.data[31:0]
0L	1	TOP.NOOPSimTop.mmio.dma.dest[31:0]
0R	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_ar_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_ar_bits_len[7:0]
=	46	TOP.NOOPSimTop.mmio.dma.io_extra_dma_ar_ready
0Q	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_ar_valid
0L	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_aw_ready
9	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_aw_valid
0P	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_b_ready
<	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_b_valid
?	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_r_ready
>	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_r_valid
0M	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_w_bits_data[63:0]
D9	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_w_bits_last
0O	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_w_ready
;	1	TOP.NOOPSimTop.mmio.dma.io_extra_dma_w_valid
/	45	TOP.NOOPSimTop.mmio.dma.io_in_ar_bits_addr[31:0]
/l	1	TOP.NOOPSimTop.mmio.dma.io_in_ar_ready
/m	1	TOP.NOOPSimTop.mmio.dma.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.dma.io_in_aw_bits_addr[31:0]
BD	1	TOP.NOOPSimTop.mmio.dma.io_in_aw_ready
/i	1	TOP.NOOPSimTop.mmio.dma.io_in_aw_valid
/D	1	TOP.NOOPSimTop.mmio.dma.io_in_b_ready
BE	1	TOP.NOOPSimTop.mmio.dma.io_in_b_valid
/E	1	TOP.NOOPSimTop.mmio.dma.io_in_r_bits_data[63:0]
/D	1	TOP.NOOPSimTop.mmio.dma.io_in_r_ready
BF	1	TOP.NOOPSimTop.mmio.dma.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.dma.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.dma.io_in_w_bits_strb[7:0]
/j	1	TOP.NOOPSimTop.mmio.dma.io_in_w_ready
/k	1	TOP.NOOPSimTop.mmio.dma.io_in_w_valid
B{	1	TOP.NOOPSimTop.mmio.dma.len[31:0]
Bx	1	TOP.NOOPSimTop.mmio.dma.r_busy
By	1	TOP.NOOPSimTop.mmio.dma.ren
C;	1	TOP.NOOPSimTop.mmio.dma.reset
0R	1	TOP.NOOPSimTop.mmio.dma.src[31:0]
B}	1	TOP.NOOPSimTop.mmio.dma.state[2:0]
C!	1	TOP.NOOPSimTop.mmio.dma.wAck
00	1	TOP.NOOPSimTop.mmio.dma.wSend
Bz	1	TOP.NOOPSimTop.mmio.dma.w_busy
Scope: TOP.NOOPSimTop.mmio.flash
C:	1	TOP.NOOPSimTop.mmio.flash.clock
/	45	TOP.NOOPSimTop.mmio.flash.io_in_ar_bits_addr[31:0]
/X	1	TOP.NOOPSimTop.mmio.flash.io_in_ar_ready
/Y	1	TOP.NOOPSimTop.mmio.flash.io_in_ar_valid
B8	1	TOP.NOOPSimTop.mmio.flash.io_in_aw_ready
/U	1	TOP.NOOPSimTop.mmio.flash.io_in_aw_valid
/8	1	TOP.NOOPSimTop.mmio.flash.io_in_b_ready
B9	1	TOP.NOOPSimTop.mmio.flash.io_in_b_valid
B"	1	TOP.NOOPSimTop.mmio.flash.io_in_r_bits_data[63:0]
/8	1	TOP.NOOPSimTop.mmio.flash.io_in_r_ready
B:	1	TOP.NOOPSimTop.mmio.flash.io_in_r_valid
/V	1	TOP.NOOPSimTop.mmio.flash.io_in_w_ready
/W	1	TOP.NOOPSimTop.mmio.flash.io_in_w_valid
Bc	1	TOP.NOOPSimTop.mmio.flash.r_busy
0$	3	TOP.NOOPSimTop.mmio.flash.rdata[63:0]
Bd	1	TOP.NOOPSimTop.mmio.flash.ren
C;	1	TOP.NOOPSimTop.mmio.flash.reset
Be	1	TOP.NOOPSimTop.mmio.flash.w_busy
Scope: TOP.NOOPSimTop.mmio.meipGen
C:	1	TOP.NOOPSimTop.mmio.meipGen.clock
0.	21	TOP.NOOPSimTop.mmio.meipGen.fullMask[63:0]
0T	1	TOP.NOOPSimTop.mmio.meipGen.io_extra_meip
/g	1	TOP.NOOPSimTop.mmio.meipGen.io_in_ar_ready
/h	1	TOP.NOOPSimTop.mmio.meipGen.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.meipGen.io_in_aw_bits_addr[31:0]
BA	1	TOP.NOOPSimTop.mmio.meipGen.io_in_aw_ready
/d	1	TOP.NOOPSimTop.mmio.meipGen.io_in_aw_valid
/A	1	TOP.NOOPSimTop.mmio.meipGen.io_in_b_ready
BB	1	TOP.NOOPSimTop.mmio.meipGen.io_in_b_valid
B+	1	TOP.NOOPSimTop.mmio.meipGen.io_in_r_bits_data[63:0]
/A	1	TOP.NOOPSimTop.mmio.meipGen.io_in_r_ready
BC	1	TOP.NOOPSimTop.mmio.meipGen.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.meipGen.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.meipGen.io_in_w_bits_strb[7:0]
/e	1	TOP.NOOPSimTop.mmio.meipGen.io_in_w_ready
/f	1	TOP.NOOPSimTop.mmio.meipGen.io_in_w_valid
0T	1	TOP.NOOPSimTop.mmio.meipGen.meip
Bu	1	TOP.NOOPSimTop.mmio.meipGen.r_busy
Bv	1	TOP.NOOPSimTop.mmio.meipGen.ren
C;	1	TOP.NOOPSimTop.mmio.meipGen.reset
Bw	1	TOP.NOOPSimTop.mmio.meipGen.w_busy
Scope: TOP.NOOPSimTop.mmio.sd
C:	1	TOP.NOOPSimTop.mmio.sd.clock
/	45	TOP.NOOPSimTop.mmio.sd.io_in_ar_bits_addr[31:0]
/]	1	TOP.NOOPSimTop.mmio.sd.io_in_ar_ready
/^	1	TOP.NOOPSimTop.mmio.sd.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.sd.io_in_aw_bits_addr[31:0]
B;	1	TOP.NOOPSimTop.mmio.sd.io_in_aw_ready
/Z	1	TOP.NOOPSimTop.mmio.sd.io_in_aw_valid
/;	1	TOP.NOOPSimTop.mmio.sd.io_in_b_ready
B<	1	TOP.NOOPSimTop.mmio.sd.io_in_b_valid
B%	1	TOP.NOOPSimTop.mmio.sd.io_in_r_bits_data[63:0]
/;	1	TOP.NOOPSimTop.mmio.sd.io_in_r_ready
B=	1	TOP.NOOPSimTop.mmio.sd.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.sd.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.sd.io_in_w_bits_strb[7:0]
/[	1	TOP.NOOPSimTop.mmio.sd.io_in_w_ready
/\	1	TOP.NOOPSimTop.mmio.sd.io_in_w_valid
Bg	1	TOP.NOOPSimTop.mmio.sd.r_busy
0*	1	TOP.NOOPSimTop.mmio.sd.rdata[63:0]
Bj	1	TOP.NOOPSimTop.mmio.sd.regs_0[31:0]
Bf	1	TOP.NOOPSimTop.mmio.sd.regs_1[31:0]
Bp	1	TOP.NOOPSimTop.mmio.sd.regs_15[31:0]
Bq	1	TOP.NOOPSimTop.mmio.sd.regs_20[31:0]
Bk	1	TOP.NOOPSimTop.mmio.sd.regs_4[31:0]
Bl	1	TOP.NOOPSimTop.mmio.sd.regs_5[31:0]
Bm	1	TOP.NOOPSimTop.mmio.sd.regs_6[31:0]
Bn	1	TOP.NOOPSimTop.mmio.sd.regs_7[31:0]
Bo	1	TOP.NOOPSimTop.mmio.sd.regs_8[31:0]
Bh	1	TOP.NOOPSimTop.mmio.sd.ren
C;	1	TOP.NOOPSimTop.mmio.sd.reset
Bf	1	TOP.NOOPSimTop.mmio.sd.sdHelper_addr[31:0]
C:	1	TOP.NOOPSimTop.mmio.sd.sdHelper_clk
0'	1	TOP.NOOPSimTop.mmio.sd.sdHelper_data[31:0]
0&	1	TOP.NOOPSimTop.mmio.sd.sdHelper_ren
0(	1	TOP.NOOPSimTop.mmio.sd.sdHelper_setAddr
0)	20	TOP.NOOPSimTop.mmio.sd.strb[3:0]
Bi	1	TOP.NOOPSimTop.mmio.sd.w_busy
Scope: TOP.NOOPSimTop.mmio.sd.sdHelper
Bf	1	TOP.NOOPSimTop.mmio.sd.sdHelper.addr[31:0]
C:	1	TOP.NOOPSimTop.mmio.sd.sdHelper.clk
0'	1	TOP.NOOPSimTop.mmio.sd.sdHelper.data[31:0]
0&	1	TOP.NOOPSimTop.mmio.sd.sdHelper.ren
0(	1	TOP.NOOPSimTop.mmio.sd.sdHelper.setAddr
Scope: TOP.NOOPSimTop.mmio.uart
C:	1	TOP.NOOPSimTop.mmio.uart.clock
BO	2	TOP.NOOPSimTop.mmio.uart.ctrl[31:0]
BI	1	TOP.NOOPSimTop.mmio.uart.getcHelper_ch[7:0]
C:	1	TOP.NOOPSimTop.mmio.uart.getcHelper_clk
/x	1	TOP.NOOPSimTop.mmio.uart.getcHelper_getc
/	45	TOP.NOOPSimTop.mmio.uart.io_in_ar_bits_addr[31:0]
/J	1	TOP.NOOPSimTop.mmio.uart.io_in_ar_ready
/K	1	TOP.NOOPSimTop.mmio.uart.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.uart.io_in_aw_bits_addr[31:0]
B.	3	TOP.NOOPSimTop.mmio.uart.io_in_aw_ready
/G	3	TOP.NOOPSimTop.mmio.uart.io_in_aw_valid
/+	2	TOP.NOOPSimTop.mmio.uart.io_in_b_ready
B/	3	TOP.NOOPSimTop.mmio.uart.io_in_b_valid
/,	25	TOP.NOOPSimTop.mmio.uart.io_in_r_bits_data[63:0]
/+	2	TOP.NOOPSimTop.mmio.uart.io_in_r_ready
B0	1	TOP.NOOPSimTop.mmio.uart.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.uart.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.uart.io_in_w_bits_strb[7:0]
/H	3	TOP.NOOPSimTop.mmio.uart.io_in_w_ready
/I	3	TOP.NOOPSimTop.mmio.uart.io_in_w_valid
BJ	1	TOP.NOOPSimTop.mmio.uart.r_busy
BK	1	TOP.NOOPSimTop.mmio.uart.ren
C;	1	TOP.NOOPSimTop.mmio.uart.reset
BN	1	TOP.NOOPSimTop.mmio.uart.stat[31:0]
BM	1	TOP.NOOPSimTop.mmio.uart.txfifo[31:0]
BL	3	TOP.NOOPSimTop.mmio.uart.w_busy
Scope: TOP.NOOPSimTop.mmio.uart.getcHelper
BI	1	TOP.NOOPSimTop.mmio.uart.getcHelper.ch[7:0]
C:	1	TOP.NOOPSimTop.mmio.uart.getcHelper.clk
/x	1	TOP.NOOPSimTop.mmio.uart.getcHelper.getc
Scope: TOP.NOOPSimTop.mmio.vga
C:	1	TOP.NOOPSimTop.mmio.vga.FBHelper_clk
/|	1	TOP.NOOPSimTop.mmio.vga.FBHelper_pixel[31:0]
/y	1	TOP.NOOPSimTop.mmio.vga.FBHelper_sync
B7	1	TOP.NOOPSimTop.mmio.vga.FBHelper_valid
C:	1	TOP.NOOPSimTop.mmio.vga.clock
C:	1	TOP.NOOPSimTop.mmio.vga.ctrl_clock
/y	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_extra_sync
/	45	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_ar_ready
/T	3	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_ar_valid
B4	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_aw_ready
/P	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_aw_valid
/3	2	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_b_ready
B5	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_b_valid
/4	29	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_r_ready
B6	3	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_r_valid
/Q	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_w_ready
/R	1	TOP.NOOPSimTop.mmio.vga.ctrl_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.vga.ctrl_reset
C:	1	TOP.NOOPSimTop.mmio.vga.fb_clock
/{	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_ar_bits_addr[31:0]
D9	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_ar_ready
/z	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.vga.fb_io_in_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_aw_ready
/L	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_aw_valid
/0	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_b_ready
B2	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_b_valid
BQ	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_r_bits_data[63:0]
D9	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_r_ready
BP	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.vga.fb_io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.vga.fb_io_in_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_w_ready
/N	1	TOP.NOOPSimTop.mmio.vga.fb_io_in_w_valid
C;	1	TOP.NOOPSimTop.mmio.vga.fb_reset
BY	616	TOP.NOOPSimTop.mmio.vga.hCounterIs2
BX	1230	TOP.NOOPSimTop.mmio.vga.hCounterIsOdd
BT	3	TOP.NOOPSimTop.mmio.vga.hFinish
BV	4	TOP.NOOPSimTop.mmio.vga.hInRange
/	45	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_ar_ready
/T	3	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_ar_valid
B4	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_aw_ready
/P	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_aw_valid
/3	2	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_b_ready
B5	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_b_valid
/4	29	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_r_ready
B6	3	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_r_valid
/Q	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_w_ready
/R	1	TOP.NOOPSimTop.mmio.vga.io_in_ctrl_w_valid
D9	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_ar_ready
/O	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_ar_valid
/	45	TOP.NOOPSimTop.mmio.vga.io_in_fb_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_aw_ready
/L	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_aw_valid
/0	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_b_ready
B2	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_b_valid
/0	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_r_ready
B3	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_r_valid
2	9	TOP.NOOPSimTop.mmio.vga.io_in_fb_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.vga.io_in_fb_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_w_ready
/N	1	TOP.NOOPSimTop.mmio.vga.io_in_fb_w_valid
B7	1	TOP.NOOPSimTop.mmio.vga.io_vga_valid
/}	1	TOP.NOOPSimTop.mmio.vga.nextPixel
C;	1	TOP.NOOPSimTop.mmio.vga.reset
BZ	2	TOP.NOOPSimTop.mmio.vga.vCounterIsOdd
BW	1	TOP.NOOPSimTop.mmio.vga.vInRange
BS	1230	TOP.NOOPSimTop.mmio.vga.value[10:0]
BU	2	TOP.NOOPSimTop.mmio.vga.value_1[9:0]
B[	1	TOP.NOOPSimTop.mmio.vga.value_2[16:0]
B\	1	TOP.NOOPSimTop.mmio.vga.value_3[16:0]
Scope: TOP.NOOPSimTop.mmio.vga.FBHelper
C:	1	TOP.NOOPSimTop.mmio.vga.FBHelper.clk
/|	1	TOP.NOOPSimTop.mmio.vga.FBHelper.pixel[31:0]
/y	1	TOP.NOOPSimTop.mmio.vga.FBHelper.sync
B7	1	TOP.NOOPSimTop.mmio.vga.FBHelper.valid
Scope: TOP.NOOPSimTop.mmio.vga.ctrl
C:	1	TOP.NOOPSimTop.mmio.vga.ctrl.clock
/y	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_extra_sync
/	45	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_ar_bits_addr[31:0]
/S	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_ar_ready
/T	3	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_ar_valid
B4	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_aw_ready
/P	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_aw_valid
/3	2	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_b_ready
B5	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_b_valid
/4	29	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_r_bits_data[63:0]
/3	2	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_r_ready
B6	3	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_r_valid
/Q	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_w_ready
/R	1	TOP.NOOPSimTop.mmio.vga.ctrl.io_in_w_valid
B]	3	TOP.NOOPSimTop.mmio.vga.ctrl.r_busy
B^	3	TOP.NOOPSimTop.mmio.vga.ctrl.ren
C;	1	TOP.NOOPSimTop.mmio.vga.ctrl.reset
B_	1	TOP.NOOPSimTop.mmio.vga.ctrl.w_busy
Scope: TOP.NOOPSimTop.mmio.vga.fb
C:	1	TOP.NOOPSimTop.mmio.vga.fb.clock
/{	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_ar_bits_addr[31:0]
D9	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_ar_ready
/z	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_ar_valid
/	45	TOP.NOOPSimTop.mmio.vga.fb.io_in_aw_bits_addr[31:0]
B1	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_aw_ready
/L	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_aw_valid
/0	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_b_ready
B2	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_b_valid
BQ	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_r_bits_data[63:0]
D9	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_r_ready
BP	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_r_valid
2	9	TOP.NOOPSimTop.mmio.vga.fb.io_in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.mmio.vga.fb.io_in_w_bits_strb[7:0]
/M	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_w_ready
/N	1	TOP.NOOPSimTop.mmio.vga.fb.io_in_w_valid
0!	1	TOP.NOOPSimTop.mmio.vga.fb.rIdx[28:0]
B`	1	TOP.NOOPSimTop.mmio.vga.fb.r_busy
0"	1	TOP.NOOPSimTop.mmio.vga.fb.rdata[63:0]
Ba	1	TOP.NOOPSimTop.mmio.vga.fb.ren
C;	1	TOP.NOOPSimTop.mmio.vga.fb.reset
/~	44	TOP.NOOPSimTop.mmio.vga.fb.wIdx[28:0]
Bb	1	TOP.NOOPSimTop.mmio.vga.fb.w_busy
Scope: TOP.NOOPSimTop.mmio.xbar
C:	1	TOP.NOOPSimTop.mmio.xbar.clock
/	45	TOP.NOOPSimTop.mmio.xbar.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_in_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.mmio.xbar.io_in_req_ready
.	5	TOP.NOOPSimTop.mmio.xbar.io_in_req_valid
6	26	TOP.NOOPSimTop.mmio.xbar.io_in_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.mmio.xbar.io_in_resp_ready
5	5	TOP.NOOPSimTop.mmio.xbar.io_in_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_bits_wmask[7:0]
/)	15	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_ready
/*	3	TOP.NOOPSimTop.mmio.xbar.io_out_0_req_valid
/,	25	TOP.NOOPSimTop.mmio.xbar.io_out_0_resp_bits_rdata[63:0]
/+	2	TOP.NOOPSimTop.mmio.xbar.io_out_0_resp_ready
A|	3	TOP.NOOPSimTop.mmio.xbar.io_out_0_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_bits_wmask[7:0]
/.	13	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_ready
//	1	TOP.NOOPSimTop.mmio.xbar.io_out_1_req_valid
D;	1	TOP.NOOPSimTop.mmio.xbar.io_out_1_resp_bits_rdata[63:0]
/0	1	TOP.NOOPSimTop.mmio.xbar.io_out_1_resp_ready
A}	1	TOP.NOOPSimTop.mmio.xbar.io_out_1_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_bits_wmask[7:0]
/1	13	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_ready
/2	3	TOP.NOOPSimTop.mmio.xbar.io_out_2_req_valid
/4	29	TOP.NOOPSimTop.mmio.xbar.io_out_2_resp_bits_rdata[63:0]
/3	2	TOP.NOOPSimTop.mmio.xbar.io_out_2_resp_ready
A~	3	TOP.NOOPSimTop.mmio.xbar.io_out_2_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_bits_wmask[7:0]
/6	13	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_ready
/7	1	TOP.NOOPSimTop.mmio.xbar.io_out_3_req_valid
B"	1	TOP.NOOPSimTop.mmio.xbar.io_out_3_resp_bits_rdata[63:0]
/8	1	TOP.NOOPSimTop.mmio.xbar.io_out_3_resp_ready
B!	1	TOP.NOOPSimTop.mmio.xbar.io_out_3_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_bits_wmask[7:0]
/9	13	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_ready
/:	1	TOP.NOOPSimTop.mmio.xbar.io_out_4_req_valid
B%	1	TOP.NOOPSimTop.mmio.xbar.io_out_4_resp_bits_rdata[63:0]
/;	1	TOP.NOOPSimTop.mmio.xbar.io_out_4_resp_ready
B$	1	TOP.NOOPSimTop.mmio.xbar.io_out_4_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_bits_wmask[7:0]
/<	13	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_ready
/=	1	TOP.NOOPSimTop.mmio.xbar.io_out_5_req_valid
B(	1	TOP.NOOPSimTop.mmio.xbar.io_out_5_resp_bits_rdata[63:0]
/>	1	TOP.NOOPSimTop.mmio.xbar.io_out_5_resp_ready
B'	1	TOP.NOOPSimTop.mmio.xbar.io_out_5_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_bits_wmask[7:0]
/?	13	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_ready
/@	1	TOP.NOOPSimTop.mmio.xbar.io_out_6_req_valid
B+	1	TOP.NOOPSimTop.mmio.xbar.io_out_6_resp_bits_rdata[63:0]
/A	1	TOP.NOOPSimTop.mmio.xbar.io_out_6_resp_ready
B*	1	TOP.NOOPSimTop.mmio.xbar.io_out_6_resp_valid
/	45	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_bits_wmask[7:0]
/B	13	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_ready
/C	1	TOP.NOOPSimTop.mmio.xbar.io_out_7_req_valid
/E	1	TOP.NOOPSimTop.mmio.xbar.io_out_7_resp_bits_rdata[63:0]
/D	1	TOP.NOOPSimTop.mmio.xbar.io_out_7_resp_ready
B-	1	TOP.NOOPSimTop.mmio.xbar.io_out_7_resp_valid
/v	4	TOP.NOOPSimTop.mmio.xbar.outSelIdx[2:0]
BH	2	TOP.NOOPSimTop.mmio.xbar.outSelIdxResp[2:0]
/n	3	TOP.NOOPSimTop.mmio.xbar.outSelVec_0
/o	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_1
/p	2	TOP.NOOPSimTop.mmio.xbar.outSelVec_2
/q	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_3
/r	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_4
/s	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_5
/t	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_6
/u	1	TOP.NOOPSimTop.mmio.xbar.outSelVec_7
/w	1	TOP.NOOPSimTop.mmio.xbar.reqInvalidAddr
C;	1	TOP.NOOPSimTop.mmio.xbar.reset
BG	5	TOP.NOOPSimTop.mmio.xbar.state[1:0]
Scope: TOP.NOOPSimTop.soc
C:	1	TOP.NOOPSimTop.soc.Cache_clock
z	101	TOP.NOOPSimTop.soc.Cache_io_in_req_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache_io_in_req_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache_io_in_req_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache_io_in_req_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache_io_in_req_ready
y	43	TOP.NOOPSimTop.soc.Cache_io_in_req_valid
R	85	TOP.NOOPSimTop.soc.Cache_io_in_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.Cache_io_in_resp_bits_rdata[63:0]
w	141	TOP.NOOPSimTop.soc.Cache_io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.Cache_io_out_mem_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.Cache_io_out_mem_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.Cache_io_out_mem_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.Cache_io_out_mem_req_ready
"!	67	TOP.NOOPSimTop.soc.Cache_io_out_mem_req_valid
"$	66	TOP.NOOPSimTop.soc.Cache_io_out_mem_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.Cache_io_out_mem_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.Cache_io_out_mem_resp_valid
C;	1	TOP.NOOPSimTop.soc.Cache_reset
C:	1	TOP.NOOPSimTop.soc.Prefetcher_clock
s	71	TOP.NOOPSimTop.soc.Prefetcher_io_in_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.Prefetcher_io_in_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.Prefetcher_io_in_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.Prefetcher_io_in_bits_wmask[7:0]
q	53	TOP.NOOPSimTop.soc.Prefetcher_io_in_ready
r	43	TOP.NOOPSimTop.soc.Prefetcher_io_in_valid
z	101	TOP.NOOPSimTop.soc.Prefetcher_io_out_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Prefetcher_io_out_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Prefetcher_io_out_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Prefetcher_io_out_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Prefetcher_io_out_ready
y	43	TOP.NOOPSimTop.soc.Prefetcher_io_out_valid
C;	1	TOP.NOOPSimTop.soc.Prefetcher_reset
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_clock
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_bits_wmask[7:0]
"%	13	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_ready
"&	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_req_valid
"(	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_resp_bits_rdata[63:0]
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_resp_ready
1P	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_ar_bits_addr[31:0]
"2	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_ar_ready
"3	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_ar_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_aw_bits_addr[31:0]
1R	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_aw_ready
"/	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_aw_valid
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_b_ready
1S	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_b_valid
"(	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_r_bits_data[63:0]
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_r_ready
1T	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_r_valid
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_w_bits_strb[7:0]
"0	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_w_ready
"1	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1_reset
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_clock
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_bits_wmask[7:0]
"*	13	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_ready
"+	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_req_valid
"-	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_resp_bits_rdata[63:0]
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_resp_ready
1Q	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_ar_bits_addr[31:0]
"7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_ar_ready
"8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_ar_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_aw_bits_addr[31:0]
1U	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_aw_ready
"4	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_aw_valid
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_b_ready
1V	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_b_valid
"-	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_r_bits_data[63:0]
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_r_ready
1W	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_r_valid
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_w_bits_strb[7:0]
"5	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_w_ready
"6	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2_reset
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_clock
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_req_ready
"!	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_req_valid
"$	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_bits_size[2:0]
D9	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_ready
+	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_ar_valid
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_ready
#	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_aw_valid
0H	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_b_valid
0J	224	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_r_bits_last
0I	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_r_valid
(	50	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_w_bits_last
&	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_w_ready
'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_reset
C:	1	TOP.NOOPSimTop.soc.axi2sb_clock
0R	1	TOP.NOOPSimTop.soc.axi2sb_io_in_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.soc.axi2sb_io_in_ar_ready
0Q	1	TOP.NOOPSimTop.soc.axi2sb_io_in_ar_valid
0L	1	TOP.NOOPSimTop.soc.axi2sb_io_in_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.soc.axi2sb_io_in_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.soc.axi2sb_io_in_aw_ready
9	1	TOP.NOOPSimTop.soc.axi2sb_io_in_aw_valid
0P	1	TOP.NOOPSimTop.soc.axi2sb_io_in_b_ready
<	1	TOP.NOOPSimTop.soc.axi2sb_io_in_b_valid
?	1	TOP.NOOPSimTop.soc.axi2sb_io_in_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.soc.axi2sb_io_in_r_ready
>	1	TOP.NOOPSimTop.soc.axi2sb_io_in_r_valid
0M	1	TOP.NOOPSimTop.soc.axi2sb_io_in_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.soc.axi2sb_io_in_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.soc.axi2sb_io_in_w_ready
;	1	TOP.NOOPSimTop.soc.axi2sb_io_in_w_valid
`	1	TOP.NOOPSimTop.soc.axi2sb_io_out_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.axi2sb_io_out_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.axi2sb_io_out_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.axi2sb_io_out_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.axi2sb_io_out_req_ready
_	1	TOP.NOOPSimTop.soc.axi2sb_io_out_req_valid
f	23	TOP.NOOPSimTop.soc.axi2sb_io_out_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.axi2sb_io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.axi2sb_io_out_resp_ready
e	1	TOP.NOOPSimTop.soc.axi2sb_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.axi2sb_reset
C:	1	TOP.NOOPSimTop.soc.clint_clock
1M	1	TOP.NOOPSimTop.soc.clint_io__extra_mtip
/	45	TOP.NOOPSimTop.soc.clint_io__in_ar_bits_addr[31:0]
"2	1	TOP.NOOPSimTop.soc.clint_io__in_ar_ready
"3	1	TOP.NOOPSimTop.soc.clint_io__in_ar_valid
/	45	TOP.NOOPSimTop.soc.clint_io__in_aw_bits_addr[31:0]
1R	1	TOP.NOOPSimTop.soc.clint_io__in_aw_ready
"/	1	TOP.NOOPSimTop.soc.clint_io__in_aw_valid
"'	1	TOP.NOOPSimTop.soc.clint_io__in_b_ready
1S	1	TOP.NOOPSimTop.soc.clint_io__in_b_valid
"(	1	TOP.NOOPSimTop.soc.clint_io__in_r_bits_data[63:0]
"'	1	TOP.NOOPSimTop.soc.clint_io__in_r_ready
1T	1	TOP.NOOPSimTop.soc.clint_io__in_r_valid
2	9	TOP.NOOPSimTop.soc.clint_io__in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.clint_io__in_w_bits_strb[7:0]
"0	1	TOP.NOOPSimTop.soc.clint_io__in_w_ready
"1	1	TOP.NOOPSimTop.soc.clint_io__in_w_valid
1M	1	TOP.NOOPSimTop.soc.clint_io_extra_mtip
i	1	TOP.NOOPSimTop.soc.clint_isWFI
C;	1	TOP.NOOPSimTop.soc.clint_reset
C:	1	TOP.NOOPSimTop.soc.clock
C:	1	TOP.NOOPSimTop.soc.cohMg_clock
C	90	TOP.NOOPSimTop.soc.cohMg_io_in_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.cohMg_io_in_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.cohMg_io_in_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.cohMg_io_in_req_ready
B	31	TOP.NOOPSimTop.soc.cohMg_io_in_req_valid
H	85	TOP.NOOPSimTop.soc.cohMg_io_in_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.cohMg_io_in_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.cohMg_io_in_resp_valid
C	90	TOP.NOOPSimTop.soc.cohMg_io_out_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.cohMg_io_out_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.cohMg_io_out_coh_req_ready
V	31	TOP.NOOPSimTop.soc.cohMg_io_out_coh_req_valid
X	43	TOP.NOOPSimTop.soc.cohMg_io_out_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.cohMg_io_out_coh_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.cohMg_io_out_coh_resp_ready
W	31	TOP.NOOPSimTop.soc.cohMg_io_out_coh_resp_valid
l	120	TOP.NOOPSimTop.soc.cohMg_io_out_mem_req_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.cohMg_io_out_mem_req_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.cohMg_io_out_mem_req_bits_wdata[63:0]
j	53	TOP.NOOPSimTop.soc.cohMg_io_out_mem_req_ready
k	31	TOP.NOOPSimTop.soc.cohMg_io_out_mem_req_valid
R	85	TOP.NOOPSimTop.soc.cohMg_io_out_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.cohMg_io_out_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.cohMg_io_out_mem_resp_ready
p	129	TOP.NOOPSimTop.soc.cohMg_io_out_mem_resp_valid
C;	1	TOP.NOOPSimTop.soc.cohMg_reset
0R	1	TOP.NOOPSimTop.soc.io_frontend_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.soc.io_frontend_ar_ready
0Q	1	TOP.NOOPSimTop.soc.io_frontend_ar_valid
0L	1	TOP.NOOPSimTop.soc.io_frontend_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.soc.io_frontend_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.soc.io_frontend_aw_ready
9	1	TOP.NOOPSimTop.soc.io_frontend_aw_valid
0P	1	TOP.NOOPSimTop.soc.io_frontend_b_ready
<	1	TOP.NOOPSimTop.soc.io_frontend_b_valid
?	1	TOP.NOOPSimTop.soc.io_frontend_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.soc.io_frontend_r_ready
>	1	TOP.NOOPSimTop.soc.io_frontend_r_valid
0M	1	TOP.NOOPSimTop.soc.io_frontend_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.soc.io_frontend_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.soc.io_frontend_w_ready
;	1	TOP.NOOPSimTop.soc.io_frontend_w_valid
0T	1	TOP.NOOPSimTop.soc.io_meip
$	94	TOP.NOOPSimTop.soc.io_mem_ar_bits_addr[31:0]
%	1	TOP.NOOPSimTop.soc.io_mem_ar_bits_len[7:0]
D9	1	TOP.NOOPSimTop.soc.io_mem_ar_ready
+	67	TOP.NOOPSimTop.soc.io_mem_ar_valid
$	94	TOP.NOOPSimTop.soc.io_mem_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc.io_mem_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc.io_mem_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc.io_mem_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.soc.io_mem_aw_ready
#	1	TOP.NOOPSimTop.soc.io_mem_aw_valid
0H	1	TOP.NOOPSimTop.soc.io_mem_b_valid
0J	224	TOP.NOOPSimTop.soc.io_mem_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.soc.io_mem_r_bits_last
0I	66	TOP.NOOPSimTop.soc.io_mem_r_valid
(	50	TOP.NOOPSimTop.soc.io_mem_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.soc.io_mem_w_bits_last
&	1	TOP.NOOPSimTop.soc.io_mem_w_ready
'	1	TOP.NOOPSimTop.soc.io_mem_w_valid
/	45	TOP.NOOPSimTop.soc.io_mmio_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.io_mmio_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.io_mmio_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.io_mmio_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.soc.io_mmio_req_ready
.	5	TOP.NOOPSimTop.soc.io_mmio_req_valid
6	26	TOP.NOOPSimTop.soc.io_mmio_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.soc.io_mmio_resp_ready
5	5	TOP.NOOPSimTop.soc.io_mmio_resp_valid
$	94	TOP.NOOPSimTop.soc.memAddrMap_io_in_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.memAddrMap_io_in_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.memAddrMap_io_in_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.memAddrMap_io_in_req_ready
"!	67	TOP.NOOPSimTop.soc.memAddrMap_io_in_req_valid
"$	66	TOP.NOOPSimTop.soc.memAddrMap_io_in_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.memAddrMap_io_in_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.memAddrMap_io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.memAddrMap_io_out_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.memAddrMap_io_out_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.memAddrMap_io_out_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.memAddrMap_io_out_req_ready
"!	67	TOP.NOOPSimTop.soc.memAddrMap_io_out_req_valid
"$	66	TOP.NOOPSimTop.soc.memAddrMap_io_out_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.memAddrMap_io_out_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.memAddrMap_io_out_resp_valid
C:	1	TOP.NOOPSimTop.soc.mmioXbar_clock
/	45	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_ready
Z	5	TOP.NOOPSimTop.soc.mmioXbar_io_in_req_valid
\	26	TOP.NOOPSimTop.soc.mmioXbar_io_in_resp_bits_rdata[63:0]
[	5	TOP.NOOPSimTop.soc.mmioXbar_io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_ready
.	5	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_req_valid
6	26	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_resp_ready
5	5	TOP.NOOPSimTop.soc.mmioXbar_io_out_0_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_bits_wmask[7:0]
"%	13	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_ready
"&	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_req_valid
"(	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_resp_bits_rdata[63:0]
"'	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_resp_ready
1P	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_1_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_bits_wmask[7:0]
"*	13	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_ready
"+	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_req_valid
"-	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_resp_bits_rdata[63:0]
",	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_resp_ready
1Q	1	TOP.NOOPSimTop.soc.mmioXbar_io_out_2_resp_valid
C;	1	TOP.NOOPSimTop.soc.mmioXbar_reset
i	1	TOP.NOOPSimTop.soc.noop__T_0
1@	102	TOP.NOOPSimTop.soc.noop__T_11_0[63:0]
1?	102	TOP.NOOPSimTop.soc.noop__T_12_0[31:0]
1I	5	TOP.NOOPSimTop.soc.noop__T_13_0
1>	4	TOP.NOOPSimTop.soc.noop__T_16_0
0\	6	TOP.NOOPSimTop.soc.noop__T_19_0
1B	1	TOP.NOOPSimTop.soc.noop__T_20_0[63:0]
D;	1	TOP.NOOPSimTop.soc.noop__T_352_0_0[63:0]
0^	8	TOP.NOOPSimTop.soc.noop__T_352_0_1[63:0]
0p	10	TOP.NOOPSimTop.soc.noop__T_352_0_10[63:0]
0r	9	TOP.NOOPSimTop.soc.noop__T_352_0_11[63:0]
0t	1	TOP.NOOPSimTop.soc.noop__T_352_0_12[63:0]
0v	1	TOP.NOOPSimTop.soc.noop__T_352_0_13[63:0]
0x	9	TOP.NOOPSimTop.soc.noop__T_352_0_14[63:0]
0z	10	TOP.NOOPSimTop.soc.noop__T_352_0_15[63:0]
0|	1	TOP.NOOPSimTop.soc.noop__T_352_0_16[63:0]
0~	1	TOP.NOOPSimTop.soc.noop__T_352_0_17[63:0]
1"	1	TOP.NOOPSimTop.soc.noop__T_352_0_18[63:0]
1$	1	TOP.NOOPSimTop.soc.noop__T_352_0_19[63:0]
0`	6	TOP.NOOPSimTop.soc.noop__T_352_0_2[63:0]
1&	1	TOP.NOOPSimTop.soc.noop__T_352_0_20[63:0]
1(	1	TOP.NOOPSimTop.soc.noop__T_352_0_21[63:0]
1*	1	TOP.NOOPSimTop.soc.noop__T_352_0_22[63:0]
1,	1	TOP.NOOPSimTop.soc.noop__T_352_0_23[63:0]
1.	1	TOP.NOOPSimTop.soc.noop__T_352_0_24[63:0]
10	1	TOP.NOOPSimTop.soc.noop__T_352_0_25[63:0]
12	1	TOP.NOOPSimTop.soc.noop__T_352_0_26[63:0]
14	1	TOP.NOOPSimTop.soc.noop__T_352_0_27[63:0]
16	1	TOP.NOOPSimTop.soc.noop__T_352_0_28[63:0]
18	1	TOP.NOOPSimTop.soc.noop__T_352_0_29[63:0]
0b	1	TOP.NOOPSimTop.soc.noop__T_352_0_3[63:0]
1:	1	TOP.NOOPSimTop.soc.noop__T_352_0_30[63:0]
1<	1	TOP.NOOPSimTop.soc.noop__T_352_0_31[63:0]
0d	1	TOP.NOOPSimTop.soc.noop__T_352_0_4[63:0]
0f	1	TOP.NOOPSimTop.soc.noop__T_352_0_5[63:0]
0h	1	TOP.NOOPSimTop.soc.noop__T_352_0_6[63:0]
0j	1	TOP.NOOPSimTop.soc.noop__T_352_0_7[63:0]
0l	2	TOP.NOOPSimTop.soc.noop__T_352_0_8[63:0]
0n	1	TOP.NOOPSimTop.soc.noop__T_352_0_9[63:0]
0]	1	TOP.NOOPSimTop.soc.noop__T_4058[1:0]
1J	1	TOP.NOOPSimTop.soc.noop__T_4059[63:0]
0U	1	TOP.NOOPSimTop.soc.noop__T_4061[63:0]
1G	1	TOP.NOOPSimTop.soc.noop__T_4062[63:0]
1E	1	TOP.NOOPSimTop.soc.noop__T_4063[63:0]
0W	1	TOP.NOOPSimTop.soc.noop__T_4064[63:0]
0Y	1	TOP.NOOPSimTop.soc.noop__T_4065[63:0]
1D	91	TOP.NOOPSimTop.soc.noop__T_5_0
0[	1	TOP.NOOPSimTop.soc.noop__T_6_0
C:	1	TOP.NOOPSimTop.soc.noop_clock
C	90	TOP.NOOPSimTop.soc.noop_io_dmem_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.noop_io_dmem_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.noop_io_dmem_coh_req_ready
V	31	TOP.NOOPSimTop.soc.noop_io_dmem_coh_req_valid
X	43	TOP.NOOPSimTop.soc.noop_io_dmem_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop_io_dmem_coh_resp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop_io_dmem_coh_resp_valid
M	47	TOP.NOOPSimTop.soc.noop_io_dmem_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop_io_dmem_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop_io_dmem_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop_io_dmem_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop_io_dmem_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop_io_dmem_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop_io_dmem_mem_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.noop_io_dmem_mem_resp_valid
1N	1	TOP.NOOPSimTop.soc.noop_io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop_io_extra_mtip
`	1	TOP.NOOPSimTop.soc.noop_io_frontend_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop_io_frontend_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop_io_frontend_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop_io_frontend_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop_io_frontend_req_ready
_	1	TOP.NOOPSimTop.soc.noop_io_frontend_req_valid
f	23	TOP.NOOPSimTop.soc.noop_io_frontend_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop_io_frontend_resp_bits_rdata[63:0]
e	1	TOP.NOOPSimTop.soc.noop_io_frontend_resp_valid
C	90	TOP.NOOPSimTop.soc.noop_io_imem_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop_io_imem_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop_io_imem_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop_io_imem_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop_io_imem_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop_io_imem_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop_io_imem_mem_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.noop_io_imem_mem_resp_valid
/	45	TOP.NOOPSimTop.soc.noop_io_mmio_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop_io_mmio_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop_io_mmio_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop_io_mmio_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.noop_io_mmio_req_ready
Z	5	TOP.NOOPSimTop.soc.noop_io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop_io_mmio_resp_bits_rdata[63:0]
[	5	TOP.NOOPSimTop.soc.noop_io_mmio_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop_reset
C:	1	TOP.NOOPSimTop.soc.plic_clock
1X	1	TOP.NOOPSimTop.soc.plic_io__extra_intrVec
1N	1	TOP.NOOPSimTop.soc.plic_io__extra_meip_0
/	45	TOP.NOOPSimTop.soc.plic_io__in_ar_bits_addr[31:0]
"7	1	TOP.NOOPSimTop.soc.plic_io__in_ar_ready
"8	1	TOP.NOOPSimTop.soc.plic_io__in_ar_valid
/	45	TOP.NOOPSimTop.soc.plic_io__in_aw_bits_addr[31:0]
1U	1	TOP.NOOPSimTop.soc.plic_io__in_aw_ready
"4	1	TOP.NOOPSimTop.soc.plic_io__in_aw_valid
",	1	TOP.NOOPSimTop.soc.plic_io__in_b_ready
1V	1	TOP.NOOPSimTop.soc.plic_io__in_b_valid
"-	1	TOP.NOOPSimTop.soc.plic_io__in_r_bits_data[63:0]
",	1	TOP.NOOPSimTop.soc.plic_io__in_r_ready
1W	1	TOP.NOOPSimTop.soc.plic_io__in_r_valid
2	9	TOP.NOOPSimTop.soc.plic_io__in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.plic_io__in_w_bits_strb[7:0]
"5	1	TOP.NOOPSimTop.soc.plic_io__in_w_ready
"6	1	TOP.NOOPSimTop.soc.plic_io__in_w_valid
1N	1	TOP.NOOPSimTop.soc.plic_io_extra_meip_0
C;	1	TOP.NOOPSimTop.soc.plic_reset
C;	1	TOP.NOOPSimTop.soc.reset
C:	1	TOP.NOOPSimTop.soc.xbar_clock
l	120	TOP.NOOPSimTop.soc.xbar_io_in_0_req_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.xbar_io_in_0_req_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.xbar_io_in_0_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar_io_in_0_req_bits_wmask[7:0]
j	53	TOP.NOOPSimTop.soc.xbar_io_in_0_req_ready
k	31	TOP.NOOPSimTop.soc.xbar_io_in_0_req_valid
R	85	TOP.NOOPSimTop.soc.xbar_io_in_0_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar_io_in_0_resp_bits_rdata[63:0]
p	129	TOP.NOOPSimTop.soc.xbar_io_in_0_resp_valid
M	47	TOP.NOOPSimTop.soc.xbar_io_in_1_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.xbar_io_in_1_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.xbar_io_in_1_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar_io_in_1_req_bits_wmask[7:0]
K	45	TOP.NOOPSimTop.soc.xbar_io_in_1_req_ready
L	13	TOP.NOOPSimTop.soc.xbar_io_in_1_req_valid
R	85	TOP.NOOPSimTop.soc.xbar_io_in_1_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar_io_in_1_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.xbar_io_in_1_resp_valid
s	71	TOP.NOOPSimTop.soc.xbar_io_out_req_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.xbar_io_out_req_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.xbar_io_out_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar_io_out_req_bits_wmask[7:0]
q	53	TOP.NOOPSimTop.soc.xbar_io_out_req_ready
r	43	TOP.NOOPSimTop.soc.xbar_io_out_req_valid
R	85	TOP.NOOPSimTop.soc.xbar_io_out_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar_io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.xbar_io_out_resp_ready
w	141	TOP.NOOPSimTop.soc.xbar_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.xbar_reset
Scope: TOP.NOOPSimTop.soc.Cache
DC	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_ready
D>	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_0_valid
z	101	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_ready
y	43	TOP.NOOPSimTop.soc.Cache.arb_io_in_1_valid
z	101	TOP.NOOPSimTop.soc.Cache.arb_io_out_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.arb_io_out_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.arb_io_out_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.arb_io_out_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb_io_out_ready
y	43	TOP.NOOPSimTop.soc.Cache.arb_io_out_valid
C:	1	TOP.NOOPSimTop.soc.Cache.clock
C:	1	TOP.NOOPSimTop.soc.Cache.dataArray_clock
-F	100	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_req_ready
-E	63	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_resp_data_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_resp_data_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_resp_data_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_0_resp_data_3_data[63:0]
@}	96	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_req_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_req_ready
-n	99	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_req_valid
-o	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_resp_data_0_data[63:0]
-q	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_resp_data_1_data[63:0]
-s	1	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_resp_data_2_data[63:0]
-u	50	TOP.NOOPSimTop.soc.Cache.dataArray_io_r_1_resp_data_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray_io_w_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray_io_w_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.dataArray_io_w_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.Cache.dataArray_reset
z	101	TOP.NOOPSimTop.soc.Cache.io_in_req_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.io_in_req_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.io_in_req_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.io_in_req_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.io_in_req_ready
y	43	TOP.NOOPSimTop.soc.Cache.io_in_req_valid
R	85	TOP.NOOPSimTop.soc.Cache.io_in_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.Cache.io_in_resp_bits_rdata[63:0]
w	141	TOP.NOOPSimTop.soc.Cache.io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.Cache.io_out_mem_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.Cache.io_out_mem_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.Cache.io_out_mem_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.Cache.io_out_mem_req_ready
"!	67	TOP.NOOPSimTop.soc.Cache.io_out_mem_req_valid
"$	66	TOP.NOOPSimTop.soc.Cache.io_out_mem_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.Cache.io_out_mem_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.Cache.io_out_mem_resp_valid
C:	1	TOP.NOOPSimTop.soc.Cache.metaArray_clock
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_req_valid
-:	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.metaArray_io_r_0_resp_data_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.metaArray_io_w_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.metaArray_io_w_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.metaArray_io_w_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.metaArray_io_w_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.metaArray_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.Cache.metaArray_reset
C;	1	TOP.NOOPSimTop.soc.Cache.reset
-F	100	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_req_ready
-E	63	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_resp_data_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_resp_data_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_resp_data_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s1_io_dataReadBus_resp_data_3_data[63:0]
z	101	TOP.NOOPSimTop.soc.Cache.s1_io_in_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.s1_io_in_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.s1_io_in_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.s1_io_in_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.s1_io_in_ready
y	43	TOP.NOOPSimTop.soc.Cache.s1_io_in_valid
-7	100	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_req_valid
-:	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.s1_io_metaReadBus_resp_data_3_valid
z	101	TOP.NOOPSimTop.soc.Cache.s1_io_out_bits_req_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.s1_io_out_bits_req_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.s1_io_out_bits_req_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.s1_io_out_bits_req_wmask[7:0]
-3	63	TOP.NOOPSimTop.soc.Cache.s1_io_out_ready
-4	63	TOP.NOOPSimTop.soc.Cache.s1_io_out_valid
C:	1	TOP.NOOPSimTop.soc.Cache.s2_clock
-G	1	TOP.NOOPSimTop.soc.Cache.s2_io_dataReadResp_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s2_io_dataReadResp_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s2_io_dataReadResp_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s2_io_dataReadResp_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.s2_io_dataWriteBus_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s2_io_dataWriteBus_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s2_io_dataWriteBus_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s2_io_dataWriteBus_req_valid
@W	43	TOP.NOOPSimTop.soc.Cache.s2_io_in_bits_req_addr[31:0]
@X	43	TOP.NOOPSimTop.soc.Cache.s2_io_in_bits_req_cmd[3:0]
@Z	1	TOP.NOOPSimTop.soc.Cache.s2_io_in_bits_req_wdata[63:0]
@Y	2	TOP.NOOPSimTop.soc.Cache.s2_io_in_bits_req_wmask[7:0]
-3	63	TOP.NOOPSimTop.soc.Cache.s2_io_in_ready
@V	35	TOP.NOOPSimTop.soc.Cache.s2_io_in_valid
-:	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.s2_io_metaReadResp_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s2_io_metaWriteBus_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s2_io_metaWriteBus_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s2_io_metaWriteBus_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s2_io_metaWriteBus_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s2_io_metaWriteBus_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_datas_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_datas_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_datas_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_datas_3_data[63:0]
-`	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_forwardData_data_data[63:0]
-b	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_forwardData_waymask[3:0]
-\	17	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_hit
-_	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_isForwardData
-R	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_0_dirty
-P	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_0_tag[16:0]
-Q	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_0_valid
-U	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_1_dirty
-S	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_1_tag[16:0]
-T	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_1_valid
-X	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_2_dirty
-V	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_2_tag[16:0]
-W	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_2_valid
-[	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_3_dirty
-Y	16	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_3_tag[16:0]
-Z	15	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_metas_3_valid
-^	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_mmio
@W	43	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_req_addr[31:0]
@X	43	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_req_cmd[3:0]
@Z	1	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_req_wdata[63:0]
@Y	2	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_req_wmask[7:0]
-]	5	TOP.NOOPSimTop.soc.Cache.s2_io_out_bits_waymask[3:0]
-O	80	TOP.NOOPSimTop.soc.Cache.s2_io_out_ready
@V	35	TOP.NOOPSimTop.soc.Cache.s2_io_out_valid
C;	1	TOP.NOOPSimTop.soc.Cache.s2_reset
C:	1	TOP.NOOPSimTop.soc.Cache.s3_clock
-w	99	TOP.NOOPSimTop.soc.Cache.s3_io_cohResp_valid
@}	96	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_req_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_req_ready
-n	99	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_req_valid
-o	1	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_resp_data_0_data[63:0]
-q	1	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_resp_data_1_data[63:0]
-s	1	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_resp_data_2_data[63:0]
-u	50	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadBus_resp_data_3_data[63:0]
-x	113	TOP.NOOPSimTop.soc.Cache.s3_io_dataReadRespToL1
-i	225	TOP.NOOPSimTop.soc.Cache.s3_io_dataWriteBus_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s3_io_dataWriteBus_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3_io_dataWriteBus_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s3_io_dataWriteBus_req_valid
@o	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_datas_0_data[63:0]
@q	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_datas_1_data[63:0]
@s	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_datas_2_data[63:0]
@u	16	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_datas_3_data[63:0]
@z	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_forwardData_data_data[63:0]
@|	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_forwardData_waymask[3:0]
@w	15	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_hit
@y	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_isForwardData
@e	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_0_dirty
@c	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_0_tag[16:0]
@d	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_0_valid
@h	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_1_dirty
@f	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_1_tag[16:0]
@g	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_1_valid
@k	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_2_dirty
@i	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_2_tag[16:0]
@j	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_2_valid
@n	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_3_dirty
@l	16	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_3_tag[16:0]
@m	15	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_metas_3_valid
@x	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_mmio
@^	43	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_req_addr[31:0]
@_	43	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_req_cmd[3:0]
@a	1	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_req_wdata[63:0]
@`	2	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_req_wmask[7:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3_io_in_bits_waymask[3:0]
-O	80	TOP.NOOPSimTop.soc.Cache.s3_io_in_ready
@]	84	TOP.NOOPSimTop.soc.Cache.s3_io_in_valid
-l	83	TOP.NOOPSimTop.soc.Cache.s3_io_isFinish
$	94	TOP.NOOPSimTop.soc.Cache.s3_io_mem_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.Cache.s3_io_mem_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.Cache.s3_io_mem_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.Cache.s3_io_mem_req_ready
"!	67	TOP.NOOPSimTop.soc.Cache.s3_io_mem_req_valid
"$	66	TOP.NOOPSimTop.soc.Cache.s3_io_mem_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.Cache.s3_io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.Cache.s3_io_mem_resp_ready
"#	66	TOP.NOOPSimTop.soc.Cache.s3_io_mem_resp_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s3_io_metaWriteBus_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s3_io_metaWriteBus_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s3_io_metaWriteBus_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3_io_metaWriteBus_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s3_io_metaWriteBus_req_valid
R	85	TOP.NOOPSimTop.soc.Cache.s3_io_out_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.Cache.s3_io_out_bits_rdata[63:0]
-k	84	TOP.NOOPSimTop.soc.Cache.s3_io_out_valid
C;	1	TOP.NOOPSimTop.soc.Cache.s3_reset
Scope: TOP.NOOPSimTop.soc.Cache.arb
DC	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_ready
D>	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_0_valid
z	101	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_ready
y	43	TOP.NOOPSimTop.soc.Cache.arb.io_in_1_valid
z	101	TOP.NOOPSimTop.soc.Cache.arb.io_out_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.arb.io_out_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.arb.io_out_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.arb.io_out_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.arb.io_out_ready
y	43	TOP.NOOPSimTop.soc.Cache.arb.io_out_valid
Scope: TOP.NOOPSimTop.soc.Cache.dataArray
C:	1	TOP.NOOPSimTop.soc.Cache.dataArray.clock
-F	100	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_req_ready
-E	63	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_resp_data_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_resp_data_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_resp_data_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_0_resp_data_3_data[63:0]
@}	96	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_req_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_req_ready
-n	99	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_req_valid
-o	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_resp_data_0_data[63:0]
-q	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_resp_data_1_data[63:0]
-s	1	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_resp_data_2_data[63:0]
-u	50	TOP.NOOPSimTop.soc.Cache.dataArray.io_r_1_resp_data_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.io_w_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.io_w_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.dataArray.io_w_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram_clock
.g	140	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_req_ready
.f	161	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_req_valid
.h	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_resp_data_0_data[63:0]
.j	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_resp_data_1_data[63:0]
.l	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_resp_data_2_data[63:0]
.n	81	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_r_resp_data_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_w_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_w_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_w_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram_io_w_req_valid
-F	100	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_0_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_0_ready
-E	63	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_0_valid
@}	96	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_1_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_1_ready
-n	99	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_in_1_valid
.g	140	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_out_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_out_ready
.f	161	TOP.NOOPSimTop.soc.Cache.dataArray.readArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.Cache.dataArray.reset
Scope: TOP.NOOPSimTop.soc.Cache.dataArray.ram
AM	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_13_addr[11:0]
AM	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_13_addr_pipe_0[11:0]
.h	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_13_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_9_addr[11:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_9_data[63:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_9_en
AN	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_0__T_9_mask
AO	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_13_addr[11:0]
AO	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_13_addr_pipe_0[11:0]
.j	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_13_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_9_addr[11:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_9_data[63:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_9_en
AP	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_1__T_9_mask
AQ	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_13_addr[11:0]
AQ	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_13_addr_pipe_0[11:0]
.l	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_13_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_9_addr[11:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_9_data[63:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_9_en
AR	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_2__T_9_mask
AS	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_13_addr[11:0]
AS	91	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_13_addr_pipe_0[11:0]
.n	81	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_13_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_9_addr[11:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_9_data[63:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_9_en
AT	2	TOP.NOOPSimTop.soc.Cache.dataArray.ram.array_3__T_9_mask
C:	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.clock
.g	140	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_req_ready
.f	161	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_req_valid
.h	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_resp_data_0_data[63:0]
.j	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_resp_data_1_data[63:0]
.l	1	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_resp_data_2_data[63:0]
.n	81	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_r_resp_data_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_w_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_w_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_w_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.dataArray.ram.io_w_req_valid
.p	161	TOP.NOOPSimTop.soc.Cache.dataArray.ram.realRen
Scope: TOP.NOOPSimTop.soc.Cache.dataArray.readArb
-F	100	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_0_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_0_ready
-E	63	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_0_valid
@}	96	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_1_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_1_ready
-n	99	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_in_1_valid
.g	140	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_out_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_out_ready
.f	161	TOP.NOOPSimTop.soc.Cache.dataArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.Cache.metaArray
C:	1	TOP.NOOPSimTop.soc.Cache.metaArray.clock
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_req_valid
-:	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.metaArray.io_r_0_resp_data_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.metaArray.io_w_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.metaArray.io_w_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.metaArray.io_w_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.metaArray.io_w_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.metaArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_clock
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_req_valid
.N	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_0_dirty
.L	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_0_tag[16:0]
.M	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_0_valid
.Q	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_1_dirty
.O	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_1_tag[16:0]
.P	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_1_valid
.T	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_2_dirty
.R	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_2_tag[16:0]
.S	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_2_valid
.W	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_3_dirty
.U	20	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_3_tag[16:0]
.V	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_r_resp_data_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_w_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_w_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_w_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_w_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.metaArray.ram_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram_reset
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_in_0_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_in_0_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_in_0_valid
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_out_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_out_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.readArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.Cache.metaArray.reset
Scope: TOP.NOOPSimTop.soc.Cache.metaArray.ram
.Z	551	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_16_addr[8:0]
.Y	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_16_data[18:0]
.\	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_16_en
.[	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_16_mask
AG	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_20_addr[8:0]
AG	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_20_addr_pipe_0[8:0]
.X	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_0__T_20_data[18:0]
.Z	551	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_16_addr[8:0]
.Y	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_16_data[18:0]
.\	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_16_en
.^	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_16_mask
AH	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_20_addr[8:0]
AH	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_20_addr_pipe_0[8:0]
.]	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_1__T_20_data[18:0]
.Z	551	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_16_addr[8:0]
.Y	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_16_data[18:0]
.\	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_16_en
.`	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_16_mask
AI	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_20_addr[8:0]
AI	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_20_addr_pipe_0[8:0]
._	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_2__T_20_data[18:0]
.Z	551	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_16_addr[8:0]
.Y	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_16_data[18:0]
.\	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_16_en
.b	3	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_16_mask
AJ	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_20_addr[8:0]
AJ	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_20_addr_pipe_0[8:0]
.a	24	TOP.NOOPSimTop.soc.Cache.metaArray.ram.array_3__T_20_data[18:0]
C:	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.clock
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_req_valid
.N	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_0_dirty
.L	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_0_tag[16:0]
.M	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_0_valid
.Q	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_1_dirty
.O	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_1_tag[16:0]
.P	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_1_valid
.T	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_2_dirty
.R	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_2_tag[16:0]
.S	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_2_valid
.W	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_3_dirty
.U	20	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_3_tag[16:0]
.V	23	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_r_resp_data_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_w_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_w_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_w_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_w_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.metaArray.ram.io_w_req_valid
.d	71	TOP.NOOPSimTop.soc.Cache.metaArray.ram.realRen
C;	1	TOP.NOOPSimTop.soc.Cache.metaArray.ram.reset
AK	2	TOP.NOOPSimTop.soc.Cache.metaArray.ram.resetState
AL	512	TOP.NOOPSimTop.soc.Cache.metaArray.ram.value[8:0]
.e	3	TOP.NOOPSimTop.soc.Cache.metaArray.ram.waymask[3:0]
.c	66	TOP.NOOPSimTop.soc.Cache.metaArray.ram.wen
Scope: TOP.NOOPSimTop.soc.Cache.metaArray.readArb
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_in_0_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_in_0_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_in_0_valid
-7	100	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_out_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_out_ready
-6	63	TOP.NOOPSimTop.soc.Cache.metaArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.Cache.s1
-F	100	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_req_bits_setIdx[11:0]
-D	66	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_req_ready
-E	63	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_resp_data_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_resp_data_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_resp_data_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s1.io_dataReadBus_resp_data_3_data[63:0]
z	101	TOP.NOOPSimTop.soc.Cache.s1.io_in_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.s1.io_in_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.s1.io_in_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.s1.io_in_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Cache.s1.io_in_ready
y	43	TOP.NOOPSimTop.soc.Cache.s1.io_in_valid
-7	100	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_req_bits_setIdx[8:0]
-5	66	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_req_ready
-6	63	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_req_valid
-:	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.s1.io_metaReadBus_resp_data_3_valid
z	101	TOP.NOOPSimTop.soc.Cache.s1.io_out_bits_req_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Cache.s1.io_out_bits_req_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Cache.s1.io_out_bits_req_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Cache.s1.io_out_bits_req_wmask[7:0]
-3	63	TOP.NOOPSimTop.soc.Cache.s1.io_out_ready
-4	63	TOP.NOOPSimTop.soc.Cache.s1.io_out_valid
Scope: TOP.NOOPSimTop.soc.Cache.s2
A!	40	TOP.NOOPSimTop.soc.Cache.s2.addr_index[8:0]
A"	22	TOP.NOOPSimTop.soc.Cache.s2.addr_tag[16:0]
@~	19	TOP.NOOPSimTop.soc.Cache.s2.addr_wordIndex[2:0]
C:	1	TOP.NOOPSimTop.soc.Cache.s2.clock
A*	1	TOP.NOOPSimTop.soc.Cache.s2.forwardDataReg_data_data[63:0]
A,	1	TOP.NOOPSimTop.soc.Cache.s2.forwardDataReg_waymask[3:0]
A&	1	TOP.NOOPSimTop.soc.Cache.s2.forwardMetaReg_data_dirty
A$	1	TOP.NOOPSimTop.soc.Cache.s2.forwardMetaReg_data_tag[16:0]
A%	1	TOP.NOOPSimTop.soc.Cache.s2.forwardMetaReg_data_valid
A'	1	TOP.NOOPSimTop.soc.Cache.s2.forwardMetaReg_waymask[3:0]
-{	1	TOP.NOOPSimTop.soc.Cache.s2.forwardWaymask_0
-|	1	TOP.NOOPSimTop.soc.Cache.s2.forwardWaymask_1
-}	1	TOP.NOOPSimTop.soc.Cache.s2.forwardWaymask_2
-~	1	TOP.NOOPSimTop.soc.Cache.s2.forwardWaymask_3
.+	1	TOP.NOOPSimTop.soc.Cache.s2.hasInvalidWay
.)	17	TOP.NOOPSimTop.soc.Cache.s2.hitVec[3:0]
.*	15	TOP.NOOPSimTop.soc.Cache.s2.invalidVec[3:0]
-G	1	TOP.NOOPSimTop.soc.Cache.s2.io_dataReadResp_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s2.io_dataReadResp_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s2.io_dataReadResp_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s2.io_dataReadResp_3_data[63:0]
-i	225	TOP.NOOPSimTop.soc.Cache.s2.io_dataWriteBus_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s2.io_dataWriteBus_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s2.io_dataWriteBus_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s2.io_dataWriteBus_req_valid
@W	43	TOP.NOOPSimTop.soc.Cache.s2.io_in_bits_req_addr[31:0]
@X	43	TOP.NOOPSimTop.soc.Cache.s2.io_in_bits_req_cmd[3:0]
@Z	1	TOP.NOOPSimTop.soc.Cache.s2.io_in_bits_req_wdata[63:0]
@Y	2	TOP.NOOPSimTop.soc.Cache.s2.io_in_bits_req_wmask[7:0]
-3	63	TOP.NOOPSimTop.soc.Cache.s2.io_in_ready
@V	35	TOP.NOOPSimTop.soc.Cache.s2.io_in_valid
-:	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_0_dirty
-8	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_0_tag[16:0]
-9	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_0_valid
-=	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_1_dirty
-;	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_1_tag[16:0]
-<	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_1_valid
-@	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_2_dirty
->	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_2_tag[16:0]
-?	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_2_valid
-C	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_3_dirty
-A	16	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_3_tag[16:0]
-B	15	TOP.NOOPSimTop.soc.Cache.s2.io_metaReadResp_3_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s2.io_metaWriteBus_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s2.io_metaWriteBus_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s2.io_metaWriteBus_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s2.io_metaWriteBus_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s2.io_metaWriteBus_req_valid
-G	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_datas_0_data[63:0]
-I	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_datas_1_data[63:0]
-K	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_datas_2_data[63:0]
-M	16	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_datas_3_data[63:0]
-`	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_forwardData_data_data[63:0]
-b	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_forwardData_waymask[3:0]
-\	17	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_hit
-_	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_isForwardData
-R	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_0_dirty
-P	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_0_tag[16:0]
-Q	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_0_valid
-U	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_1_dirty
-S	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_1_tag[16:0]
-T	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_1_valid
-X	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_2_dirty
-V	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_2_tag[16:0]
-W	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_2_valid
-[	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_3_dirty
-Y	16	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_3_tag[16:0]
-Z	15	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_metas_3_valid
-^	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_mmio
@W	43	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_req_addr[31:0]
@X	43	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_req_cmd[3:0]
@Z	1	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_req_wdata[63:0]
@Y	2	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_req_wmask[7:0]
-]	5	TOP.NOOPSimTop.soc.Cache.s2.io_out_bits_waymask[3:0]
-O	80	TOP.NOOPSimTop.soc.Cache.s2.io_out_ready
@V	35	TOP.NOOPSimTop.soc.Cache.s2.io_out_valid
..	1	TOP.NOOPSimTop.soc.Cache.s2.isForwardData
A)	1	TOP.NOOPSimTop.soc.Cache.s2.isForwardDataReg
-y	1	TOP.NOOPSimTop.soc.Cache.s2.isForwardMeta
A#	1	TOP.NOOPSimTop.soc.Cache.s2.isForwardMetaReg
.!	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_0_tag[16:0]
."	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_0_valid
.#	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_1_tag[16:0]
.$	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_1_valid
.%	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_2_tag[16:0]
.&	1	TOP.NOOPSimTop.soc.Cache.s2.metaWay_2_valid
.'	16	TOP.NOOPSimTop.soc.Cache.s2.metaWay_3_tag[16:0]
.(	15	TOP.NOOPSimTop.soc.Cache.s2.metaWay_3_valid
-z	1	TOP.NOOPSimTop.soc.Cache.s2.pickForwardMeta
.,	15	TOP.NOOPSimTop.soc.Cache.s2.refillInvalidWaymask[3:0]
C;	1	TOP.NOOPSimTop.soc.Cache.s2.reset
A(	930	TOP.NOOPSimTop.soc.Cache.s2.victimWaymask[3:0]
.-	5	TOP.NOOPSimTop.soc.Cache.s2.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.Cache.s3
A-	40	TOP.NOOPSimTop.soc.Cache.s3.addr_index[8:0]
A1	19	TOP.NOOPSimTop.soc.Cache.s3.addr_wordIndex[2:0]
AA	65	TOP.NOOPSimTop.soc.Cache.s3.afterFirstRead
AB	79	TOP.NOOPSimTop.soc.Cache.s3.alreadyOutFire
C:	1	TOP.NOOPSimTop.soc.Cache.s3.clock
.F	67	TOP.NOOPSimTop.soc.Cache.s3.cmd[2:0]
.?	16	TOP.NOOPSimTop.soc.Cache.s3.dataRead[63:0]
.7	224	TOP.NOOPSimTop.soc.Cache.s3.dataRefill[63:0]
.K	66	TOP.NOOPSimTop.soc.Cache.s3.dataRefillWriteBus_req_valid
A8	1	TOP.NOOPSimTop.soc.Cache.s3.dataWay_0_data[63:0]
A:	1	TOP.NOOPSimTop.soc.Cache.s3.dataWay_1_data[63:0]
A<	1	TOP.NOOPSimTop.soc.Cache.s3.dataWay_2_data[63:0]
A>	50	TOP.NOOPSimTop.soc.Cache.s3.dataWay_3_data[63:0]
.4	16	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_0_bits_data_data[63:0]
.3	42	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_0_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_0_bits_waymask[3:0]
.2	1	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_0_valid
.7	224	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_1_bits_data_data[63:0]
A0	367	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_1_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_1_bits_waymask[3:0]
.6	66	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_in_1_valid
-i	225	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_out_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_out_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_out_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb_io_out_valid
.:	19	TOP.NOOPSimTop.soc.Cache.s3.hit
.=	15	TOP.NOOPSimTop.soc.Cache.s3.hitReadBurst
.C	1	TOP.NOOPSimTop.soc.Cache.s3.hitWrite
AC	32	TOP.NOOPSimTop.soc.Cache.s3.inRdataRegDemand[63:0]
-w	99	TOP.NOOPSimTop.soc.Cache.s3.io_cohResp_valid
@}	96	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_req_bits_setIdx[11:0]
-m	120	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_req_ready
-n	99	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_req_valid
-o	1	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_resp_data_0_data[63:0]
-q	1	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_resp_data_1_data[63:0]
-s	1	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_resp_data_2_data[63:0]
-u	50	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadBus_resp_data_3_data[63:0]
-x	113	TOP.NOOPSimTop.soc.Cache.s3.io_dataReadRespToL1
-i	225	TOP.NOOPSimTop.soc.Cache.s3.io_dataWriteBus_req_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s3.io_dataWriteBus_req_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.io_dataWriteBus_req_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s3.io_dataWriteBus_req_valid
@o	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_datas_0_data[63:0]
@q	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_datas_1_data[63:0]
@s	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_datas_2_data[63:0]
@u	16	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_datas_3_data[63:0]
@z	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_forwardData_data_data[63:0]
@|	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_forwardData_waymask[3:0]
@w	15	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_hit
@y	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_isForwardData
@e	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_0_dirty
@c	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_0_tag[16:0]
@d	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_0_valid
@h	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_1_dirty
@f	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_1_tag[16:0]
@g	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_1_valid
@k	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_2_dirty
@i	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_2_tag[16:0]
@j	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_2_valid
@n	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_3_dirty
@l	16	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_3_tag[16:0]
@m	15	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_metas_3_valid
@x	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_mmio
@^	43	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_req_addr[31:0]
@_	43	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_req_cmd[3:0]
@a	1	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_req_wdata[63:0]
@`	2	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_req_wmask[7:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.io_in_bits_waymask[3:0]
-O	80	TOP.NOOPSimTop.soc.Cache.s3.io_in_ready
@]	84	TOP.NOOPSimTop.soc.Cache.s3.io_in_valid
-l	83	TOP.NOOPSimTop.soc.Cache.s3.io_isFinish
$	94	TOP.NOOPSimTop.soc.Cache.s3.io_mem_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.Cache.s3.io_mem_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.Cache.s3.io_mem_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.Cache.s3.io_mem_req_ready
"!	67	TOP.NOOPSimTop.soc.Cache.s3.io_mem_req_valid
"$	66	TOP.NOOPSimTop.soc.Cache.s3.io_mem_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.Cache.s3.io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.Cache.s3.io_mem_resp_ready
"#	66	TOP.NOOPSimTop.soc.Cache.s3.io_mem_resp_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s3.io_metaWriteBus_req_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s3.io_metaWriteBus_req_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s3.io_metaWriteBus_req_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.io_metaWriteBus_req_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s3.io_metaWriteBus_req_valid
R	85	TOP.NOOPSimTop.soc.Cache.s3.io_out_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.Cache.s3.io_out_bits_rdata[63:0]
-k	84	TOP.NOOPSimTop.soc.Cache.s3.io_out_valid
.D	1	TOP.NOOPSimTop.soc.Cache.s3.metaHitWriteBus_req_valid
.1	65	TOP.NOOPSimTop.soc.Cache.s3.metaRefillWriteBus_req_valid
.0	16	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_0_bits_data_tag[16:0]
A-	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_0_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_0_bits_waymask[3:0]
./	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_0_valid
A/	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_1_bits_data_dirty
A.	22	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_1_bits_data_tag[16:0]
A-	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_1_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_1_bits_waymask[3:0]
.1	65	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_in_1_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_out_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_out_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_out_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_out_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb_io_out_valid
.>	1	TOP.NOOPSimTop.soc.Cache.s3.meta_dirty
.0	16	TOP.NOOPSimTop.soc.Cache.s3.meta_tag[16:0]
.;	66	TOP.NOOPSimTop.soc.Cache.s3.miss
.9	1	TOP.NOOPSimTop.soc.Cache.s3.mmio
.<	1	TOP.NOOPSimTop.soc.Cache.s3.probe
A@	43	TOP.NOOPSimTop.soc.Cache.s3.raddr[31:0]
.G	66	TOP.NOOPSimTop.soc.Cache.s3.readingFirst
.H	13	TOP.NOOPSimTop.soc.Cache.s3.releaseLast
C;	1	TOP.NOOPSimTop.soc.Cache.s3.reset
.I	99	TOP.NOOPSimTop.soc.Cache.s3.respToL1Fire
.J	15	TOP.NOOPSimTop.soc.Cache.s3.respToL1Last
A4	145	TOP.NOOPSimTop.soc.Cache.s3.state[3:0]
A7	148	TOP.NOOPSimTop.soc.Cache.s3.state2[1:0]
A2	1	TOP.NOOPSimTop.soc.Cache.s3.useForwardData
A3	1	TOP.NOOPSimTop.soc.Cache.s3.value[2:0]
A5	328	TOP.NOOPSimTop.soc.Cache.s3.value_1[2:0]
A6	1	TOP.NOOPSimTop.soc.Cache.s3.value_2[2:0]
AE	50	TOP.NOOPSimTop.soc.Cache.s3.value_3[2:0]
AF	57	TOP.NOOPSimTop.soc.Cache.s3.value_4[2:0]
.E	42	TOP.NOOPSimTop.soc.Cache.s3.waddr[31:0]
.A	1	TOP.NOOPSimTop.soc.Cache.s3.wordMask[63:0]
Scope: TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb
.4	16	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_0_bits_data_data[63:0]
.3	42	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_0_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_0_bits_waymask[3:0]
.2	1	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_0_valid
.7	224	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_1_bits_data_data[63:0]
A0	367	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_1_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_1_bits_waymask[3:0]
.6	66	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_in_1_valid
-i	225	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_out_bits_data_data[63:0]
-h	368	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_out_bits_setIdx[11:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_out_bits_waymask[3:0]
-g	66	TOP.NOOPSimTop.soc.Cache.s3.dataWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb
.0	16	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_0_bits_data_tag[16:0]
A-	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_0_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_0_bits_waymask[3:0]
./	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_0_valid
A/	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_1_bits_data_dirty
A.	22	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_1_bits_data_tag[16:0]
A-	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_1_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_1_bits_waymask[3:0]
.1	65	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_in_1_valid
-f	1	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_out_bits_data_dirty
-e	22	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_out_bits_data_tag[16:0]
-d	40	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_out_bits_setIdx[8:0]
@\	2	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_out_bits_waymask[3:0]
-c	65	TOP.NOOPSimTop.soc.Cache.s3.metaWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.Prefetcher
C:	1	TOP.NOOPSimTop.soc.Prefetcher.clock
@P	43	TOP.NOOPSimTop.soc.Prefetcher.getNewReq
s	71	TOP.NOOPSimTop.soc.Prefetcher.io_in_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.Prefetcher.io_in_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.Prefetcher.io_in_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.Prefetcher.io_in_bits_wmask[7:0]
q	53	TOP.NOOPSimTop.soc.Prefetcher.io_in_ready
r	43	TOP.NOOPSimTop.soc.Prefetcher.io_in_valid
z	101	TOP.NOOPSimTop.soc.Prefetcher.io_out_bits_addr[31:0]
{	62	TOP.NOOPSimTop.soc.Prefetcher.io_out_bits_cmd[3:0]
|	1	TOP.NOOPSimTop.soc.Prefetcher.io_out_bits_wdata[63:0]
1O	1	TOP.NOOPSimTop.soc.Prefetcher.io_out_bits_wmask[7:0]
x	67	TOP.NOOPSimTop.soc.Prefetcher.io_out_ready
y	43	TOP.NOOPSimTop.soc.Prefetcher.io_out_valid
@U	22	TOP.NOOPSimTop.soc.Prefetcher.lastReqAddr[31:0]
-2	2	TOP.NOOPSimTop.soc.Prefetcher.neqAddr
@Q	71	TOP.NOOPSimTop.soc.Prefetcher.prefetchReq_addr[31:0]
@S	1	TOP.NOOPSimTop.soc.Prefetcher.prefetchReq_wdata[63:0]
@R	1	TOP.NOOPSimTop.soc.Prefetcher.prefetchReq_wmask[7:0]
C;	1	TOP.NOOPSimTop.soc.Prefetcher.reset
Scope: TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter
AU	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.awAck
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.clock
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_req_ready
"!	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_req_valid
"$	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_bits_size[2:0]
D9	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_ready
+	67	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_ar_valid
$	94	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_bits_addr[31:0]
D8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_bits_burst[1:0]
%	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_bits_len[7:0]
D7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_bits_size[2:0]
0G	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_ready
#	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_aw_valid
0H	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_b_valid
0J	224	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_r_bits_data[63:0]
,	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_r_bits_last
0I	66	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_r_valid
(	50	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_w_bits_data[63:0]
*	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_w_bits_last
&	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_w_ready
'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.reset
AV	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.wAck
.q	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.wSend
AW	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter.wen
Scope: TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1
Af	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.awAck
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.clock
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_bits_wmask[7:0]
"%	13	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_ready
"&	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_req_valid
"(	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_resp_bits_rdata[63:0]
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_resp_ready
1P	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_ar_bits_addr[31:0]
"2	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_ar_ready
"3	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_ar_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_aw_bits_addr[31:0]
1R	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_aw_ready
"/	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_aw_valid
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_b_ready
1S	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_b_valid
"(	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_r_bits_data[63:0]
"'	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_r_ready
1T	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_r_valid
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_w_bits_strb[7:0]
"0	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_w_ready
"1	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.reset
.y	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.toAXI4Lite
Ag	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.wAck
.z	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.wSend
Ah	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_1.wen
Scope: TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2
Ar	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.awAck
C:	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.clock
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_bits_wmask[7:0]
"*	13	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_ready
"+	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_req_valid
"-	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_resp_bits_rdata[63:0]
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_resp_ready
1Q	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_ar_bits_addr[31:0]
"7	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_ar_ready
"8	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_ar_valid
/	45	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_aw_bits_addr[31:0]
1U	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_aw_ready
"4	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_aw_valid
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_b_ready
1V	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_b_valid
"-	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_r_bits_data[63:0]
",	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_r_ready
1W	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_r_valid
2	9	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_w_bits_strb[7:0]
"5	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_w_ready
"6	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.io_out_w_valid
C;	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.reset
.|	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.toAXI4Lite
As	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.wAck
.}	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.wSend
At	1	TOP.NOOPSimTop.soc.SimpleBus2AXI4Converter_2.wen
Scope: TOP.NOOPSimTop.soc.axi2sb
@M	1	TOP.NOOPSimTop.soc.axi2sb.aw_reg_addr[31:0]
@N	1	TOP.NOOPSimTop.soc.axi2sb.aw_reg_len[7:0]
@O	1	TOP.NOOPSimTop.soc.axi2sb.bresp_en
C:	1	TOP.NOOPSimTop.soc.axi2sb.clock
@L	1	TOP.NOOPSimTop.soc.axi2sb.inflight_type[1:0]
0R	1	TOP.NOOPSimTop.soc.axi2sb.io_in_ar_bits_addr[31:0]
=	46	TOP.NOOPSimTop.soc.axi2sb.io_in_ar_ready
0Q	1	TOP.NOOPSimTop.soc.axi2sb.io_in_ar_valid
0L	1	TOP.NOOPSimTop.soc.axi2sb.io_in_aw_bits_addr[31:0]
D:	1	TOP.NOOPSimTop.soc.axi2sb.io_in_aw_bits_len[7:0]
8	1	TOP.NOOPSimTop.soc.axi2sb.io_in_aw_ready
9	1	TOP.NOOPSimTop.soc.axi2sb.io_in_aw_valid
0P	1	TOP.NOOPSimTop.soc.axi2sb.io_in_b_ready
<	1	TOP.NOOPSimTop.soc.axi2sb.io_in_b_valid
?	1	TOP.NOOPSimTop.soc.axi2sb.io_in_r_bits_data[63:0]
0S	1	TOP.NOOPSimTop.soc.axi2sb.io_in_r_ready
>	1	TOP.NOOPSimTop.soc.axi2sb.io_in_r_valid
0M	1	TOP.NOOPSimTop.soc.axi2sb.io_in_w_bits_data[63:0]
0O	1	TOP.NOOPSimTop.soc.axi2sb.io_in_w_bits_strb[7:0]
:	1	TOP.NOOPSimTop.soc.axi2sb.io_in_w_ready
;	1	TOP.NOOPSimTop.soc.axi2sb.io_in_w_valid
`	1	TOP.NOOPSimTop.soc.axi2sb.io_out_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.axi2sb.io_out_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.axi2sb.io_out_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.axi2sb.io_out_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.axi2sb.io_out_req_ready
_	1	TOP.NOOPSimTop.soc.axi2sb.io_out_req_valid
f	23	TOP.NOOPSimTop.soc.axi2sb.io_out_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.axi2sb.io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.axi2sb.io_out_resp_ready
e	1	TOP.NOOPSimTop.soc.axi2sb.io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.axi2sb.reset
Scope: TOP.NOOPSimTop.soc.clint
C:	1	TOP.NOOPSimTop.soc.clint.clock
Ac	1230	TOP.NOOPSimTop.soc.clint.cnt[15:0]
Aa	1	TOP.NOOPSimTop.soc.clint.freq[15:0]
.w	21	TOP.NOOPSimTop.soc.clint.fullMask[63:0]
Ab	1	TOP.NOOPSimTop.soc.clint.inc[15:0]
1M	1	TOP.NOOPSimTop.soc.clint.io__extra_mtip
/	45	TOP.NOOPSimTop.soc.clint.io__in_ar_bits_addr[31:0]
"2	1	TOP.NOOPSimTop.soc.clint.io__in_ar_ready
"3	1	TOP.NOOPSimTop.soc.clint.io__in_ar_valid
/	45	TOP.NOOPSimTop.soc.clint.io__in_aw_bits_addr[31:0]
1R	1	TOP.NOOPSimTop.soc.clint.io__in_aw_ready
"/	1	TOP.NOOPSimTop.soc.clint.io__in_aw_valid
"'	1	TOP.NOOPSimTop.soc.clint.io__in_b_ready
1S	1	TOP.NOOPSimTop.soc.clint.io__in_b_valid
"(	1	TOP.NOOPSimTop.soc.clint.io__in_r_bits_data[63:0]
"'	1	TOP.NOOPSimTop.soc.clint.io__in_r_ready
1T	1	TOP.NOOPSimTop.soc.clint.io__in_r_valid
2	9	TOP.NOOPSimTop.soc.clint.io__in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.clint.io__in_w_bits_strb[7:0]
"0	1	TOP.NOOPSimTop.soc.clint.io__in_w_ready
"1	1	TOP.NOOPSimTop.soc.clint.io__in_w_valid
1M	1	TOP.NOOPSimTop.soc.clint.io_extra_mtip
i	1	TOP.NOOPSimTop.soc.clint.isWFI
A]	1	TOP.NOOPSimTop.soc.clint.mtime[63:0]
A_	1	TOP.NOOPSimTop.soc.clint.mtimecmp[63:0]
Ad	1230	TOP.NOOPSimTop.soc.clint.nextCnt[15:0]
AZ	1	TOP.NOOPSimTop.soc.clint.r_busy
A[	1	TOP.NOOPSimTop.soc.clint.ren
C;	1	TOP.NOOPSimTop.soc.clint.reset
Ae	1	TOP.NOOPSimTop.soc.clint.tick
A\	1	TOP.NOOPSimTop.soc.clint.w_busy
Scope: TOP.NOOPSimTop.soc.cohMg
C:	1	TOP.NOOPSimTop.soc.cohMg.clock
@D	31	TOP.NOOPSimTop.soc.cohMg.inflight
C	90	TOP.NOOPSimTop.soc.cohMg.io_in_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.cohMg.io_in_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.cohMg.io_in_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.cohMg.io_in_req_ready
B	31	TOP.NOOPSimTop.soc.cohMg.io_in_req_valid
H	85	TOP.NOOPSimTop.soc.cohMg.io_in_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.cohMg.io_in_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.cohMg.io_in_resp_valid
C	90	TOP.NOOPSimTop.soc.cohMg.io_out_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.cohMg.io_out_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.cohMg.io_out_coh_req_ready
V	31	TOP.NOOPSimTop.soc.cohMg.io_out_coh_req_valid
X	43	TOP.NOOPSimTop.soc.cohMg.io_out_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.cohMg.io_out_coh_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.cohMg.io_out_coh_resp_ready
W	31	TOP.NOOPSimTop.soc.cohMg.io_out_coh_resp_valid
l	120	TOP.NOOPSimTop.soc.cohMg.io_out_mem_req_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.cohMg.io_out_mem_req_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.cohMg.io_out_mem_req_bits_wdata[63:0]
j	53	TOP.NOOPSimTop.soc.cohMg.io_out_mem_req_ready
k	31	TOP.NOOPSimTop.soc.cohMg.io_out_mem_req_valid
R	85	TOP.NOOPSimTop.soc.cohMg.io_out_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.cohMg.io_out_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.cohMg.io_out_mem_resp_ready
p	129	TOP.NOOPSimTop.soc.cohMg.io_out_mem_resp_valid
@E	16	TOP.NOOPSimTop.soc.cohMg.reqLatch_addr[31:0]
@F	2	TOP.NOOPSimTop.soc.cohMg.reqLatch_cmd[3:0]
@G	1	TOP.NOOPSimTop.soc.cohMg.reqLatch_wdata[63:0]
C;	1	TOP.NOOPSimTop.soc.cohMg.reset
@C	61	TOP.NOOPSimTop.soc.cohMg.state[2:0]
Scope: TOP.NOOPSimTop.soc.memAddrMap
$	94	TOP.NOOPSimTop.soc.memAddrMap.io_in_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.memAddrMap.io_in_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.memAddrMap.io_in_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.memAddrMap.io_in_req_ready
"!	67	TOP.NOOPSimTop.soc.memAddrMap.io_in_req_valid
"$	66	TOP.NOOPSimTop.soc.memAddrMap.io_in_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.memAddrMap.io_in_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.memAddrMap.io_in_resp_valid
$	94	TOP.NOOPSimTop.soc.memAddrMap.io_out_req_bits_addr[31:0]
""	67	TOP.NOOPSimTop.soc.memAddrMap.io_out_req_bits_cmd[3:0]
(	50	TOP.NOOPSimTop.soc.memAddrMap.io_out_req_bits_wdata[63:0]
~	67	TOP.NOOPSimTop.soc.memAddrMap.io_out_req_ready
"!	67	TOP.NOOPSimTop.soc.memAddrMap.io_out_req_valid
"$	66	TOP.NOOPSimTop.soc.memAddrMap.io_out_resp_bits_cmd[3:0]
0J	224	TOP.NOOPSimTop.soc.memAddrMap.io_out_resp_bits_rdata[63:0]
"#	66	TOP.NOOPSimTop.soc.memAddrMap.io_out_resp_valid
Scope: TOP.NOOPSimTop.soc.mmioXbar
C:	1	TOP.NOOPSimTop.soc.mmioXbar.clock
/	45	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_ready
Z	5	TOP.NOOPSimTop.soc.mmioXbar.io_in_req_valid
\	26	TOP.NOOPSimTop.soc.mmioXbar.io_in_resp_bits_rdata[63:0]
[	5	TOP.NOOPSimTop.soc.mmioXbar.io_in_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_bits_wmask[7:0]
-	15	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_ready
.	5	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_req_valid
6	26	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_resp_bits_rdata[63:0]
4	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_resp_ready
5	5	TOP.NOOPSimTop.soc.mmioXbar.io_out_0_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_bits_wmask[7:0]
"%	13	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_ready
"&	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_req_valid
"(	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_resp_bits_rdata[63:0]
"'	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_resp_ready
1P	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_1_resp_valid
/	45	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_bits_wmask[7:0]
"*	13	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_ready
"+	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_req_valid
"-	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_resp_bits_rdata[63:0]
",	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_resp_ready
1Q	1	TOP.NOOPSimTop.soc.mmioXbar.io_out_2_resp_valid
.u	4	TOP.NOOPSimTop.soc.mmioXbar.outSelIdx[1:0]
AY	1	TOP.NOOPSimTop.soc.mmioXbar.outSelIdxResp[1:0]
.r	4	TOP.NOOPSimTop.soc.mmioXbar.outSelVec_0
.s	1	TOP.NOOPSimTop.soc.mmioXbar.outSelVec_1
.t	1	TOP.NOOPSimTop.soc.mmioXbar.outSelVec_2
.v	1	TOP.NOOPSimTop.soc.mmioXbar.reqInvalidAddr
C;	1	TOP.NOOPSimTop.soc.mmioXbar.reset
AX	5	TOP.NOOPSimTop.soc.mmioXbar.state[1:0]
Scope: TOP.NOOPSimTop.soc.noop
1@	102	TOP.NOOPSimTop.soc.noop.Backend_seq__T_11_0[63:0]
1?	102	TOP.NOOPSimTop.soc.noop.Backend_seq__T_12_0[31:0]
1I	5	TOP.NOOPSimTop.soc.noop.Backend_seq__T_13
1>	4	TOP.NOOPSimTop.soc.noop.Backend_seq__T_16
0\	6	TOP.NOOPSimTop.soc.noop.Backend_seq__T_19
1c	37	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.Backend_seq__T_195_valid
1B	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_20[63:0]
D;	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_0[63:0]
0^	8	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_1[63:0]
0p	10	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_10[63:0]
0r	9	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_11[63:0]
0t	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_12[63:0]
0v	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_13[63:0]
0x	9	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_14[63:0]
0z	10	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_15[63:0]
0|	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_16[63:0]
0~	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_17[63:0]
1"	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_18[63:0]
1$	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_19[63:0]
0`	6	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_2[63:0]
1&	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_20[63:0]
1(	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_21[63:0]
1*	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_22[63:0]
1,	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_23[63:0]
1.	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_24[63:0]
10	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_25[63:0]
12	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_26[63:0]
14	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_27[63:0]
16	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_28[63:0]
18	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_29[63:0]
0b	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_3[63:0]
1:	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_30[63:0]
1<	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_31[63:0]
0d	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_4[63:0]
0f	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_5[63:0]
0h	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_6[63:0]
0j	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_7[63:0]
0l	2	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_8[63:0]
0n	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_352_9[63:0]
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_37
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_38
0]	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4058[1:0]
1J	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4059[63:0]
0U	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4061[63:0]
1G	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4062[63:0]
1E	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4063[63:0]
0W	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4064[63:0]
0Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_4065[63:0]
1D	91	TOP.NOOPSimTop.soc.noop.Backend_seq__T_5_0
0[	1	TOP.NOOPSimTop.soc.noop.Backend_seq__T_6_0
1g	60	TOP.NOOPSimTop.soc.noop.Backend_seq__T_80
"Q	31	TOP.NOOPSimTop.soc.noop.Backend_seq__T_81
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq_amoReq
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq_clock
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq_flushICache
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq_flushTLB
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq_intrVec[11:0]
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq_io_dmem_resp_valid
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_extra_mtip
#a	31	TOP.NOOPSimTop.soc.noop.Backend_seq_io_flush[1:0]
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_rfDest[4:0]
#V	90	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_rfSrc1[4:0]
#W	48	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_rfSrc2[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_rfWen
#T	39	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_src1Type
#U	50	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_ctrl_src2Type
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_bits_data_imm[63:0]
#P	57	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_ready
#Q	43	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_0_valid
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_ctrl_rfDest[4:0]
#_	80	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_ctrl_rfSrc1[4:0]
#`	43	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_bits_ctrl_rfSrc2[4:0]
#\	17	TOP.NOOPSimTop.soc.noop.Backend_seq_io_in_1_valid
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_dmem_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_imem_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq_io_memMMU_imem_status_sum
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq_io_redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.Backend_seq_io_redirect_valid
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq_mmio
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq_reset
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq_satp[63:0]
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq_vmEnable
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1_clock
$+	59	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_ready
$*	59	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_req_valid
f	23	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_resp_bits_rdata[63:0]
$0	59	TOP.NOOPSimTop.soc.noop.Cache_1_io_in_resp_valid
23	45	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_ready
22	5	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_resp_bits_rdata[63:0]
#s	5	TOP.NOOPSimTop.soc.noop.Cache_1_io_mmio_resp_valid
C	90	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_req_ready
V	31	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_req_valid
X	43	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_resp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_coh_resp_valid
M	47	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.noop.Cache_1_io_out_mem_resp_valid
#m	5	TOP.NOOPSimTop.soc.noop.Cache_1_mmio
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1_reset
"O	1	TOP.NOOPSimTop.soc.noop.Cache_MOUFlushICache
C:	1	TOP.NOOPSimTop.soc.noop.Cache_clock
$:	32	TOP.NOOPSimTop.soc.noop.Cache_io_empty
$;	31	TOP.NOOPSimTop.soc.noop.Cache_io_flush[1:0]
$3	218	TOP.NOOPSimTop.soc.noop.Cache_io_in_req_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache_io_in_req_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache_io_in_req_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache_io_in_req_valid
$8	199	TOP.NOOPSimTop.soc.noop.Cache_io_in_resp_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache_io_in_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.Cache_io_in_resp_ready
$7	60	TOP.NOOPSimTop.soc.noop.Cache_io_in_resp_valid
21	194	TOP.NOOPSimTop.soc.noop.Cache_io_mmio_req_bits_addr[31:0]
#p	17	TOP.NOOPSimTop.soc.noop.Cache_io_mmio_req_ready
20	1	TOP.NOOPSimTop.soc.noop.Cache_io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache_io_mmio_resp_bits_rdata[63:0]
#q	1	TOP.NOOPSimTop.soc.noop.Cache_io_mmio_resp_valid
C	90	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.noop.Cache_io_out_mem_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_reset
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_CSRSATP[63:0]
"P	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_MOUFlushTLB
#o	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1__T_37_0
#l	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1__T_38_0
#n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_amoReq
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_clock
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_csrMMU_storePF
#d	101	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_in_resp_valid
$%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_resp_bits_rdata[63:0]
$(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_mem_resp_valid
#v	101	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_ready
#u	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_reset
#M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1_vmEnable_0
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_CSRSATP[63:0]
"P	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_MOUFlushTLB
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_clock
$:	32	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_cacheEmpty
2'	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_csrMMU_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_csrMMU_status_sum
#O	31	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_flush
1Y	217	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_req_bits_addr[38:0]
";	225	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_req_bits_user[86:0]
"9	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_req_ready
":	21	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_req_valid
"@	199	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_resp_bits_rdata[63:0]
"B	195	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_resp_ready
"?	60	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_in_resp_valid
"L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_ipf
#}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_resp_bits_rdata[63:0]
$"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_mem_resp_valid
$3	218	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_req_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_req_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_req_ready
$2	21	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_req_valid
$8	199	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_resp_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_resp_ready
$7	60	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_reset
C:	1	TOP.NOOPSimTop.soc.noop.FlushableQueue_clock
"X	19	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_brIdx[3:0]
"Z	1	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_icachePF
"Y	26	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_instValid[3:0]
"[	187	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_instr[63:0]
"T	190	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_pc[38:0]
"V	190	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_bits_pnpc[38:0]
"R	69	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_ready
"S	60	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_deq_valid
"J	23	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_brIdx[3:0]
"L	1	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_icachePF
"K	26	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_instValid[3:0]
"@	199	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_instr[63:0]
"F	195	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_pc[38:0]
"H	195	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_bits_pnpc[38:0]
":	21	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_ready
"E	60	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_enq_valid
#O	31	TOP.NOOPSimTop.soc.noop.FlushableQueue_io_flush
C;	1	TOP.NOOPSimTop.soc.noop.FlushableQueue_reset
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_clock
#v	101	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_ready
#u	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_0_resp_valid
#}	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_resp_bits_rdata[63:0]
$"	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_1_resp_valid
$%	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_resp_bits_rdata[63:0]
$(	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_2_resp_valid
`	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_ready
_	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_req_valid
f	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_resp_bits_rdata[63:0]
e	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_in_3_resp_valid
$+	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_ready
$*	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_req_valid
f	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_resp_ready
$0	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1_reset
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_clock
21	194	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_bits_wmask[7:0]
#p	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_ready
20	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_resp_bits_rdata[63:0]
#q	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_0_resp_valid
23	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_ready
22	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_resp_bits_rdata[63:0]
#s	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_in_1_resp_valid
/	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_ready
Z	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_resp_ready
[	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_reset
C:	1	TOP.NOOPSimTop.soc.noop.clock
C:	1	TOP.NOOPSimTop.soc.noop.ibf_clock
"q	31	TOP.NOOPSimTop.soc.noop.ibf_io_flush
"X	19	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_brIdx[3:0]
"Z	1	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_icachePF
"Y	26	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_instValid[3:0]
"[	187	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_instr[63:0]
"T	190	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_pc[38:0]
"V	190	TOP.NOOPSimTop.soc.noop.ibf_io_in_bits_pnpc[38:0]
"R	69	TOP.NOOPSimTop.soc.noop.ibf_io_in_ready
"S	60	TOP.NOOPSimTop.soc.noop.ibf_io_in_valid
"e	15	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_brIdx
"g	1	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_crossPageIPFFix
"d	1	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_exceptionVec_12
"_	256	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_instr[31:0]
"f	12	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_isRVC
"`	256	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_pc[38:0]
"b	152	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_bits_pnpc[38:0]
"]	7	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_ready
"^	60	TOP.NOOPSimTop.soc.noop.ibf_io_out_0_valid
"n	15	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_brIdx
"p	1	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_crossPageIPFFix
"m	1	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_exceptionVec_12
"h	226	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_instr[31:0]
"o	12	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_isRVC
"i	227	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_pc[38:0]
"k	147	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_bits_pnpc[38:0]
D>	1	TOP.NOOPSimTop.soc.noop.ibf_io_out_1_valid
C;	1	TOP.NOOPSimTop.soc.noop.ibf_reset
i	1	TOP.NOOPSimTop.soc.noop.idu__T_0
#N	1	TOP.NOOPSimTop.soc.noop.idu_intrVec[11:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_crossPageIPFFix
"y	1	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_exceptionVec_12
"t	234	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_instr[31:0]
"{	7	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu_io_in_0_bits_pnpc[38:0]
"r	15	TOP.NOOPSimTop.soc.noop.idu_io_in_0_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu_io_in_0_valid
#%	15	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_crossPageIPFFix
#$	1	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_exceptionVec_12
"}	200	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_instr[31:0]
#&	9	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu_io_in_1_bits_pnpc[38:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_crossPageIPFFix
#)	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_exceptionVec_1
"y	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_exceptionVec_12
#*	9	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_exceptionVec_2
"t	234	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_intrVec_9
"{	7	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_cf_pnpc[38:0]
#:	176	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_fuOpType[6:0]
#9	72	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_fuType[2:0]
#?	1	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_isNoopTrap
#>	185	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_rfDest[4:0]
#;	165	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_rfSrc1[4:0]
#<	80	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_rfSrc2[4:0]
#=	84	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_rfWen
#7	72	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_src1Type
#8	91	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_ctrl_src2Type
#@	188	TOP.NOOPSimTop.soc.noop.idu_io_out_0_bits_data_imm[63:0]
#(	15	TOP.NOOPSimTop.soc.noop.idu_io_out_0_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu_io_out_0_valid
#%	15	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_crossPageIPFFix
#B	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_exceptionVec_1
#$	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_exceptionVec_12
D>	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_exceptionVec_2
"}	200	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_intrVec_9
#&	9	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_cf_pnpc[38:0]
#F	144	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_fuOpType[6:0]
#E	69	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_fuType[2:0]
D>	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_isNoopTrap
#J	145	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_rfDest[4:0]
#G	133	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_rfSrc1[4:0]
#H	62	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_rfSrc2[4:0]
#I	67	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_rfWen
#C	60	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_src1Type
#D	72	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_ctrl_src2Type
#K	164	TOP.NOOPSimTop.soc.noop.idu_io_out_1_bits_data_imm[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu_io_out_1_valid
#M	1	TOP.NOOPSimTop.soc.noop.idu_vmEnable
1c	37	TOP.NOOPSimTop.soc.noop.ifu__T_195_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.ifu__T_195_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.ifu__T_195_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.ifu__T_195_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.ifu__T_195_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.ifu__T_195_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.ifu__T_195_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.ifu__T_195_valid
1g	60	TOP.NOOPSimTop.soc.noop.ifu__T_80_0
"Q	31	TOP.NOOPSimTop.soc.noop.ifu__T_81_0
C:	1	TOP.NOOPSimTop.soc.noop.ifu_clock
"O	1	TOP.NOOPSimTop.soc.noop.ifu_flushICache
"P	1	TOP.NOOPSimTop.soc.noop.ifu_flushTLB
"N	31	TOP.NOOPSimTop.soc.noop.ifu_io_flushVec[3:0]
1Y	217	TOP.NOOPSimTop.soc.noop.ifu_io_imem_req_bits_addr[38:0]
";	225	TOP.NOOPSimTop.soc.noop.ifu_io_imem_req_bits_user[86:0]
"9	46	TOP.NOOPSimTop.soc.noop.ifu_io_imem_req_ready
":	21	TOP.NOOPSimTop.soc.noop.ifu_io_imem_req_valid
"@	199	TOP.NOOPSimTop.soc.noop.ifu_io_imem_resp_bits_rdata[63:0]
"B	195	TOP.NOOPSimTop.soc.noop.ifu_io_imem_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.ifu_io_imem_resp_ready
"?	60	TOP.NOOPSimTop.soc.noop.ifu_io_imem_resp_valid
"L	1	TOP.NOOPSimTop.soc.noop.ifu_io_ipf
"J	23	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_brIdx[3:0]
"L	1	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_icachePF
"K	26	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_instValid[3:0]
"@	199	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_instr[63:0]
"F	195	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_pc[38:0]
"H	195	TOP.NOOPSimTop.soc.noop.ifu_io_out_bits_pnpc[38:0]
":	21	TOP.NOOPSimTop.soc.noop.ifu_io_out_ready
"E	60	TOP.NOOPSimTop.soc.noop.ifu_io_out_valid
1[	91	TOP.NOOPSimTop.soc.noop.ifu_io_redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.ifu_io_redirect_valid
C;	1	TOP.NOOPSimTop.soc.noop.ifu_reset
C	90	TOP.NOOPSimTop.soc.noop.io_dmem_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.noop.io_dmem_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.noop.io_dmem_coh_req_ready
V	31	TOP.NOOPSimTop.soc.noop.io_dmem_coh_req_valid
X	43	TOP.NOOPSimTop.soc.noop.io_dmem_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.io_dmem_coh_resp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop.io_dmem_coh_resp_valid
M	47	TOP.NOOPSimTop.soc.noop.io_dmem_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop.io_dmem_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.io_dmem_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop.io_dmem_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop.io_dmem_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop.io_dmem_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop.io_dmem_mem_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.noop.io_dmem_mem_resp_valid
1N	1	TOP.NOOPSimTop.soc.noop.io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.io_extra_mtip
`	1	TOP.NOOPSimTop.soc.noop.io_frontend_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop.io_frontend_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop.io_frontend_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop.io_frontend_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop.io_frontend_req_ready
_	1	TOP.NOOPSimTop.soc.noop.io_frontend_req_valid
f	23	TOP.NOOPSimTop.soc.noop.io_frontend_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.io_frontend_resp_bits_rdata[63:0]
e	1	TOP.NOOPSimTop.soc.noop.io_frontend_resp_valid
C	90	TOP.NOOPSimTop.soc.noop.io_imem_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop.io_imem_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.io_imem_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop.io_imem_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop.io_imem_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop.io_imem_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop.io_imem_mem_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.noop.io_imem_mem_resp_valid
/	45	TOP.NOOPSimTop.soc.noop.io_mmio_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop.io_mmio_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop.io_mmio_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop.io_mmio_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.noop.io_mmio_req_ready
Z	5	TOP.NOOPSimTop.soc.noop.io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.io_mmio_resp_bits_rdata[63:0]
[	5	TOP.NOOPSimTop.soc.noop.io_mmio_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.reset
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.amoReq
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.clock
1c	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_195_valid
&E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_230
&G	57	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_233
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_234
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_237
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_239
&J	29	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_245
&K	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_249
&I	107	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_252
&H	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_255
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_37_0
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_38_0
0]	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4058[1:0]
1J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4059[63:0]
0U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4061[63:0]
1G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4062[63:0]
1E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4063[63:0]
0W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4064[63:0]
0Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_4065[63:0]
1g	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_80
"Q	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu__T_81
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_amoReq
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_clock
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_commitPipeline2
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_flushICache
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_flushTLB
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_intrVec[11:0]
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__dmem_resp_valid
&^	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__flush
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__forward_0_fuType[2:0]
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__forward_0_valid
&B	108	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__forward_0_wb_rfData[63:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__forward_0_wb_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__forward_0_wb_rfWen
5R	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_brIdx
5T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_crossPageIPFFix
5C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_exceptionVec_1
5E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_exceptionVec_12
5D	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_exceptionVec_2
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_instr[31:0]
5F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_0
5G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_1
5P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_10
5Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_11
5H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_2
5I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_3
5J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_4
5K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_5
5L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_6
5M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_7
5N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_8
5O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_intrVec_9
5S	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_isRVC
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_pc[38:0]
5A	67	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_cf_pnpc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_ctrl_fuOpType[6:0]
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_ctrl_fuType[2:0]
5V	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_ctrl_isNoopTrap
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_ctrl_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_ctrl_rfWen
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_data_imm[63:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_data_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_0_data_src2[63:0]
5]	110	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_cf_instr[31:0]
5`	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_cf_isRVC
5^	111	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_cf_pc[38:0]
5b	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_ctrl_fuOpType[6:0]
5a	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_ctrl_fuType[2:0]
5c	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_bits_1_ctrl_rfDest[4:0]
&9	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_ready
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__in_valid
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_dmem_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_imem_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__memMMU_imem_status_sum
&T	92	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_commits_0[63:0]
&V	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_commits_1[63:0]
&X	56	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_commits_2[63:0]
&Z	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_commits_3[63:0]
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_cf_instr[31:0]
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_cf_pc[38:0]
&M	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_cf_redirect_target[38:0]
&O	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_cf_redirect_valid
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_ctrl_fuType[2:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_ctrl_rfDest[4:0]
&P	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_decode_ctrl_rfWen
&R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_intrNO[63:0]
&Q	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_0_isMMIO
&\	51	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_1_commits_0[63:0]
5]	110	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_1_decode_cf_instr[31:0]
5a	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_1_decode_ctrl_fuType[2:0]
5c	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_bits_1_decode_ctrl_rfDest[4:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_ready
&L	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io__out_valid
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io_extra_mtip
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_io_in_valid
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_mmio
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_reset
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_satp[63:0]
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu_vmEnable
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.flushICache
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.flushTLB
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.intrVec[11:0]
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.io_dmem_resp_valid
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_extra_mtip
#a	31	TOP.NOOPSimTop.soc.noop.Backend_seq.io_flush[1:0]
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_rfDest[4:0]
#V	90	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_rfSrc1[4:0]
#W	48	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_rfSrc2[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_rfWen
#T	39	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_src1Type
#U	50	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_ctrl_src2Type
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_bits_data_imm[63:0]
#P	57	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_ready
#Q	43	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_0_valid
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_ctrl_rfDest[4:0]
#_	80	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_ctrl_rfSrc1[4:0]
#`	43	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_bits_ctrl_rfSrc2[4:0]
#\	17	TOP.NOOPSimTop.soc.noop.Backend_seq.io_in_1_valid
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_dmem_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_imem_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.io_memMMU_imem_status_sum
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq.io_redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.Backend_seq.io_redirect_valid
&E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_230_0
&G	57	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_233_0
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_234_0
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_237_0
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_239_0
&J	29	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_245_0
&K	11	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_249_0
&I	107	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_252_0
&H	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_255_0
D;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_0[63:0]
0^	8	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_1[63:0]
0p	10	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_10[63:0]
0r	9	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_11[63:0]
0t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_12[63:0]
0v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_13[63:0]
0x	9	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_14[63:0]
0z	10	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_15[63:0]
0|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_16[63:0]
0~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_17[63:0]
1"	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_18[63:0]
1$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_19[63:0]
0`	6	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_2[63:0]
1&	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_20[63:0]
1(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_21[63:0]
1*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_22[63:0]
1,	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_23[63:0]
1.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_24[63:0]
10	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_25[63:0]
12	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_26[63:0]
14	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_27[63:0]
16	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_28[63:0]
18	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_29[63:0]
0b	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_3[63:0]
1:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_30[63:0]
1<	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_31[63:0]
0d	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_4[63:0]
0f	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_5[63:0]
0h	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_6[63:0]
0j	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_7[63:0]
0l	2	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_8[63:0]
0n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu__T_352_0_9[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_clock
&D	31	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_flush
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_forward_0_fuType[2:0]
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_forward_0_valid
&B	108	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_forward_0_wb_rfData[63:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_forward_0_wb_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_forward_0_wb_rfWen
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_rfDest[4:0]
#V	90	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_rfSrc1[4:0]
#W	48	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_rfSrc2[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_rfWen
#T	39	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_src1Type
#U	50	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_ctrl_src2Type
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_bits_data_imm[63:0]
#P	57	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_ready
#Q	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_0_valid
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_ctrl_rfDest[4:0]
#_	80	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_ctrl_rfSrc1[4:0]
#`	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_bits_ctrl_rfSrc2[4:0]
#\	17	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_in_1_valid
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_ctrl_rfDest[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_ctrl_rfWen
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_data_imm[63:0]
&;	103	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_data_src1[63:0]
&=	88	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_0_data_src2[63:0]
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_ctrl_rfDest[4:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_bits_1_pipeline2
&9	59	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_ready
&:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_out_valid
&@	83	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_wb_0_rfData[63:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_wb_0_rfDest[4:0]
&?	71	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_wb_0_rfWen
58	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_wb_1_rfData[63:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_io_wb_1_rfDest[4:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu_reset
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq.mmio
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.reset
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.satp[63:0]
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.vmEnable
1@	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_11_0[63:0]
1?	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_12_0[31:0]
1I	5	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_13_0
1>	4	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_16_0
0\	6	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_19_0
1B	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_20_0[63:0]
1D	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_5_0
0[	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu__T_6_0
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_clock
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_commitPipeline2_0
5n	77	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_commits_0[63:0]
5p	21	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_commits_1[63:0]
5r	24	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_commits_2[63:0]
5t	3	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_commits_3[63:0]
5e	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_cf_instr[31:0]
5f	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_cf_pc[38:0]
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_cf_redirect_target[38:0]
5h	31	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_cf_redirect_valid
5i	33	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_ctrl_fuType[2:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_ctrl_rfDest[4:0]
5j	32	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_decode_ctrl_rfWen
5l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_intrNO[63:0]
5k	5	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_0_isMMIO
5x	45	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_1_commits_0[63:0]
5v	97	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_1_decode_cf_instr[31:0]
5w	36	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_1_decode_ctrl_fuType[2:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_bits_1_decode_ctrl_rfDest[4:0]
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__in_valid
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__redirect_valid
&@	83	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__wb_0_rfData[63:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__wb_0_rfDest[4:0]
&?	71	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__wb_0_rfWen
58	45	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__wb_1_rfData[63:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io__wb_1_rfDest[4:0]
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu_io_in_valid
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_clk
6%	1230	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_cycleCnt[63:0]
6"	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_instrCnt[63:0]
6$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_isNoopTrap
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_reset
6)	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_trapCode[31:0]
6*	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor_trapPC[63:0]
5`	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2_io_cfIn_isRVC
5^	111	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2_io_cfIn_pc[38:0]
5b	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2_io_in_bits_func[6:0]
&\	51	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2_io_out_bits[63:0]
1c	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_195_0_valid
&x	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_201_0
&z	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_202_0
'$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_207_0
'"	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_213_0
&y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_218_0
&t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_224_0
&}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_229_0
&w	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_235_0
&u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_240_0
'!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_246_0
&~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_250_0
'%	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_254_0
&|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_256_0
'#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_258_0
&v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_260_0
&{	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu__T_262_0
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_clock
5R	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_cfIn_brIdx
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_cfIn_instr[31:0]
5S	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_cfIn_isRVC
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_cfIn_pc[38:0]
5A	67	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_cfIn_pnpc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_in_bits_src2[63:0]
&p	63	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_in_valid
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_offset[63:0]
&T	92	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_out_ready
&p	63	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_out_valid
&q	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_redirect_target[38:0]
&s	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_io_redirect_valid
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu_reset
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.amoReq
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.clock
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.commitPipeline2
'$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom1
'"	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom2
&y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom3
&t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom4
&}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom5
&w	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom6
&u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom7
'!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_Custom8
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_LSUADDR[63:0]
&x	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpBRight
&z	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpBWrong
&|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpIRight
'#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpIWrong
&~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpJRight
'%	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpJWrong
&v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpRRight
&{	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_MbpRWrong
0]	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4058_0[1:0]
1J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4059_0[63:0]
0U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4061_0[63:0]
1G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4062_0[63:0]
1E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4063_0[63:0]
0W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4064_0[63:0]
0Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr__T_4065_0[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_clock
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_intrVec_0[11:0]
5T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_crossPageIPFFix
5C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_exceptionVec_1
5E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_exceptionVec_12
5D	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_exceptionVec_2
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_exceptionVec_4
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_exceptionVec_6
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_instr[31:0]
5F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_0
5G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_1
5P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_10
5Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_11
5H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_2
5I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_3
5J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_4
5K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_5
5L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_6
5M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_7
5N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_8
5O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_intrVec_9
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_cfIn_pc[38:0]
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_dmemMMU_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_imemMMU_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_imemMMU_status_sum
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_in_bits_src2[63:0]
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_in_valid
'6	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_instrValid
&R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_intrNO[63:0]
&Z	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_out_ready
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_out_valid
'3	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_redirect_target[38:0]
'5	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_redirect_valid
'7	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_io_wenFix
5|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_lrAddr_0[63:0]
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_mtip_0
6$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_nooptrap_0
&K	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondDst2Conflict
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondISU1Issue
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondISU2Issue
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondISUIssue
&I	107	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondInst2NotALU
&H	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondInst2NotReady
'9	47	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMaluInstr
'8	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMbruInstr
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMcsrInstr
&G	57	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMexuBusy
"Q	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMifuFlush
1g	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMimemStall
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMinstret
'+	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMloadInstr
5z	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMloadStall
''	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMlsuInstr
'1	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMmduInstr
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMmmioInstr
6!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMmulInstr
&E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMrawStall
5{	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMstoreStall
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondMultiCommit
&J	29	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCntCondSrc2NotReady
6%	1230	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCnts_0_0[63:0]
6"	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_perfCnts_2_0[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_reset
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_satp_0[63:0]
',	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_set_lr
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_set_lr_addr[63:0]
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr_set_lr_val
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.flushICache
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.flushTLB
';	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.fuValids_1
'<	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.fuValids_3
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.intrVec[11:0]
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__dmem_resp_valid
&^	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__flush
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__forward_0_fuType[2:0]
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__forward_0_valid
&B	108	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__forward_0_wb_rfData[63:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__forward_0_wb_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__forward_0_wb_rfWen
5R	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_brIdx
5T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_crossPageIPFFix
5C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_exceptionVec_1
5E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_exceptionVec_12
5D	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_exceptionVec_2
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_instr[31:0]
5F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_0
5G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_1
5P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_10
5Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_11
5H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_2
5I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_3
5J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_4
5K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_5
5L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_6
5M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_7
5N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_8
5O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_intrVec_9
5S	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_isRVC
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_pc[38:0]
5A	67	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_cf_pnpc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_ctrl_fuOpType[6:0]
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_ctrl_fuType[2:0]
5V	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_ctrl_isNoopTrap
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_ctrl_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_ctrl_rfWen
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_data_imm[63:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_data_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_0_data_src2[63:0]
5]	110	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_cf_instr[31:0]
5`	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_cf_isRVC
5^	111	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_cf_pc[38:0]
5b	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_ctrl_fuOpType[6:0]
5a	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_ctrl_fuType[2:0]
5c	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_bits_1_ctrl_rfDest[4:0]
&9	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_ready
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__in_valid
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_dmem_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_imem_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__memMMU_imem_status_sum
&T	92	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_commits_0[63:0]
&V	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_commits_1[63:0]
&X	56	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_commits_2[63:0]
&Z	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_commits_3[63:0]
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_cf_instr[31:0]
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_cf_pc[38:0]
&M	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_cf_redirect_target[38:0]
&O	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_cf_redirect_valid
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_ctrl_fuType[2:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_ctrl_rfDest[4:0]
&P	40	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_decode_ctrl_rfWen
&R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_intrNO[63:0]
&Q	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_0_isMMIO
&\	51	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_1_commits_0[63:0]
5]	110	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_1_decode_cf_instr[31:0]
5a	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_1_decode_ctrl_fuType[2:0]
5c	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_bits_1_decode_ctrl_rfDest[4:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_ready
&L	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io__out_valid
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io_extra_meip_0
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io_extra_mtip
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.io_in_valid
6,	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.isBru
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsuTlbPF
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_DTLBENABLE
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_DTLBFINISH
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_DTLBPF
'+	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu__T_193
5z	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu__T_201_0
5{	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu__T_205
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_amoReq_0
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_clock
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dmem_resp_valid
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__dtlbPF
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__in_bits_src1[63:0]
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__in_bits_src2[63:0]
'&	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__in_valid
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__instr[31:0]
'(	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__isMMIO
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__loadAddrMisaligned
&V	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__out_ready
''	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__out_valid
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__storeAddrMisaligned
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io__wdata[63:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io_in_bits_src1[63:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_io_isMMIO
5|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_lr_addr[63:0]
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_lsuMMIO_0
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_reset
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_setLrAddr_0[63:0]
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_setLrVal_0
',	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu_setLr_0
6!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu__T_78_0
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_clock
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_in_bits_src2[63:0]
5~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_in_ready
'0	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_in_valid
&X	56	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_out_ready
'1	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu_reset
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mmio
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_flushICache_0
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_flushTLB_0
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_io_cfIn_pc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_io_in_bits_func[6:0]
':	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_io_in_valid
6'	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_io_redirect_target[38:0]
':	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou_io_redirect_valid
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.reset
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.satp[63:0]
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.vmEnable
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.clk
6%	1230	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.cycleCnt[63:0]
6"	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.instrCnt[63:0]
6$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.isNoopTrap
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.reset
6)	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.trapCode[31:0]
6*	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.Monitor.trapPC[63:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu
'=	103	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.adderRes[64:0]
'J	93	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.aluRes[64:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.clock
5R	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_cfIn_brIdx
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_cfIn_instr[31:0]
5S	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_cfIn_isRVC
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_cfIn_pc[38:0]
5A	67	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_cfIn_pnpc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_in_bits_src2[63:0]
&p	63	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_in_valid
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_offset[63:0]
&T	92	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_out_ready
&p	63	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_out_valid
&q	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_redirect_target[38:0]
&s	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.io_redirect_valid
6-	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.isAdderSub
6.	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.isBranch
6,	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.isBru
'P	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.predictWrong
'G	97	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.res[64:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.reset
'F	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.shamt[5:0]
'D	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.shsrc1[63:0]
'C	63	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.slt
'B	65	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.sltu
'M	37	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.taken
'N	106	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.target[38:0]
'@	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu.xorRes[63:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2
'Q	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.adderRes[64:0]
'X	26	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.aluRes[64:0]
5`	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.io_cfIn_isRVC
5^	111	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.io_cfIn_pc[38:0]
5b	81	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.io_in_bits_func[6:0]
&\	51	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.io_out_bits[63:0]
6/	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.isAdderSub
60	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.isBru
'U	34	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.res[64:0]
'T	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.alu2.sltu
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr
'$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom1
'"	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom2
&y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom3
&t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom4
&}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom5
&w	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom6
&u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom7
'!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.Custom8
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.LSUADDR[63:0]
&x	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpBRight
&z	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpBWrong
&|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpIRight
'#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpIWrong
&~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpJRight
'%	15	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpJWrong
&v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpRRight
&{	7	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.MbpRWrong
:9	65	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.addr[11:0]
(_	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.causeNO[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.clock
(Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.csrExceptionVec_11
(\	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.csrExceptionVec_2
([	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.csrExceptionVec_8
(Z	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.csrExceptionVec_9
::	73	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.csri[63:0]
(b	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.deleg[63:0]
(d	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.delegS
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.dmemAddrMisalignedAddr[38:0]
(^	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.exceptionNO[3:0]
(H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.hasInstrPageFault
(J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.ideleg[63:0]
:@	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrNO[3:0]
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVec[11:0]
(L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_0
(M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_1
(V	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_10
(W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_11
(N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_2
(O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_3
(P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_4
(Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_5
(R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_6
(S	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_7
(T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_8
(U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVecEnable_9
#N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.intrVec_0[11:0]
5T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_crossPageIPFFix
5C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_exceptionVec_1
5E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_exceptionVec_12
5D	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_exceptionVec_2
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_exceptionVec_4
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_exceptionVec_6
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_instr[31:0]
5F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_0
5G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_1
5P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_10
5Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_11
5H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_2
5I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_3
5J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_4
5K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_5
5L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_6
5M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_7
5N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_8
5O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_intrVec_9
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_cfIn_pc[38:0]
2,	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_dmemMMU_storePF
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_imemMMU_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_imemMMU_status_sum
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_in_bits_src2[63:0]
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_in_valid
'6	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_instrValid
&R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_intrNO[63:0]
&Z	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_out_ready
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_out_valid
'3	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_redirect_target[38:0]
'5	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_redirect_valid
'7	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.io_wenFix
(G	4	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.isEcall
:<	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.isIllegalAddr
:=	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.isMret
:>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.isSret
:?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.isUret
7V	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.lr
5|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.lrAddr[63:0]
5|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.lrAddr_0[63:0]
6l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mcause[63:0]
6j	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mcounteren[63:0]
72	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.medeleg[63:0]
1N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.meip_0
6p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mepc[63:0]
74	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mideleg[63:0]
6r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mie[63:0]
(I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mipRaiseIntr_e_s
6t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mipReg[63:0]
(?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_e_h
(@	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_e_m
(>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_e_s
(=	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_e_u
(7	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_s_h
(8	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_s_m
(6	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_s_s
(5	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_s_u
(;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_t_h
(<	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_t_m
(:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_t_s
(9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mip_t_u
6v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.misa[63:0]
76	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mscratch[63:0]
6x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatus[63:0]
7'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_fs[1:0]
7%	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_hpp[1:0]
6|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_ie_h
6}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_ie_m
6{	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_ie_s
6z	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_ie_u
7&	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_mpp[1:0]
7)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_mprv
2)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_mxr
7-	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pad0[8:0]
70	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pad1[26:0]
7"	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pie_h
7#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pie_m
7!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pie_s
6~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_pie_u
71	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_sd
7$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_spp
2(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_sum
7/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_sxl[1:0]
7,	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_tsr
7*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_tvm
7+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_tw
7.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_uxl[1:0]
7(	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mstatusStruct_xs[1:0]
1M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mtip_0
6n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mtval[63:0]
6h	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.mtvec[63:0]
6$	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.nooptrap_0
&K	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondDst2Conflict
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondISU1Issue
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondISU2Issue
&F	99	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondISUIssue
&I	107	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondInst2NotALU
&H	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondInst2NotReady
'9	47	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMaluInstr
'8	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMbruInstr
'2	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMcsrInstr
&G	57	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMexuBusy
"Q	31	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMifuFlush
1g	60	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMimemStall
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMinstret
'+	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMloadInstr
5z	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMloadStall
''	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMlsuInstr
'1	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMmduInstr
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMmmioInstr
6!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMmulInstr
&E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMrawStall
5{	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMstoreStall
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondMultiCommit
&J	29	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCntCondSrc2NotReady
6%	1230	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_0[63:0]
6%	1230	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_0_0[63:0]
7W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_1[63:0]
7g	14	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_10[63:0]
9_	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_100[63:0]
9a	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_101[63:0]
9c	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_102[63:0]
9e	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_103[63:0]
9g	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_104[63:0]
9i	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_105[63:0]
9k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_106[63:0]
9m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_107[63:0]
9o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_108[63:0]
9q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_109[63:0]
7i	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_11[63:0]
9s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_110[63:0]
9u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_111[63:0]
9w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_112[63:0]
9y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_113[63:0]
9{	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_114[63:0]
9}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_115[63:0]
:!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_116[63:0]
:#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_117[63:0]
:%	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_118[63:0]
:'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_119[63:0]
7k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_12[63:0]
:)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_120[63:0]
:+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_121[63:0]
:-	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_122[63:0]
:/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_123[63:0]
:1	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_124[63:0]
:3	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_125[63:0]
:5	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_126[63:0]
:7	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_127[63:0]
7m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_13[63:0]
7o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_14[63:0]
7q	16	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_15[63:0]
7s	10	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_16[63:0]
7u	6	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_17[63:0]
7w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_18[63:0]
7y	8	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_19[63:0]
6"	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_2[63:0]
7{	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_20[63:0]
7}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_21[63:0]
8!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_22[63:0]
8#	4	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_23[63:0]
8%	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_24[63:0]
8'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_25[63:0]
8)	4	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_26[63:0]
8+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_27[63:0]
8-	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_28[63:0]
8/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_29[63:0]
6"	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_2_0[63:0]
7Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_3[63:0]
81	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_30[63:0]
83	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_31[63:0]
85	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_32[63:0]
87	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_33[63:0]
89	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_34[63:0]
8;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_35[63:0]
8=	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_36[63:0]
8?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_37[63:0]
8A	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_38[63:0]
8C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_39[63:0]
7[	1044	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_4[63:0]
8E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_40[63:0]
8G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_41[63:0]
8I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_42[63:0]
8K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_43[63:0]
8M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_44[63:0]
8O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_45[63:0]
8Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_46[63:0]
8S	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_47[63:0]
8U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_48[63:0]
8W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_49[63:0]
7]	34	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_5[63:0]
8Y	270	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_50[63:0]
8[	119	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_51[63:0]
8]	141	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_52[63:0]
8_	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_53[63:0]
8a	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_54[63:0]
8c	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_55[63:0]
8e	21	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_56[63:0]
8g	6	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_57[63:0]
8i	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_58[63:0]
8k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_59[63:0]
7_	25	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_6[63:0]
8m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_60[63:0]
8o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_61[63:0]
8q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_62[63:0]
8s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_63[63:0]
8u	97	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_64[63:0]
8w	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_65[63:0]
8y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_66[63:0]
8{	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_67[63:0]
8}	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_68[63:0]
9!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_69[63:0]
7a	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_7[63:0]
9#	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_70[63:0]
9%	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_71[63:0]
9'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_72[63:0]
9)	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_73[63:0]
9+	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_74[63:0]
9-	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_75[63:0]
9/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_76[63:0]
91	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_77[63:0]
93	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_78[63:0]
95	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_79[63:0]
7c	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_8[63:0]
97	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_80[63:0]
99	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_81[63:0]
9;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_82[63:0]
9=	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_83[63:0]
9?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_84[63:0]
9A	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_85[63:0]
9C	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_86[63:0]
9E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_87[63:0]
9G	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_88[63:0]
9I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_89[63:0]
7e	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_9[63:0]
9K	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_90[63:0]
9M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_91[63:0]
9O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_92[63:0]
9Q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_93[63:0]
9S	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_94[63:0]
9U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_95[63:0]
9W	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_96[63:0]
9Y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_97[63:0]
9[	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_98[63:0]
9]	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.perfCnts_99[63:0]
7@	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpaddr0[63:0]
7B	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpaddr1[63:0]
7D	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpaddr2[63:0]
7F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpaddr3[63:0]
78	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpcfg0[63:0]
7:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpcfg1[63:0]
7<	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpcfg2[63:0]
7>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.pmpcfg3[63:0]
2'	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.priviledgeMode[1:0]
'7	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.raiseException
(a	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.raiseExceptionIntr
(]	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.raiseExceptionVec[15:0]
(X	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.raiseIntr
(A	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.rdata[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.reset
(F	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.resetSatp
(g	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.retTarget[38:0]
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.satp[63:0]
2.	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.satp_0[63:0]
7N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.scause[63:0]
7T	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.scounteren[63:0]
7L	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.sepc[63:0]
',	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.set_lr
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.set_lr_addr[63:0]
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.set_lr_val
7J	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.sieMask[63:0]
7R	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.sscratch[63:0]
7P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.stval[63:0]
7H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.stvec[63:0]
(e	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.trapTarget[38:0]
(i	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.tvalWen
(C	4	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.wdata[63:0]
(E	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.csr.wen
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.DTLBENABLE
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.DTLBFINISH
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.DTLBPF
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.amoReq
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.amoReq_0
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU_io_func[6:0]
64	38	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU_io_isWordOp
'b	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU_io_result[63:0]
62	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU_io_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU_io_src2[63:0]
62	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomMemReg[63:0]
67	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomRegReg[63:0]
'd	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomReq
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.clock
65	73	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.funct3[2:0]
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dmem_resp_valid
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__dtlbPF
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__in_bits_src1[63:0]
5[	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__in_bits_src2[63:0]
'&	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__in_valid
5>	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__instr[31:0]
'(	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__isMMIO
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__loadAddrMisaligned
&V	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__out_ready
''	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__out_valid
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__storeAddrMisaligned
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io__wdata[63:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io_in_bits_src1[63:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.io_isMMIO
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lrReq
5|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lr_addr[63:0]
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_DTLBENABLE
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_DTLBFINISH
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_DTLBPF
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_ISAMO2
'+	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit__T_193_0
5z	27	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit__T_201_1
5{	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit__T_205_0
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_clock
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_resp_ready
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dmem_resp_valid
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__dtlbPF
'\	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__in_bits_func[6:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__in_bits_src1[63:0]
'[	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__in_valid
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__isMMIO
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__loadAddrMisaligned
'^	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__out_bits[63:0]
61	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__out_ready
']	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__out_valid
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__storeAddrMisaligned
'`	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io__wdata[63:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io_in_bits_src1[63:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_io_isMMIO
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit_reset
#m	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsuMMIO_0
69	5	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.mmioReg
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.reset
'f	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.scInvalid
'e	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.scReq
',	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLr
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLrAddr[63:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLrAddr_0[63:0]
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLrVal
'/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLrVal_0
',	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.setLr_0
66	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.state[2:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU
'p	91	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.adderRes[64:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.io_func[6:0]
64	38	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.io_isWordOp
'b	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.io_result[63:0]
62	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.io_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.io_src2[63:0]
6-	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.isAdderSub
'w	90	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.res[64:0]
'v	62	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.slt
'u	46	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.sltu
's	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.atomALU.xorRes[63:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit
#M	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.DTLBENABLE
#o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.DTLBFINISH
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.DTLBPF
#n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.ISAMO2
'o	9	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.addrAligned
6:	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.addrLatch[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.clock
#d	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_resp_ready
#j	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dmem_resp_valid
#l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__dtlbPF
'\	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__in_bits_func[6:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__in_bits_src1[63:0]
'[	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__in_valid
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__isMMIO
')	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__loadAddrMisaligned
'^	42	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__out_bits[63:0]
61	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__out_ready
']	59	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__out_valid
'*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__storeAddrMisaligned
'`	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io__wdata[63:0]
'-	101	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io_in_bits_src1[63:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.io_isMMIO
'g	11	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.isStore
'h	13	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.partialLoad
6=	30	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.rdataLatch[63:0]
'm	24	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.rdataPartialLoad[63:0]
'k	54	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.rdataSel[63:0]
'j	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.reqWmask[14:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.reset
'i	38	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.size[1:0]
6<	72	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.lsu.lsExecUnit.state[1:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.clock
(*	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.divRes[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_clock
(!	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_in_bits_0[63:0]
(#	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_in_bits_1[63:0]
6H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_in_ready
'~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_in_valid
(&	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_out_bits[127:0]
6I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_out_valid
(%	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_io_sign
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div_reset
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_in_bits_func[6:0]
5W	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_in_bits_src1[63:0]
5Y	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_in_bits_src2[63:0]
5~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_in_ready
'0	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_in_valid
&X	56	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_out_bits[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_out_ready
'1	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.io_out_valid
6J	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.isDiv
(.	45	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.isDivReg
(%	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.isDivSign
6K	33	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.isW
6L	77	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mulRes[63:0]
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_clock
'{	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_in_bits_0[64:0]
6@	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_in_bits_1[64:0]
6?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_in_ready
'z	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_in_valid
6C	72	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_out_bits[129:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_out_ready
6!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul_reset
(,	55	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.res[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.reset
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div
(1	21	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.aSign
6Z	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.aSignReg
(2	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.aVal[63:0]
6^	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.aValx2Reg[64:0]
6\	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.bReg[63:0]
(4	3	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.bSign
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.clock
(0	44	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.divBy0
6U	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.hi[64:0]
(!	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_in_bits_0[63:0]
(#	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_in_bits_1[63:0]
6H	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_in_ready
'~	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_in_valid
(&	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_out_bits[127:0]
6I	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_out_valid
(%	43	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.io_sign
6X	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.lo[63:0]
(/	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.newReq
6[	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.qSignReg
6b	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.r[63:0]
6d	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.resQ[63:0]
6f	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.resR[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.reset
6P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.shiftReg[128:0]
6O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.state[2:0]
6a	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.div.value[5:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul
6N	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.busy
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.clock
'{	87	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_in_bits_0[64:0]
6@	74	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_in_bits_1[64:0]
6?	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_in_ready
'z	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_in_valid
6C	72	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_out_bits[129:0]
D9	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_out_ready
6!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mdu.mul.reset
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.flushICache
"O	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.flushICache_0
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.flushTLB
"P	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.flushTLB_0
5?	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.io_cfIn_pc[38:0]
5U	84	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.io_in_bits_func[6:0]
':	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.io_in_valid
6'	117	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.io_redirect_target[38:0]
':	1	TOP.NOOPSimTop.soc.noop.Backend_seq.exu.mou.io_redirect_valid
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.isu
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.clock
&`	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.dontForward1
&_	59	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.forwardRfWen_0
&m	29	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.inst2IsALUInst
&D	31	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_flush
5=	41	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_forward_0_fuType[2:0]
5:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_forward_0_valid
&B	108	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_forward_0_wb_rfData[63:0]
5<	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_forward_0_wb_rfDest[4:0]
5;	40	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_forward_0_wb_rfWen
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_rfDest[4:0]
#V	90	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_rfSrc1[4:0]
#W	48	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_rfSrc2[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_rfWen
#T	39	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_src1Type
#U	50	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_ctrl_src2Type
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_bits_data_imm[63:0]
#P	57	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_ready
#Q	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_0_valid
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_ctrl_rfDest[4:0]
#_	80	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_ctrl_rfSrc1[4:0]
#`	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_bits_ctrl_rfSrc2[4:0]
#\	17	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_in_1_valid
1z	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_brIdx
1|	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_crossPageIPFFix
1k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_exceptionVec_1
1m	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_exceptionVec_12
1l	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_exceptionVec_2
1h	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_instr[31:0]
1n	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_0
1o	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_1
1x	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_10
1y	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_11
1p	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_2
1q	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_3
1r	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_4
1s	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_5
1t	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_6
1u	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_7
1v	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_8
1w	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_intrVec_9
1{	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_isRVC
#R	137	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_pc[38:0]
1i	87	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_cf_pnpc[38:0]
1~	98	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_ctrl_fuOpType[6:0]
1}	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_ctrl_fuType[2:0]
2!	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_ctrl_isNoopTrap
#Y	100	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_ctrl_rfDest[4:0]
#X	46	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_ctrl_rfWen
#Z	116	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_data_imm[63:0]
&;	103	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_data_src1[63:0]
&=	88	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_0_data_src2[63:0]
2"	118	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_cf_instr[31:0]
2%	5	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_cf_isRVC
2#	119	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_cf_pc[38:0]
#^	86	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_ctrl_fuOpType[6:0]
#]	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_ctrl_fuType[2:0]
2&	81	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_ctrl_rfDest[4:0]
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_bits_1_pipeline2
&9	59	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_ready
&:	43	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_out_valid
&@	83	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_wb_0_rfData[63:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_wb_0_rfDest[4:0]
&?	71	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_wb_0_rfWen
58	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_wb_1_rfData[63:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.io_wb_1_rfDest[4:0]
&o	148	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.isuFireSetMask[31:0]
C;	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.reset
&c	49	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src1DependEX
&e	11	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src1DependWB
&i	11	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src1Forward
&g	49	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src1ForwardNextCycle
&k	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src1Ready
&d	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src2DependEX
&f	9	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src2DependWB
&j	9	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src2Forward
&h	3	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src2ForwardNextCycle
&l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src2Ready
&a	45	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src3DependIS
&b	1	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.src4DependIS
&n	83	TOP.NOOPSimTop.soc.noop.Backend_seq.isu.wbClearMask[31:0]
Scope: TOP.NOOPSimTop.soc.noop.Backend_seq.wbu
C:	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.clock
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.commitPipeline2
D>	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.commitPipeline2_0
5n	77	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_commits_0[63:0]
5p	21	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_commits_1[63:0]
5r	24	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_commits_2[63:0]
5t	3	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_commits_3[63:0]
5e	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_cf_instr[31:0]
5f	102	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_cf_pc[38:0]
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_cf_redirect_target[38:0]
5h	31	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_cf_redirect_valid
5i	33	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_ctrl_fuType[2:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_ctrl_rfDest[4:0]
5j	32	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_decode_ctrl_rfWen
5l	1	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_intrNO[63:0]
5k	5	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_0_isMMIO
5x	45	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_1_commits_0[63:0]
5v	97	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_1_decode_cf_instr[31:0]
5w	36	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_1_decode_ctrl_fuType[2:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_bits_1_decode_ctrl_rfDest[4:0]
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__in_valid
1[	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__redirect_valid
&@	83	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__wb_0_rfData[63:0]
56	70	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__wb_0_rfDest[4:0]
&?	71	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__wb_0_rfWen
58	45	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__wb_1_rfData[63:0]
57	64	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io__wb_1_rfDest[4:0]
5d	91	TOP.NOOPSimTop.soc.noop.Backend_seq.wbu.io_in_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache
"O	1	TOP.NOOPSimTop.soc.noop.Cache.MOUFlushICache
$3	218	TOP.NOOPSimTop.soc.noop.Cache.arb_io_in_0_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.arb_io_in_0_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.arb_io_in_0_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.arb_io_in_0_valid
$3	218	TOP.NOOPSimTop.soc.noop.Cache.arb_io_out_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.arb_io_out_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.arb_io_out_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.arb_io_out_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache.clock
C:	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_clock
)\	218	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_req_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_resp_data_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_resp_data_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_resp_data_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_0_resp_data_3_data[63:0]
;[	51	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_req_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_req_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_req_valid
*!	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_resp_data_0_data[63:0]
*#	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_resp_data_1_data[63:0]
*%	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_resp_data_2_data[63:0]
*'	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_r_1_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_w_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_w_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_w_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray_reset
$:	32	TOP.NOOPSimTop.soc.noop.Cache.io_empty
$;	31	TOP.NOOPSimTop.soc.noop.Cache.io_flush[1:0]
$3	218	TOP.NOOPSimTop.soc.noop.Cache.io_in_req_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.io_in_req_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.io_in_req_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.io_in_req_valid
$8	199	TOP.NOOPSimTop.soc.noop.Cache.io_in_resp_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache.io_in_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.Cache.io_in_resp_ready
$7	60	TOP.NOOPSimTop.soc.noop.Cache.io_in_resp_valid
21	194	TOP.NOOPSimTop.soc.noop.Cache.io_mmio_req_bits_addr[31:0]
#p	17	TOP.NOOPSimTop.soc.noop.Cache.io_mmio_req_ready
20	1	TOP.NOOPSimTop.soc.noop.Cache.io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache.io_mmio_resp_bits_rdata[63:0]
#q	1	TOP.NOOPSimTop.soc.noop.Cache.io_mmio_resp_valid
C	90	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_resp_bits_rdata[63:0]
G	129	TOP.NOOPSimTop.soc.noop.Cache.io_out_mem_resp_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_clock
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_req_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_r_0_resp_data_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_w_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_w_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_w_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_w_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray_io_w_req_valid
0E	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray_reset
C;	1	TOP.NOOPSimTop.soc.noop.Cache.reset
)\	218	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_req_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_resp_data_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_resp_data_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_resp_data_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s1_io_dataReadBus_resp_data_3_data[63:0]
$3	218	TOP.NOOPSimTop.soc.noop.Cache.s1_io_in_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.s1_io_in_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.s1_io_in_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.s1_io_in_valid
)M	54	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_req_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.s1_io_metaReadBus_resp_data_3_valid
$3	218	TOP.NOOPSimTop.soc.noop.Cache.s1_io_out_bits_req_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.s1_io_out_bits_req_user[86:0]
)I	61	TOP.NOOPSimTop.soc.noop.Cache.s1_io_out_ready
)J	150	TOP.NOOPSimTop.soc.noop.Cache.s1_io_out_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache.s2_clock
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataReadResp_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataReadResp_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataReadResp_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataReadResp_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataWriteBus_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataWriteBus_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataWriteBus_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s2_io_dataWriteBus_req_valid
;8	209	TOP.NOOPSimTop.soc.noop.Cache.s2_io_in_bits_req_addr[31:0]
;9	209	TOP.NOOPSimTop.soc.noop.Cache.s2_io_in_bits_req_user[86:0]
)I	61	TOP.NOOPSimTop.soc.noop.Cache.s2_io_in_ready
;7	32	TOP.NOOPSimTop.soc.noop.Cache.s2_io_in_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaReadResp_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaWriteBus_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaWriteBus_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaWriteBus_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaWriteBus_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s2_io_metaWriteBus_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_datas_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_datas_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_datas_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_datas_3_data[63:0]
)u	11	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_forwardData_data_data[63:0]
)w	2	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_forwardData_waymask[3:0]
)r	40	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_hit
)t	21	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_isForwardData
)h	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_0_dirty
)f	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_0_tag[18:0]
)g	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_0_valid
)k	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_1_dirty
)i	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_1_tag[18:0]
)j	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_1_valid
)n	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_2_dirty
)l	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_2_tag[18:0]
)m	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_2_valid
)q	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_3_dirty
)o	35	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_3_tag[18:0]
)p	28	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_metas_3_valid
;<	1	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_mmio
;8	209	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_req_addr[31:0]
;9	209	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_req_user[86:0]
)s	13	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_bits_waymask[3:0]
)e	49	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_ready
;7	32	TOP.NOOPSimTop.soc.noop.Cache.s2_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache.s2_reset
C:	1	TOP.NOOPSimTop.soc.noop.Cache.s3_clock
*)	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_cohResp_valid
;[	51	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_req_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_req_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_req_valid
*!	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_resp_data_0_data[63:0]
*#	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_resp_data_1_data[63:0]
*%	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_resp_data_2_data[63:0]
*'	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataReadBus_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataWriteBus_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataWriteBus_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataWriteBus_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3_io_dataWriteBus_req_valid
)|	31	TOP.NOOPSimTop.soc.noop.Cache.s3_io_flush
;M	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_datas_0_data[63:0]
;O	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_datas_1_data[63:0]
;Q	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_datas_2_data[63:0]
;S	173	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_datas_3_data[63:0]
;X	11	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_forwardData_data_data[63:0]
;Z	2	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_forwardData_waymask[3:0]
;U	28	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_hit
;W	19	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_isForwardData
;C	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_0_dirty
;A	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_0_tag[18:0]
;B	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_0_valid
;F	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_1_dirty
;D	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_1_tag[18:0]
;E	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_1_valid
;I	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_2_dirty
;G	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_2_tag[18:0]
;H	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_2_valid
;L	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_3_dirty
;J	35	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_3_tag[18:0]
;K	28	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_metas_3_valid
;V	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_mmio
21	194	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_req_addr[31:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_req_user[86:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_bits_waymask[3:0]
)e	49	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_ready
;@	50	TOP.NOOPSimTop.soc.noop.Cache.s3_io_in_valid
){	76	TOP.NOOPSimTop.soc.noop.Cache.s3_io_isFinish
C	90	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_resp_ready
G	129	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mem_resp_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_metaWriteBus_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3_io_metaWriteBus_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3_io_metaWriteBus_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3_io_metaWriteBus_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3_io_metaWriteBus_req_valid
21	194	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_req_bits_addr[31:0]
#p	17	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_req_ready
20	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_resp_ready
#q	1	TOP.NOOPSimTop.soc.noop.Cache.s3_io_mmio_resp_valid
$8	199	TOP.NOOPSimTop.soc.noop.Cache.s3_io_out_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache.s3_io_out_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.Cache.s3_io_out_ready
$7	60	TOP.NOOPSimTop.soc.noop.Cache.s3_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache.s3_reset
Scope: TOP.NOOPSimTop.soc.noop.Cache.arb
$3	218	TOP.NOOPSimTop.soc.noop.Cache.arb.io_in_0_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.arb.io_in_0_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.arb.io_in_0_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.arb.io_in_0_valid
$3	218	TOP.NOOPSimTop.soc.noop.Cache.arb.io_out_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.arb.io_out_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.arb.io_out_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.arb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache.dataArray
C:	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.clock
)\	218	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_req_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_resp_data_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_resp_data_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_resp_data_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_0_resp_data_3_data[63:0]
;[	51	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_req_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_req_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_req_valid
*!	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_resp_data_0_data[63:0]
*#	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_resp_data_1_data[63:0]
*%	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_resp_data_2_data[63:0]
*'	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_r_1_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_w_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_w_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_w_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_clock
*`	239	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_req_ready
*_	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_req_valid
*a	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_resp_data_0_data[63:0]
*c	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_resp_data_1_data[63:0]
*e	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_resp_data_2_data[63:0]
*g	193	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_r_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_w_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_w_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_w_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram_io_w_req_valid
)\	218	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_0_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_0_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_0_valid
;[	51	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_1_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_1_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_in_1_valid
*`	239	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_out_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_out_ready
*_	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.reset
Scope: TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram
<)	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_13_addr[9:0]
<)	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_13_addr_pipe_0[9:0]
*a	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_13_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_9_addr[9:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_9_data[63:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_9_en
<*	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_0__T_9_mask
<+	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_13_addr[9:0]
<+	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_13_addr_pipe_0[9:0]
*c	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_13_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_9_addr[9:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_9_data[63:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_9_en
<,	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_1__T_9_mask
<-	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_13_addr[9:0]
<-	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_13_addr_pipe_0[9:0]
*e	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_13_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_9_addr[9:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_9_data[63:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_9_en
<.	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_2__T_9_mask
</	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_13_addr[9:0]
</	207	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_13_addr_pipe_0[9:0]
*g	193	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_13_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_9_addr[9:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_9_data[63:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_9_en
<0	2	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.array_3__T_9_mask
C:	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.clock
*`	239	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_req_ready
*_	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_req_valid
*a	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_resp_data_0_data[63:0]
*c	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_resp_data_1_data[63:0]
*e	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_resp_data_2_data[63:0]
*g	193	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_r_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_w_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_w_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_w_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.io_w_req_valid
*i	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.ram.realRen
Scope: TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb
)\	218	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_0_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_0_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_0_valid
;[	51	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_1_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_1_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_in_1_valid
*`	239	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_out_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_out_ready
*_	63	TOP.NOOPSimTop.soc.noop.Cache.dataArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache.metaArray
C:	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.clock
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_req_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_r_0_resp_data_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_w_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_w_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_w_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_w_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_clock
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_req_valid
*I	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_0_dirty
*G	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_0_tag[18:0]
*H	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_0_valid
*L	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_1_dirty
*J	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_1_tag[18:0]
*K	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_1_valid
*O	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_2_dirty
*M	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_2_tag[18:0]
*N	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_2_valid
*R	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_3_dirty
*P	35	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_3_tag[18:0]
*Q	28	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_r_resp_data_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_w_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_w_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_w_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_w_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_io_w_req_valid
0E	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram_reset
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_in_0_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_in_0_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_in_0_valid
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_out_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_out_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb_io_out_valid
0E	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.reset
Scope: TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram
<#	178	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_16_addr[6:0]
<"	15	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_16_data[20:0]
*U	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_16_en
*T	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_16_mask
<!	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_20_addr[6:0]
<!	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_20_addr_pipe_0[6:0]
*S	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_0__T_20_data[20:0]
<#	178	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_16_addr[6:0]
<"	15	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_16_data[20:0]
*U	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_16_en
*W	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_16_mask
<$	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_20_addr[6:0]
<$	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_20_addr_pipe_0[6:0]
*V	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_1__T_20_data[20:0]
<#	178	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_16_addr[6:0]
<"	15	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_16_data[20:0]
*U	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_16_en
*Y	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_16_mask
<%	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_20_addr[6:0]
<%	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_20_addr_pipe_0[6:0]
*X	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_2__T_20_data[20:0]
<#	178	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_16_addr[6:0]
<"	15	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_16_data[20:0]
*U	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_16_en
*[	3	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_16_mask
<&	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_20_addr[6:0]
<&	52	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_20_addr_pipe_0[6:0]
*Z	35	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.array_3__T_20_data[20:0]
C:	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.clock
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_req_valid
*I	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_0_dirty
*G	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_0_tag[18:0]
*H	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_0_valid
*L	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_1_dirty
*J	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_1_tag[18:0]
*K	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_1_valid
*O	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_2_dirty
*M	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_2_tag[18:0]
*N	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_2_valid
*R	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_3_dirty
*P	35	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_3_tag[18:0]
*Q	28	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_r_resp_data_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_w_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_w_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_w_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_w_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.io_w_req_valid
*]	64	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.realRen
0E	1	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.reset
<'	2	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.resetState
<(	128	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.value[6:0]
*^	3	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.waymask[3:0]
*\	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.ram.wen
Scope: TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_in_0_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_in_0_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_in_0_valid
)M	54	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_out_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_out_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.metaArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache.s1
)\	218	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_req_bits_setIdx[9:0]
)Z	129	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_req_ready
)[	63	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_resp_data_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_resp_data_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_resp_data_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s1.io_dataReadBus_resp_data_3_data[63:0]
$3	218	TOP.NOOPSimTop.soc.noop.Cache.s1.io_in_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.s1.io_in_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.Cache.s1.io_in_ready
$2	21	TOP.NOOPSimTop.soc.noop.Cache.s1.io_in_valid
)M	54	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_req_bits_setIdx[6:0]
)K	32	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_req_ready
)L	63	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_req_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.s1.io_metaReadBus_resp_data_3_valid
$3	218	TOP.NOOPSimTop.soc.noop.Cache.s1.io_out_bits_req_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.Cache.s1.io_out_bits_req_user[86:0]
)I	61	TOP.NOOPSimTop.soc.noop.Cache.s1.io_out_ready
)J	150	TOP.NOOPSimTop.soc.noop.Cache.s1.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache.s2
;]	52	TOP.NOOPSimTop.soc.noop.Cache.s2.addr_index[6:0]
;^	14	TOP.NOOPSimTop.soc.noop.Cache.s2.addr_tag[18:0]
;\	205	TOP.NOOPSimTop.soc.noop.Cache.s2.addr_wordIndex[2:0]
C:	1	TOP.NOOPSimTop.soc.noop.Cache.s2.clock
;f	11	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardDataReg_data_data[63:0]
;h	2	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardDataReg_waymask[3:0]
;b	1	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardMetaReg_data_dirty
;`	5	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardMetaReg_data_tag[18:0]
;a	2	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardMetaReg_data_valid
;c	2	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardMetaReg_waymask[3:0]
*,	1	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardWaymask_0
*-	1	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardWaymask_1
*.	1	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardWaymask_2
*/	2	TOP.NOOPSimTop.soc.noop.Cache.s2.forwardWaymask_3
*:	1	TOP.NOOPSimTop.soc.noop.Cache.s2.hasInvalidWay
*8	40	TOP.NOOPSimTop.soc.noop.Cache.s2.hitVec[3:0]
*9	28	TOP.NOOPSimTop.soc.noop.Cache.s2.invalidVec[3:0]
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataReadResp_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataReadResp_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataReadResp_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataReadResp_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataWriteBus_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataWriteBus_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataWriteBus_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s2.io_dataWriteBus_req_valid
;8	209	TOP.NOOPSimTop.soc.noop.Cache.s2.io_in_bits_req_addr[31:0]
;9	209	TOP.NOOPSimTop.soc.noop.Cache.s2.io_in_bits_req_user[86:0]
)I	61	TOP.NOOPSimTop.soc.noop.Cache.s2.io_in_ready
;7	32	TOP.NOOPSimTop.soc.noop.Cache.s2.io_in_valid
)P	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_0_dirty
)N	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_0_tag[18:0]
)O	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_0_valid
)S	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_1_dirty
)Q	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_1_tag[18:0]
)R	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_1_valid
)V	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_2_dirty
)T	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_2_tag[18:0]
)U	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_2_valid
)Y	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_3_dirty
)W	31	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_3_tag[18:0]
)X	24	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaReadResp_3_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaWriteBus_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaWriteBus_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaWriteBus_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaWriteBus_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s2.io_metaWriteBus_req_valid
)]	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_datas_0_data[63:0]
)_	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_datas_1_data[63:0]
)a	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_datas_2_data[63:0]
)c	180	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_datas_3_data[63:0]
)u	11	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_forwardData_data_data[63:0]
)w	2	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_forwardData_waymask[3:0]
)r	40	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_hit
)t	21	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_isForwardData
)h	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_0_dirty
)f	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_0_tag[18:0]
)g	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_0_valid
)k	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_1_dirty
)i	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_1_tag[18:0]
)j	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_1_valid
)n	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_2_dirty
)l	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_2_tag[18:0]
)m	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_2_valid
)q	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_3_dirty
)o	35	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_3_tag[18:0]
)p	28	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_metas_3_valid
;<	1	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_mmio
;8	209	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_req_addr[31:0]
;9	209	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_req_user[86:0]
)s	13	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_bits_waymask[3:0]
)e	49	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_ready
;7	32	TOP.NOOPSimTop.soc.noop.Cache.s2.io_out_valid
*=	21	TOP.NOOPSimTop.soc.noop.Cache.s2.isForwardData
;e	21	TOP.NOOPSimTop.soc.noop.Cache.s2.isForwardDataReg
**	19	TOP.NOOPSimTop.soc.noop.Cache.s2.isForwardMeta
;_	19	TOP.NOOPSimTop.soc.noop.Cache.s2.isForwardMetaReg
*0	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_0_tag[18:0]
*1	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_0_valid
*2	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_1_tag[18:0]
*3	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_1_valid
*4	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_2_tag[18:0]
*5	1	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_2_valid
*6	35	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_3_tag[18:0]
*7	28	TOP.NOOPSimTop.soc.noop.Cache.s2.metaWay_3_valid
*+	19	TOP.NOOPSimTop.soc.noop.Cache.s2.pickForwardMeta
*;	28	TOP.NOOPSimTop.soc.noop.Cache.s2.refillInvalidWaymask[3:0]
C;	1	TOP.NOOPSimTop.soc.noop.Cache.s2.reset
;d	930	TOP.NOOPSimTop.soc.noop.Cache.s2.victimWaymask[3:0]
*<	13	TOP.NOOPSimTop.soc.noop.Cache.s2.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.Cache.s3
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.addr_index[6:0]
;k	191	TOP.NOOPSimTop.soc.noop.Cache.s3.addr_wordIndex[2:0]
;{	31	TOP.NOOPSimTop.soc.noop.Cache.s3.afterFirstRead
;|	21	TOP.NOOPSimTop.soc.noop.Cache.s3.alreadyOutFire
C:	1	TOP.NOOPSimTop.soc.noop.Cache.s3.clock
*D	31	TOP.NOOPSimTop.soc.noop.Cache.s3.cmd[2:0]
*>	185	TOP.NOOPSimTop.soc.noop.Cache.s3.dataRead[63:0]
*F	129	TOP.NOOPSimTop.soc.noop.Cache.s3.dataRefillWriteBus_req_valid
;q	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWay_0_data[63:0]
;s	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWay_1_data[63:0]
;u	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWay_2_data[63:0]
;w	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWay_3_data[63:0]
*>	185	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_0_bits_data_data[63:0]
;j	192	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_0_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_0_bits_waymask[3:0]
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_0_valid
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_1_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_1_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_1_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_in_1_valid
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_out_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_out_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_out_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb_io_out_valid
*A	40	TOP.NOOPSimTop.soc.noop.Cache.s3.hit
;}	16	TOP.NOOPSimTop.soc.noop.Cache.s3.inRdataRegDemand[63:0]
*)	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_cohResp_valid
;[	51	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_req_bits_setIdx[9:0]
)}	189	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_req_ready
)~	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_req_valid
*!	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_resp_data_0_data[63:0]
*#	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_resp_data_1_data[63:0]
*%	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_resp_data_2_data[63:0]
*'	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataReadBus_resp_data_3_data[63:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataWriteBus_req_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataWriteBus_req_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataWriteBus_req_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3.io_dataWriteBus_req_valid
)|	31	TOP.NOOPSimTop.soc.noop.Cache.s3.io_flush
;M	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_datas_0_data[63:0]
;O	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_datas_1_data[63:0]
;Q	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_datas_2_data[63:0]
;S	173	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_datas_3_data[63:0]
;X	11	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_forwardData_data_data[63:0]
;Z	2	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_forwardData_waymask[3:0]
;U	28	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_hit
;W	19	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_isForwardData
;C	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_0_dirty
;A	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_0_tag[18:0]
;B	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_0_valid
;F	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_1_dirty
;D	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_1_tag[18:0]
;E	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_1_valid
;I	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_2_dirty
;G	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_2_tag[18:0]
;H	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_2_valid
;L	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_3_dirty
;J	35	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_3_tag[18:0]
;K	28	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_metas_3_valid
;V	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_mmio
21	194	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_req_addr[31:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_req_user[86:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_bits_waymask[3:0]
)e	49	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_ready
;@	50	TOP.NOOPSimTop.soc.noop.Cache.s3.io_in_valid
){	76	TOP.NOOPSimTop.soc.noop.Cache.s3.io_isFinish
C	90	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_req_bits_addr[31:0]
D	31	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_req_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_req_bits_wdata[63:0]
A	41	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_req_ready
B	31	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_req_valid
H	85	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_resp_bits_cmd[3:0]
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_resp_ready
G	129	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mem_resp_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_metaWriteBus_req_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3.io_metaWriteBus_req_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.io_metaWriteBus_req_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.io_metaWriteBus_req_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3.io_metaWriteBus_req_valid
21	194	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_req_bits_addr[31:0]
#p	17	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_req_ready
20	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_resp_ready
#q	1	TOP.NOOPSimTop.soc.noop.Cache.s3.io_mmio_resp_valid
$8	199	TOP.NOOPSimTop.soc.noop.Cache.s3.io_out_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.Cache.s3.io_out_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.Cache.s3.io_out_ready
$7	60	TOP.NOOPSimTop.soc.noop.Cache.s3.io_out_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_0_bits_data_dirty
;i	35	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_0_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_0_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_0_bits_waymask[3:0]
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_0_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_1_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_1_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_1_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_1_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_in_1_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_out_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_out_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_out_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_out_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb_io_out_valid
;i	35	TOP.NOOPSimTop.soc.noop.Cache.s3.meta_tag[18:0]
*B	33	TOP.NOOPSimTop.soc.noop.Cache.s3.miss
*@	1	TOP.NOOPSimTop.soc.noop.Cache.s3.mmio
;m	13	TOP.NOOPSimTop.soc.noop.Cache.s3.needFlush
;y	193	TOP.NOOPSimTop.soc.noop.Cache.s3.raddr[31:0]
*E	31	TOP.NOOPSimTop.soc.noop.Cache.s3.readingFirst
C;	1	TOP.NOOPSimTop.soc.noop.Cache.s3.reset
;l	61	TOP.NOOPSimTop.soc.noop.Cache.s3.state[3:0]
;p	1	TOP.NOOPSimTop.soc.noop.Cache.s3.state2[1:0]
*C	19	TOP.NOOPSimTop.soc.noop.Cache.s3.useForwardData
;n	129	TOP.NOOPSimTop.soc.noop.Cache.s3.value_1[2:0]
;o	1	TOP.NOOPSimTop.soc.noop.Cache.s3.value_2[2:0]
;z	60	TOP.NOOPSimTop.soc.noop.Cache.s3.waddr[31:0]
Scope: TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb
*>	185	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_0_bits_data_data[63:0]
;j	192	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_0_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_0_bits_waymask[3:0]
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_0_valid
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_1_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_1_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_1_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_in_1_valid
I	190	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_out_bits_data_data[63:0]
)z	179	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_out_bits_setIdx[9:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_out_bits_waymask[3:0]
)y	129	TOP.NOOPSimTop.soc.noop.Cache.s3.dataWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_0_bits_data_dirty
;i	35	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_0_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_0_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_0_bits_waymask[3:0]
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_0_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_1_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_1_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_1_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_1_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_in_1_valid
D>	1	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_out_bits_data_dirty
;>	14	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_out_bits_data_tag[18:0]
;=	51	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_out_bits_setIdx[6:0]
;?	2	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_out_bits_waymask[3:0]
)x	31	TOP.NOOPSimTop.soc.noop.Cache.s3.metaWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1
C	90	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_bits_addr[31:0]
DB	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_ready
V	31	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_0_valid
$+	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_ready
$*	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_in_1_valid
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_bits_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_bits_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_bits_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_ready
+J	83	TOP.NOOPSimTop.soc.noop.Cache_1.arb_io_out_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.clock
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_clock
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_req_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_resp_data_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_resp_data_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_resp_data_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_0_resp_data_3_data[63:0]
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_req_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_req_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_req_valid
,.	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_resp_data_0_data[63:0]
,0	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_resp_data_1_data[63:0]
,2	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_resp_data_2_data[63:0]
,4	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_r_1_resp_data_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_w_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_w_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_w_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray_reset
$+	59	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_ready
$*	59	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_req_valid
f	23	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_resp_bits_rdata[63:0]
$0	59	TOP.NOOPSimTop.soc.noop.Cache_1.io_in_resp_valid
23	45	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_ready
22	5	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_resp_bits_rdata[63:0]
#s	5	TOP.NOOPSimTop.soc.noop.Cache_1.io_mmio_resp_valid
C	90	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_req_bits_addr[31:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_req_bits_wdata[63:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_req_ready
V	31	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_req_valid
X	43	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_resp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_resp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_coh_resp_valid
M	47	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.noop.Cache_1.io_out_mem_resp_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_clock
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_req_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_r_0_resp_data_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_w_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_w_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_w_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_w_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray_reset
#m	5	TOP.NOOPSimTop.soc.noop.Cache_1.mmio
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.reset
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_req_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_resp_data_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_resp_data_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_resp_data_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_dataReadBus_resp_data_3_data[63:0]
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_bits_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_bits_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_bits_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_ready
+J	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_in_valid
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_req_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_metaReadBus_resp_data_3_valid
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_bits_req_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_bits_req_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_bits_req_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_bits_req_wmask[7:0]
+P	21	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_ready
+Q	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1_io_out_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_clock
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataReadResp_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataReadResp_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataReadResp_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataReadResp_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataWriteBus_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataWriteBus_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataWriteBus_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_dataWriteBus_req_valid
?J	45	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_bits_req_addr[31:0]
?K	23	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_bits_req_cmd[3:0]
?M	9	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_bits_req_wdata[63:0]
?L	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_bits_req_wmask[7:0]
+P	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_ready
?I	79	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_in_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaReadResp_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaWriteBus_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaWriteBus_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaWriteBus_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaWriteBus_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_metaWriteBus_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_datas_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_datas_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_datas_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_datas_3_data[63:0]
+}	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_forwardData_data_data[63:0]
,!	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_forwardData_waymask[3:0]
+y	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_hit
+|	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_isForwardData
+o	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_0_dirty
+m	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_0_tag[18:0]
+n	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_0_valid
+r	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_1_dirty
+p	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_1_tag[18:0]
+q	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_1_valid
+u	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_2_dirty
+s	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_2_tag[18:0]
+t	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_2_valid
+x	7	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_3_dirty
+v	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_3_tag[18:0]
+w	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_metas_3_valid
+{	4	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_mmio
?J	45	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_req_addr[31:0]
?K	23	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_req_cmd[3:0]
?M	9	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_req_wdata[63:0]
?L	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_req_wmask[7:0]
+z	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_bits_waymask[3:0]
+l	47	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_ready
?I	79	TOP.NOOPSimTop.soc.noop.Cache_1.s2_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2_reset
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_clock
X	43	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_cohResp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_cohResp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_cohResp_valid
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_req_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_req_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_req_valid
,.	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_resp_data_0_data[63:0]
,0	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_resp_data_1_data[63:0]
,2	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_resp_data_2_data[63:0]
,4	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadBus_resp_data_3_data[63:0]
,6	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataReadRespToL1
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataWriteBus_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataWriteBus_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataWriteBus_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_dataWriteBus_req_valid
?]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_datas_0_data[63:0]
?_	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_datas_1_data[63:0]
?a	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_datas_2_data[63:0]
?c	12	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_datas_3_data[63:0]
?h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_forwardData_data_data[63:0]
?j	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_forwardData_waymask[3:0]
?e	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_hit
?g	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_isForwardData
?S	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_0_dirty
?Q	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_0_tag[18:0]
?R	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_0_valid
?V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_1_dirty
?T	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_1_tag[18:0]
?U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_1_valid
?Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_2_dirty
?W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_2_tag[18:0]
?X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_2_valid
?\	7	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_3_dirty
?Z	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_3_tag[18:0]
?[	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_metas_3_valid
?f	4	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_mmio
23	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_req_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_req_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_req_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_req_wmask[7:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_bits_waymask[3:0]
+l	47	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_ready
?P	89	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_in_valid
,+	89	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_isFinish
M	47	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_resp_ready
Q	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mem_resp_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_metaWriteBus_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_metaWriteBus_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_metaWriteBus_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_metaWriteBus_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_metaWriteBus_req_valid
23	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_ready
22	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_resp_ready
#s	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_mmio_resp_valid
f	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_out_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_out_bits_rdata[63:0]
,*	59	TOP.NOOPSimTop.soc.noop.Cache_1.s3_io_out_valid
#m	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3_mmio_0
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3_reset
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.arb
C	90	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_bits_addr[31:0]
DB	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_bits_cmd[3:0]
E	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_ready
V	31	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_0_valid
$+	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_ready
$*	59	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_in_1_valid
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_bits_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_bits_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_bits_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_ready
+J	83	TOP.NOOPSimTop.soc.noop.Cache_1.arb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.dataArray
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.clock
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_req_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_resp_data_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_resp_data_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_resp_data_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_0_resp_data_3_data[63:0]
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_req_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_req_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_req_valid
,.	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_resp_data_0_data[63:0]
,0	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_resp_data_1_data[63:0]
,2	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_resp_data_2_data[63:0]
,4	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_r_1_resp_data_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_w_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_w_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_w_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_clock
-$	110	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_req_ready
-#	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_req_valid
-%	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_resp_data_0_data[63:0]
-'	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_resp_data_1_data[63:0]
-)	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_resp_data_2_data[63:0]
-+	16	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_r_resp_data_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_w_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_w_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_w_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram_io_w_req_valid
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_0_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_0_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_0_valid
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_1_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_1_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_in_1_valid
-$	110	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_out_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_out_ready
-#	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.reset
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram
@;	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_13_addr[9:0]
@;	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_13_addr_pipe_0[9:0]
-%	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_13_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_9_addr[9:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_9_data[63:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_9_en
@<	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_0__T_9_mask
@=	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_13_addr[9:0]
@=	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_13_addr_pipe_0[9:0]
-'	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_13_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_9_addr[9:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_9_data[63:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_9_en
@>	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_1__T_9_mask
@?	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_13_addr[9:0]
@?	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_13_addr_pipe_0[9:0]
-)	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_13_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_9_addr[9:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_9_data[63:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_9_en
@@	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_2__T_9_mask
@A	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_13_addr[9:0]
@A	44	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_13_addr_pipe_0[9:0]
-+	16	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_13_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_9_addr[9:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_9_data[63:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_9_en
@B	2	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.array_3__T_9_mask
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.clock
-$	110	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_req_ready
-#	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_req_valid
-%	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_resp_data_0_data[63:0]
-'	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_resp_data_1_data[63:0]
-)	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_resp_data_2_data[63:0]
-+	16	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_r_resp_data_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_w_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_w_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_w_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.io_w_req_valid
--	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.ram.realRen
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_0_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_0_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_0_valid
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_1_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_1_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_in_1_valid
-$	110	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_out_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_out_ready
-#	83	TOP.NOOPSimTop.soc.noop.Cache_1.dataArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.metaArray
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.clock
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_req_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_r_0_resp_data_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_w_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_w_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_w_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_w_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.io_w_req_valid
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_clock
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_req_valid
,i	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_0_dirty
,g	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_0_tag[18:0]
,h	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_0_valid
,l	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_1_dirty
,j	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_1_tag[18:0]
,k	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_1_valid
,o	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_2_dirty
,m	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_2_tag[18:0]
,n	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_2_valid
,r	7	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_3_dirty
,p	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_3_tag[18:0]
,q	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_r_resp_data_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_w_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_w_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_w_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_w_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_io_w_req_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram_reset
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_in_0_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_in_0_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_in_0_valid
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_out_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_out_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.reset
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram
,u	162	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_16_addr[6:0]
,t	20	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_16_data[20:0]
,w	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_16_en
,v	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_16_mask
@5	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_20_addr[6:0]
@5	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_20_addr_pipe_0[6:0]
,s	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_0__T_20_data[20:0]
,u	162	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_16_addr[6:0]
,t	20	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_16_data[20:0]
,w	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_16_en
,y	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_16_mask
@6	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_20_addr[6:0]
@6	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_20_addr_pipe_0[6:0]
,x	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_1__T_20_data[20:0]
,u	162	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_16_addr[6:0]
,t	20	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_16_data[20:0]
,w	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_16_en
,{	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_16_mask
@7	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_20_addr[6:0]
@7	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_20_addr_pipe_0[6:0]
,z	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_2__T_20_data[20:0]
,u	162	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_16_addr[6:0]
,t	20	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_16_data[20:0]
,w	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_16_en
,}	3	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_16_mask
@8	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_20_addr[6:0]
@8	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_20_addr_pipe_0[6:0]
,|	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.array_3__T_20_data[20:0]
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.clock
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_req_valid
,i	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_0_dirty
,g	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_0_tag[18:0]
,h	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_0_valid
,l	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_1_dirty
,j	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_1_tag[18:0]
,k	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_1_valid
,o	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_2_dirty
,m	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_2_tag[18:0]
,n	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_2_valid
,r	7	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_3_dirty
,p	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_3_tag[18:0]
,q	11	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_r_resp_data_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_w_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_w_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_w_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_w_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.io_w_req_valid
-!	85	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.realRen
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.reset
@9	2	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.resetState
@:	128	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.value[6:0]
-"	3	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.waymask[3:0]
,~	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.ram.wen
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_in_0_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_in_0_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_in_0_valid
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_out_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_out_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.metaArray.readArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.s1
+c	82	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_req_bits_setIdx[9:0]
+a	37	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_req_ready
+b	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_resp_data_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_resp_data_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_resp_data_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_dataReadBus_resp_data_3_data[63:0]
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_bits_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_bits_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_bits_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_bits_wmask[7:0]
U	38	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_ready
+J	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_in_valid
+T	80	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_req_bits_setIdx[6:0]
+R	14	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_req_ready
+S	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_req_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_metaReadBus_resp_data_3_valid
+K	86	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_bits_req_addr[31:0]
+L	61	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_bits_req_cmd[3:0]
+N	9	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_bits_req_wdata[63:0]
+M	84	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_bits_req_wmask[7:0]
+P	21	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_ready
+Q	83	TOP.NOOPSimTop.soc.noop.Cache_1.s1.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.s2
?m	35	TOP.NOOPSimTop.soc.noop.Cache_1.s2.addr_index[6:0]
?n	19	TOP.NOOPSimTop.soc.noop.Cache_1.s2.addr_tag[18:0]
?l	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2.addr_wordIndex[2:0]
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.clock
?v	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardDataReg_data_data[63:0]
?x	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardDataReg_waymask[3:0]
?r	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardMetaReg_data_dirty
?p	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardMetaReg_data_tag[18:0]
?q	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardMetaReg_data_valid
?s	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardMetaReg_waymask[3:0]
,9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardWaymask_0
,:	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardWaymask_1
,;	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardWaymask_2
,<	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.forwardWaymask_3
,G	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.hasInvalidWay
,E	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2.hitVec[3:0]
,F	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.invalidVec[3:0]
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataReadResp_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataReadResp_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataReadResp_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataReadResp_3_data[63:0]
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataWriteBus_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataWriteBus_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataWriteBus_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_dataWriteBus_req_valid
?J	45	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_bits_req_addr[31:0]
?K	23	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_bits_req_cmd[3:0]
?M	9	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_bits_req_wdata[63:0]
?L	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_bits_req_wmask[7:0]
+P	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_ready
?I	79	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_in_valid
+W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_0_dirty
+U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_0_tag[18:0]
+V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_0_valid
+Z	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_1_dirty
+X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_1_tag[18:0]
+Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_1_valid
+]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_2_dirty
+[	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_2_tag[18:0]
+\	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_2_valid
+`	7	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_3_dirty
+^	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_3_tag[18:0]
+_	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaReadResp_3_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaWriteBus_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaWriteBus_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaWriteBus_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaWriteBus_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_metaWriteBus_req_valid
+d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_datas_0_data[63:0]
+f	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_datas_1_data[63:0]
+h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_datas_2_data[63:0]
+j	12	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_datas_3_data[63:0]
+}	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_forwardData_data_data[63:0]
,!	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_forwardData_waymask[3:0]
+y	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_hit
+|	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_isForwardData
+o	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_0_dirty
+m	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_0_tag[18:0]
+n	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_0_valid
+r	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_1_dirty
+p	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_1_tag[18:0]
+q	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_1_valid
+u	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_2_dirty
+s	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_2_tag[18:0]
+t	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_2_valid
+x	7	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_3_dirty
+v	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_3_tag[18:0]
+w	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_metas_3_valid
+{	4	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_mmio
?J	45	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_req_addr[31:0]
?K	23	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_req_cmd[3:0]
?M	9	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_req_wdata[63:0]
?L	21	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_req_wmask[7:0]
+z	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_bits_waymask[3:0]
+l	47	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_ready
?I	79	TOP.NOOPSimTop.soc.noop.Cache_1.s2.io_out_valid
,J	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.isForwardData
?u	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.isForwardDataReg
,7	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.isForwardMeta
?o	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.isForwardMetaReg
,=	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_0_tag[18:0]
,>	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_0_valid
,?	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_1_tag[18:0]
,@	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_1_valid
,A	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_2_tag[18:0]
,B	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_2_valid
,C	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_3_tag[18:0]
,D	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.metaWay_3_valid
,8	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.pickForwardMeta
,H	11	TOP.NOOPSimTop.soc.noop.Cache_1.s2.refillInvalidWaymask[3:0]
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.s2.reset
?t	930	TOP.NOOPSimTop.soc.noop.Cache_1.s2.victimWaymask[3:0]
,I	43	TOP.NOOPSimTop.soc.noop.Cache_1.s2.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.s3
?y	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.addr_index[6:0]
?}	43	TOP.NOOPSimTop.soc.noop.Cache_1.s3.addr_wordIndex[2:0]
@/	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.afterFirstRead
@0	17	TOP.NOOPSimTop.soc.noop.Cache_1.s3.alreadyOutFire
C:	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.clock
,a	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.cmd[2:0]
,Z	12	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataRead[63:0]
,f	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataRefillWriteBus_req_valid
@&	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWay_0_data[63:0]
@(	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWay_1_data[63:0]
@*	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWay_2_data[63:0]
@,	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWay_3_data[63:0]
,P	20	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_0_bits_data_data[63:0]
,O	44	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_0_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_0_bits_waymask[3:0]
,N	25	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_0_valid
,S	192	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_1_bits_data_data[63:0]
?|	101	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_1_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_1_bits_waymask[3:0]
,R	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_in_1_valid
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_out_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_out_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_out_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb_io_out_valid
,U	43	TOP.NOOPSimTop.soc.noop.Cache_1.s3.hit
,X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.hitReadBurst
,^	25	TOP.NOOPSimTop.soc.noop.Cache_1.s3.hitWrite
@1	8	TOP.NOOPSimTop.soc.noop.Cache_1.s3.inRdataRegDemand[63:0]
X	43	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_cohResp_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_cohResp_bits_rdata[63:0]
W	31	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_cohResp_valid
?k	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_req_bits_setIdx[9:0]
,,	97	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_req_ready
,-	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_req_valid
,.	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_resp_data_0_data[63:0]
,0	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_resp_data_1_data[63:0]
,2	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_resp_data_2_data[63:0]
,4	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadBus_resp_data_3_data[63:0]
,6	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataReadRespToL1
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataWriteBus_req_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataWriteBus_req_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataWriteBus_req_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_dataWriteBus_req_valid
?]	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_datas_0_data[63:0]
?_	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_datas_1_data[63:0]
?a	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_datas_2_data[63:0]
?c	12	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_datas_3_data[63:0]
?h	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_forwardData_data_data[63:0]
?j	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_forwardData_waymask[3:0]
?e	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_hit
?g	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_isForwardData
?S	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_0_dirty
?Q	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_0_tag[18:0]
?R	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_0_valid
?V	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_1_dirty
?T	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_1_tag[18:0]
?U	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_1_valid
?Y	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_2_dirty
?W	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_2_tag[18:0]
?X	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_2_valid
?\	7	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_3_dirty
?Z	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_3_tag[18:0]
?[	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_metas_3_valid
?f	4	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_mmio
23	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_req_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_req_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_req_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_req_wmask[7:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_bits_waymask[3:0]
+l	47	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_ready
?P	89	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_in_valid
,+	89	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_isFinish
M	47	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_req_bits_wdata[63:0]
K	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_req_ready
L	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_req_valid
R	85	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_resp_ready
Q	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mem_resp_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_metaWriteBus_req_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_metaWriteBus_req_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_metaWriteBus_req_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_metaWriteBus_req_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_metaWriteBus_req_valid
23	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_ready
22	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_req_valid
\	26	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_resp_ready
#s	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_mmio_resp_valid
f	23	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_out_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_out_bits_rdata[63:0]
,*	59	TOP.NOOPSimTop.soc.noop.Cache_1.s3.io_out_valid
,_	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaHitWriteBus_req_valid
,M	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaRefillWriteBus_req_valid
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_0_bits_data_dirty
,L	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_0_bits_data_tag[18:0]
?y	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_0_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_0_bits_waymask[3:0]
,K	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_0_valid
?{	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_1_bits_data_dirty
?z	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_1_bits_data_tag[18:0]
?y	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_1_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_1_bits_waymask[3:0]
,M	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_in_1_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_out_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_out_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_out_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_out_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb_io_out_valid
,Y	7	TOP.NOOPSimTop.soc.noop.Cache_1.s3.meta_dirty
,L	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.meta_tag[18:0]
,V	47	TOP.NOOPSimTop.soc.noop.Cache_1.s3.miss
#m	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3.mmio
#m	5	TOP.NOOPSimTop.soc.noop.Cache_1.s3.mmio_0
,W	31	TOP.NOOPSimTop.soc.noop.Cache_1.s3.probe
@.	45	TOP.NOOPSimTop.soc.noop.Cache_1.s3.raddr[31:0]
,b	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.readingFirst
,c	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.releaseLast
C;	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.reset
,d	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.respToL1Fire
,e	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.respToL1Last
@"	33	TOP.NOOPSimTop.soc.noop.Cache_1.s3.state[3:0]
@%	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.state2[1:0]
?~	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.useForwardData
@!	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.value[2:0]
@#	67	TOP.NOOPSimTop.soc.noop.Cache_1.s3.value_1[2:0]
@$	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.value_2[2:0]
@3	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.value_3[2:0]
@4	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.value_4[2:0]
,`	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.waddr[31:0]
,\	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.wordMask[63:0]
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb
,P	20	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_0_bits_data_data[63:0]
,O	44	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_0_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_0_bits_waymask[3:0]
,N	25	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_0_valid
,S	192	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_1_bits_data_data[63:0]
?|	101	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_1_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_1_bits_waymask[3:0]
,R	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_in_1_valid
,(	212	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_out_bits_data_data[63:0]
,'	120	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_out_bits_setIdx[9:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_out_bits_waymask[3:0]
,&	37	TOP.NOOPSimTop.soc.noop.Cache_1.s3.dataWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb
D9	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_0_bits_data_dirty
,L	11	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_0_bits_data_tag[18:0]
?y	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_0_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_0_bits_waymask[3:0]
,K	1	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_0_valid
?{	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_1_bits_data_dirty
?z	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_1_bits_data_tag[18:0]
?y	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_1_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_1_bits_waymask[3:0]
,M	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_in_1_valid
,%	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_out_bits_data_dirty
,$	19	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_out_bits_data_tag[18:0]
,#	35	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_out_bits_setIdx[6:0]
?O	2	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_out_bits_waymask[3:0]
,"	13	TOP.NOOPSimTop.soc.noop.Cache_1.s3.metaWriteArb.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.CSRSATP[63:0]
"P	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.MOUFlushTLB
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.clock
$:	32	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_cacheEmpty
2'	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_csrMMU_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_csrMMU_status_sum
#O	31	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_flush
1Y	217	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_req_bits_addr[38:0]
";	225	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_req_bits_user[86:0]
"9	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_req_ready
":	21	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_req_valid
"@	199	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_resp_bits_rdata[63:0]
"B	195	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_resp_ready
"?	60	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_in_resp_valid
"L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_ipf
#}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_resp_bits_rdata[63:0]
$"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_mem_resp_valid
$3	218	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_req_bits_addr[31:0]
$4	225	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_req_bits_user[86:0]
$1	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_req_ready
$2	21	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_req_valid
$8	199	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_resp_bits_rdata[63:0]
2:	194	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_resp_ready
$7	60	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.io_out_resp_valid
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_clock
:`	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_ready
:a	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_tlbmd_0[120:0]
:e	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_tlbmd_1[120:0]
:i	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_tlbmd_2[120:0]
:m	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_tlbmd_3[120:0]
:_	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_write_waymask[3:0]
(u	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_write_wdata[120:0]
:^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_io_write_wen
D6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB_reset
({	21	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdUpdate
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.reset
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_clock
#O	31	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_flush
:I	216	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_in_bits_addr[38:0]
:K	222	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_in_bits_user[86:0]
(q	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_in_ready
:H	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_in_valid
(y	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_ipf
(z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_isFinish
:`	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mdReady
:_	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mdWrite_waymask[3:0]
(u	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mdWrite_wdata[120:0]
:^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mdWrite_wen
:N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_md_0[120:0]
:R	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_md_1[120:0]
:V	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_md_2[120:0]
:Z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_md_3[120:0]
#}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_resp_ready
$"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_mem_resp_valid
(t	216	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_out_bits_addr[31:0]
:K	222	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_out_bits_user[86:0]
(r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_out_ready
(s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_out_valid
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_pf_loadPF
2'	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_pf_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_pf_status_sum
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_pf_storePF
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_io_satp[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec_reset
(|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.vmEnable
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.clock
:`	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_ready
:a	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_tlbmd_0[120:0]
:e	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_tlbmd_1[120:0]
:i	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_tlbmd_2[120:0]
:m	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_tlbmd_3[120:0]
:_	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_write_waymask[3:0]
(u	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_write_wdata[120:0]
:^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.io_write_wen
D6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.reset
;6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.resetState
;%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0(0)[120:0]
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_6_addr
)@	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_6_data[120:0]
;)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_6_en
)D	333	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_6_mask
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_addr
:a	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_0__T_data[120:0]
;*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1(0)[120:0]
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_6_addr
)@	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_6_data[120:0]
;)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_6_en
)E	615	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_6_mask
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_addr
:e	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_1__T_data[120:0]
;.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2(0)[120:0]
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_6_addr
)@	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_6_data[120:0]
;)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_6_en
)F	615	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_6_mask
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_addr
:i	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_2__T_data[120:0]
;2	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3(0)[120:0]
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_6_addr
)@	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_6_data[120:0]
;)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_6_en
)G	301	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_6_mask
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_addr
:m	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.tlbmd_3__T_data[120:0]
)H	931	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.mdTLB.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec
;!	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.alreadyOutFire
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.clock
;$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.cmd
(~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hit
)0	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitCheck
)'	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitData_ppn[19:0]
)&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitData_pteaddr[31:0]
)1	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitExec
).	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_a
)/	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_d
)-	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_g
))	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_r
),	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_u
)(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_v
)*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_w
)+	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitFlag_x
)%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitMeta_asid[15:0]
)#	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitMeta_flag[7:0]
)$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitMeta_mask[17:0]
)4	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitRefillFlag[7:0]
(}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitVec[3:0]
)3	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitWB
:w	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitWBStore[39:0]
)2	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.hitinstrPF
#O	31	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_flush
:I	216	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_in_bits_addr[38:0]
:K	222	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_in_bits_user[86:0]
(q	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_in_ready
:H	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_in_valid
(y	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_ipf
(z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_isFinish
:`	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mdReady
:_	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mdWrite_waymask[3:0]
(u	28	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mdWrite_wdata[120:0]
:^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mdWrite_wen
:N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_md_0[120:0]
:R	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_md_1[120:0]
:V	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_md_2[120:0]
:Z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_md_3[120:0]
#}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_resp_ready
$"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_mem_resp_valid
(t	216	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_out_bits_addr[31:0]
:K	222	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_out_bits_user[86:0]
(r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_out_ready
(s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_out_valid
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_pf_loadPF
2'	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_pf_priviledgeMode[1:0]
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_pf_status_sum
D>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_pf_storePF
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.io_satp[63:0]
)>	31	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.isFlush
:z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.level[1:0]
);	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_a
)<	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_d
):	8	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_g
)6	15	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_r
)9	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_u
)5	15	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_v
)7	8	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_w
)8	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_flag_x
)=	16	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRdata_ppn[19:0]
:{	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.memRespStore[63:0]
)!	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.miss
;#	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.missIPF
:}	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.missMaskStore[17:0]
)?	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.missMetaRefill
;"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.needFlush
:~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.raddr[31:0]
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.reset
:u	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.satp_asid[15:0]
:t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.satp_ppn[19:0]
:y	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.state[2:0]
:v	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.victimWaymask[3:0]
:q	13	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.vpn_vpn0[8:0]
:r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.vpn_vpn1[8:0]
:s	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.vpn_vpn2[8:0]
)"	931	TOP.NOOPSimTop.soc.noop.EmbeddedTLB.tlbExec.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.CSRSATP[63:0]
"P	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.MOUFlushTLB
#n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.amoReq
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.clock
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_csrMMU_storePF
#d	101	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_bits_addr[38:0]
#f	11	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_bits_cmd[3:0]
#h	66	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_bits_wdata[63:0]
#g	77	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_bits_wmask[7:0]
#b	76	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_ready
#c	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_in_resp_valid
$%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_resp_bits_rdata[63:0]
$(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_mem_resp_valid
#v	101	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_ready
#u	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.io_out_resp_valid
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_clock
<I	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_ready
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_rindex[3:0]
*t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_tlbmd_0[120:0]
*x	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_tlbmd_1[120:0]
*|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_tlbmd_2[120:0]
+"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_tlbmd_3[120:0]
<H	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_write_waymask[3:0]
*n	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_write_wdata[120:0]
<F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_write_wen
<G	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_io_write_windex[3:0]
0F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB_reset
+'	59	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdUpdate
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.reset
<K	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_bits_addr[31:0]
<L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_bits_cmd[3:0]
<N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_bits_wdata[63:0]
<M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_bits_wmask[7:0]
*s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_ready
<J	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_in_valid
<K	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_bits_addr[31:0]
<L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_bits_cmd[3:0]
<N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_bits_wdata[63:0]
<M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_bits_wmask[7:0]
*s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_ready
<J	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty_io_out_valid
#n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_ISAMO
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_clock
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_bits_addr[38:0]
<2	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_bits_cmd[3:0]
<4	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_bits_wdata[63:0]
<3	18	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_bits_wmask[7:0]
*j	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_ready
<1	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_in_valid
*r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_isFinish
<I	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mdReady
<H	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mdWrite_waymask[3:0]
*n	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mdWrite_wdata[120:0]
<F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mdWrite_wen
<G	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mdWrite_windex[3:0]
<6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_md_0[120:0]
<:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_md_1[120:0]
<>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_md_2[120:0]
<B	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_md_3[120:0]
$%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_resp_ready
$(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_mem_resp_valid
*m	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_bits_addr[31:0]
<2	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_bits_cmd[3:0]
<4	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_bits_wdata[63:0]
<3	18	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_bits_wmask[7:0]
*k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_ready
*l	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_out_valid
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_pf_storePF
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_io_satp[63:0]
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec_reset
#M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.vmEnable
#M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.vmEnable_0
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.clock
<I	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_ready
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_rindex[3:0]
*t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_tlbmd_0[120:0]
*x	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_tlbmd_1[120:0]
*|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_tlbmd_2[120:0]
+"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_tlbmd_3[120:0]
<H	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_write_waymask[3:0]
*n	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_write_wdata[120:0]
<F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_write_wen
<G	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.io_write_windex[3:0]
0F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.reset
?H	3	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.resetFinish
?F	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.resetState
<^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(0)[120:0]
<b	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(1)[120:0]
=(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(10)[120:0]
=,	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(11)[120:0]
=0	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(12)[120:0]
=4	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(13)[120:0]
=8	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(14)[120:0]
=<	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(15)[120:0]
<f	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(2)[120:0]
<j	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(3)[120:0]
<n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(4)[120:0]
<r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(5)[120:0]
<v	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(6)[120:0]
<z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(7)[120:0]
<~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(8)[120:0]
=$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0(9)[120:0]
=@	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_9_addr[3:0]
+A	23	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_9_data[120:0]
=A	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_9_en
+E	328	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_9_mask
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_addr[3:0]
*t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_0__T_data[120:0]
=B	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(0)[120:0]
=F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(1)[120:0]
=j	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(10)[120:0]
=n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(11)[120:0]
=r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(12)[120:0]
=v	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(13)[120:0]
=z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(14)[120:0]
=~	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(15)[120:0]
=J	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(2)[120:0]
=N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(3)[120:0]
=R	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(4)[120:0]
=V	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(5)[120:0]
=Z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(6)[120:0]
=^	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(7)[120:0]
=b	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(8)[120:0]
=f	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1(9)[120:0]
=@	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_9_addr[3:0]
+A	23	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_9_data[120:0]
=A	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_9_en
+F	609	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_9_mask
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_addr[3:0]
*x	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_1__T_data[120:0]
>$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(0)[120:0]
>(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(1)[120:0]
>L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(10)[120:0]
>P	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(11)[120:0]
>T	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(12)[120:0]
>X	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(13)[120:0]
>\	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(14)[120:0]
>`	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(15)[120:0]
>,	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(2)[120:0]
>0	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(3)[120:0]
>4	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(4)[120:0]
>8	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(5)[120:0]
><	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(6)[120:0]
>@	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(7)[120:0]
>D	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(8)[120:0]
>H	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2(9)[120:0]
=@	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_9_addr[3:0]
+A	23	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_9_data[120:0]
=A	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_9_en
+G	608	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_9_mask
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_addr[3:0]
*|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_2__T_data[120:0]
>d	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(0)[120:0]
>h	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(1)[120:0]
?.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(10)[120:0]
?2	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(11)[120:0]
?6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(12)[120:0]
?:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(13)[120:0]
?>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(14)[120:0]
?B	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(15)[120:0]
>l	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(2)[120:0]
>p	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(3)[120:0]
>t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(4)[120:0]
>x	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(5)[120:0]
>|	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(6)[120:0]
?"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(7)[120:0]
?&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(8)[120:0]
?*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3(9)[120:0]
=@	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_9_addr[3:0]
+A	23	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_9_data[120:0]
=A	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_9_en
+H	300	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_9_mask
+&	53	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_addr[3:0]
+"	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.tlbmd_3__T_data[120:0]
?G	16	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.value[3:0]
+I	921	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.mdTLB.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty
<K	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_bits_addr[31:0]
<L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_bits_cmd[3:0]
<N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_bits_wdata[63:0]
<M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_bits_wmask[7:0]
*s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_ready
<J	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_in_valid
<K	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_bits_addr[31:0]
<L	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_bits_cmd[3:0]
<N	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_bits_wdata[63:0]
<M	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_bits_wmask[7:0]
*s	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_ready
<J	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbEmpty.io_out_valid
Scope: TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec
#n	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.ISAMO
<\	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.alreadyOutFire
C:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.clock
<]	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.cmd
+)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hit
+9	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitCheck
+0	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitData_ppn[19:0]
+/	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitData_pteaddr[31:0]
+7	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_a
+8	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_d
+6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_g
+2	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_r
+5	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_u
+1	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_v
+3	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_w
+4	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitFlag_x
+:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitLoad
+.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitMeta_asid[15:0]
+,	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitMeta_flag[7:0]
+-	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitMeta_mask[17:0]
+?	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitRefillFlag[7:0]
+<	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitStore
+(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitVec[3:0]
+>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitWB
<V	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.hitWBStore[39:0]
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_bits_addr[38:0]
<2	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_bits_cmd[3:0]
<4	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_bits_wdata[63:0]
<3	18	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_bits_wmask[7:0]
*j	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_ready
<1	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_in_valid
*r	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_isFinish
<I	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mdReady
<H	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mdWrite_waymask[3:0]
*n	22	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mdWrite_wdata[120:0]
<F	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mdWrite_wen
<G	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mdWrite_windex[3:0]
<6	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_md_0[120:0]
<:	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_md_1[120:0]
<>	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_md_2[120:0]
<B	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_md_3[120:0]
$%	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_req_valid
g	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_resp_ready
$(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_mem_resp_valid
*m	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_bits_addr[31:0]
<2	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_bits_cmd[3:0]
<4	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_bits_wdata[63:0]
<3	18	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_bits_wmask[7:0]
*k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_ready
*l	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_out_valid
2,	30	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_addr[38:0]
2*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_loadPF
#k	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_priviledgeMode[1:0]
2)	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_status_mxr
2(	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_status_sum
2+	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_pf_storePF
2.	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.io_satp[63:0]
<U	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.level[1:0]
+;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.loadPF
);	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_a
)<	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_d
):	8	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_g
)6	15	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_r
)9	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_u
)5	15	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_v
)7	8	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_w
)8	2	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_flag_x
)=	16	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRdata_ppn[19:0]
<X	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.memRespStore[63:0]
+*	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.miss
<Z	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.missMaskStore[17:0]
+@	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.missMetaRefill
<[	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.raddr[31:0]
C;	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.reset
:u	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.satp_asid[15:0]
:t	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.satp_ppn[19:0]
<T	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.state[2:0]
+=	1	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.storePF
<S	930	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.victimWaymask[3:0]
<P	7	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.vpn_vpn0[8:0]
<Q	4	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.vpn_vpn1[8:0]
<R	5	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.vpn_vpn2[8:0]
++	931	TOP.NOOPSimTop.soc.noop.EmbeddedTLB_1.tlbExec.waymask[3:0]
Scope: TOP.NOOPSimTop.soc.noop.FlushableQueue
C:	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.clock
%O	118	TOP.NOOPSimTop.soc.noop.FlushableQueue.do_deq
&8	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.do_enq
&7	60	TOP.NOOPSimTop.soc.noop.FlushableQueue.empty
"X	19	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_brIdx[3:0]
"Z	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_icachePF
"Y	26	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_instValid[3:0]
"[	187	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_instr[63:0]
"T	190	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_pc[38:0]
"V	190	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_bits_pnpc[38:0]
"R	69	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_ready
"S	60	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_deq_valid
"J	23	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_brIdx[3:0]
"L	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_icachePF
"K	26	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_instValid[3:0]
"@	199	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_instr[63:0]
"F	195	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_pc[38:0]
"H	195	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_bits_pnpc[38:0]
":	21	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_ready
"E	60	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_enq_valid
#O	31	TOP.NOOPSimTop.soc.noop.FlushableQueue.io_flush
55	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.maybe_full
5!	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx(0)[3:0]
5"	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx(1)[3:0]
5#	3	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx(2)[3:0]
5$	7	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx(3)[3:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_15_addr[1:0]
"X	19	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_15_data[3:0]
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_5_addr[1:0]
"J	23	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_5_data[3:0]
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_brIdx__T_5_mask
5)	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF(0)
5*	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF(1)
5+	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF(2)
5,	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF(3)
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_15_addr[1:0]
"Z	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_15_data
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_5_addr[1:0]
"L	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_5_data
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_icachePF__T_5_mask
5%	12	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid(0)[3:0]
5&	2	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid(1)[3:0]
5'	2	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid(2)[3:0]
5(	2	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid(3)[3:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_15_addr[1:0]
"Y	26	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_15_data[3:0]
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_5_addr[1:0]
"K	26	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_5_data[3:0]
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instValid__T_5_mask
5-	39	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr(0)[63:0]
5/	37	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr(1)[63:0]
51	34	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr(2)[63:0]
53	32	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr(3)[63:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_15_addr[1:0]
"[	187	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_15_data[63:0]
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_5_addr[1:0]
"@	199	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_5_data[63:0]
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_instr__T_5_mask
4m	39	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc(0)[38:0]
4o	37	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc(1)[38:0]
4q	34	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc(2)[38:0]
4s	32	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc(3)[38:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_15_addr[1:0]
"T	190	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_15_data[38:0]
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_5_addr[1:0]
"F	195	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_5_data[38:0]
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pc__T_5_mask
4w	39	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc(0)[38:0]
4y	37	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc(1)[38:0]
4{	34	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc(2)[38:0]
4}	32	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc(3)[38:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_15_addr[1:0]
"V	190	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_15_data[38:0]
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_5_addr[1:0]
"H	195	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_5_data[38:0]
&6	74	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_5_en
D9	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.ram_pnpc__T_5_mask
C;	1	TOP.NOOPSimTop.soc.noop.FlushableQueue.reset
4v	180	TOP.NOOPSimTop.soc.noop.FlushableQueue.value[1:0]
4u	162	TOP.NOOPSimTop.soc.noop.FlushableQueue.value_1[1:0]
Scope: TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.clock
:B	2	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inflightSrc
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_clock
(l	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_chosen
21	194	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_bits_wmask[7:0]
#p	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_ready
20	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_0_valid
23	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_ready
22	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_in_1_valid
/	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_bits_wmask[7:0]
(j	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_ready
(k	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb_reset
21	194	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_bits_wmask[7:0]
#p	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_ready
20	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_resp_bits_rdata[63:0]
#q	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_0_resp_valid
23	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_ready
22	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_resp_bits_rdata[63:0]
#s	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_in_1_resp_valid
/	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_bits_wmask[7:0]
Y	15	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_ready
Z	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_req_valid
D@	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_resp_bits_cmd[3:0]
\	26	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_resp_ready
[	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.reset
:A	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.state[1:0]
Scope: TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb
:D	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.choice
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.clock
(l	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_chosen
21	194	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_bits_addr[31:0]
D?	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_bits_cmd[3:0]
D;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_bits_wdata[63:0]
D:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_bits_wmask[7:0]
#p	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_ready
20	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_0_valid
23	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_bits_addr[31:0]
24	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_bits_cmd[3:0]
26	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_bits_wdata[63:0]
25	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_bits_wmask[7:0]
#r	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_ready
22	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_in_1_valid
/	45	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_bits_addr[31:0]
0	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_bits_cmd[3:0]
2	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_bits_wdata[63:0]
1	21	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_bits_wmask[7:0]
(j	17	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_ready
(k	5	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.reset
:C	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1.inputArb.value[2:0]
Scope: TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.clock
:F	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inflightSrc[1:0]
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_clock
(o	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_chosen[1:0]
#v	101	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_ready
#u	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_0_valid
#}	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_1_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_1_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_1_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_1_ready
#|	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_1_valid
$%	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_2_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_2_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_2_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_2_ready
$$	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_2_valid
`	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_ready
_	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_in_3_valid
$+	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_bits_wmask[7:0]
(m	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_ready
(n	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb_reset
#v	101	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_ready
#u	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_resp_bits_rdata[63:0]
#j	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_0_resp_valid
#}	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_req_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_req_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_req_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_req_ready
#|	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_resp_bits_rdata[63:0]
$"	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_1_resp_valid
$%	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_req_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_req_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_req_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_req_ready
$$	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_req_valid
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_resp_bits_rdata[63:0]
$(	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_2_resp_valid
`	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_ready
_	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_req_valid
f	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_resp_bits_rdata[63:0]
e	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_in_3_resp_valid
$+	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_bits_wmask[7:0]
$)	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_ready
$*	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_req_valid
f	23	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_resp_bits_cmd[3:0]
g	30	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_resp_ready
$0	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.reset
:E	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.state[1:0]
Scope: TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb
(p	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.choice[1:0]
C:	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.clock
(o	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_chosen[1:0]
#v	101	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_bits_addr[31:0]
#w	11	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_bits_cmd[3:0]
#y	66	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_bits_wdata[63:0]
#x	77	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_bits_wmask[7:0]
#t	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_ready
#u	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_0_valid
#}	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_1_bits_addr[31:0]
28	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_1_bits_cmd[3:0]
#~	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_1_bits_wdata[63:0]
#{	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_1_ready
#|	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_1_valid
$%	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_2_bits_addr[31:0]
29	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_2_bits_cmd[3:0]
$&	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_2_bits_wdata[63:0]
$#	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_2_ready
$$	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_2_valid
`	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_bits_addr[31:0]
a	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_bits_cmd[3:0]
c	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_bits_wdata[63:0]
b	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_bits_wmask[7:0]
^	46	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_ready
_	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_in_3_valid
$+	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_bits_addr[31:0]
$,	33	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_bits_cmd[3:0]
$.	9	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_bits_wdata[63:0]
$-	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_bits_wmask[7:0]
(m	76	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_ready
(n	59	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.io_out_valid
C;	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.reset
:G	1	TOP.NOOPSimTop.soc.noop.SimpleBusCrossbarNto1_1.inputArb.value[2:0]
Scope: TOP.NOOPSimTop.soc.noop.ibf
4D	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_0
4E	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_1
4N	5	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_10
4O	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_11
4P	3	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_12
4Q	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_13
4R	5	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_14
4S	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_15
4F	3	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_2
4G	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_3
4H	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_4
4I	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_5
4J	5	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_6
4K	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_7
4L	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_8
4M	1	TOP.NOOPSimTop.soc.noop.ibf.branchRingMeta_9
C:	1	TOP.NOOPSimTop.soc.noop.ibf.clock
%V	62	TOP.NOOPSimTop.soc.noop.ibf.dequeueFire
%P	244	TOP.NOOPSimTop.soc.noop.ibf.dequeueInstrVec_0[15:0]
4g	239	TOP.NOOPSimTop.soc.noop.ibf.dequeueInstrVec_1[15:0]
4h	235	TOP.NOOPSimTop.soc.noop.ibf.dequeueInstrVec_2[15:0]
%Q	236	TOP.NOOPSimTop.soc.noop.ibf.dequeueInstrVec_3[15:0]
"f	12	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsRVC_0
4k	64	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsRVC_1
4l	16	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsRVC_2
%R	63	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsRVC_3
4i	60	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsValid_0
4j	60	TOP.NOOPSimTop.soc.noop.ibf.dequeueIsValid_1
%U	65	TOP.NOOPSimTop.soc.noop.ibf.dequeueSize[2:0]
%S	65	TOP.NOOPSimTop.soc.noop.ibf.dequeueSize1[1:0]
DA	1	TOP.NOOPSimTop.soc.noop.ibf.dequeueSize2[1:0]
%K	4	TOP.NOOPSimTop.soc.noop.ibf.enqueueFire_0
%L	4	TOP.NOOPSimTop.soc.noop.ibf.enqueueFire_1
%M	32	TOP.NOOPSimTop.soc.noop.ibf.enqueueFire_2
%N	32	TOP.NOOPSimTop.soc.noop.ibf.enqueueFire_3
%I	32	TOP.NOOPSimTop.soc.noop.ibf.enqueueSize[3:0]
%O	118	TOP.NOOPSimTop.soc.noop.ibf.ibufWen
%T	228	TOP.NOOPSimTop.soc.noop.ibf.inst2_StartIndex[3:0]
%>	178	TOP.NOOPSimTop.soc.noop.ibf.instrVec_0[15:0]
%?	171	TOP.NOOPSimTop.soc.noop.ibf.instrVec_1[15:0]
%@	182	TOP.NOOPSimTop.soc.noop.ibf.instrVec_2[15:0]
%A	165	TOP.NOOPSimTop.soc.noop.ibf.instrVec_3[15:0]
"q	31	TOP.NOOPSimTop.soc.noop.ibf.io_flush
"X	19	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_brIdx[3:0]
"Z	1	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_icachePF
"Y	26	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_instValid[3:0]
"[	187	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_instr[63:0]
"T	190	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_pc[38:0]
"V	190	TOP.NOOPSimTop.soc.noop.ibf.io_in_bits_pnpc[38:0]
"R	69	TOP.NOOPSimTop.soc.noop.ibf.io_in_ready
"S	60	TOP.NOOPSimTop.soc.noop.ibf.io_in_valid
"e	15	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_brIdx
"g	1	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_crossPageIPFFix
"d	1	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_exceptionVec_12
"_	256	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_instr[31:0]
"f	12	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_isRVC
"`	256	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_pc[38:0]
"b	152	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_bits_pnpc[38:0]
"]	7	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_ready
"^	60	TOP.NOOPSimTop.soc.noop.ibf.io_out_0_valid
"n	15	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_brIdx
"p	1	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_crossPageIPFFix
"m	1	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_exceptionVec_12
"h	226	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_instr[31:0]
"o	12	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_isRVC
"i	227	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_pc[38:0]
"k	147	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_bits_pnpc[38:0]
D>	1	TOP.NOOPSimTop.soc.noop.ibf.io_out_1_valid
4T	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_0
4U	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_1
4^	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_10
4_	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_11
4`	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_12
4a	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_13
4b	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_14
4c	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_15
4V	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_2
4W	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_3
4X	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_4
4Y	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_5
4Z	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_6
4[	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_7
4\	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_8
4]	1	TOP.NOOPSimTop.soc.noop.ibf.ipfRingMeta_9
%B	10	TOP.NOOPSimTop.soc.noop.ibf.isRVC_0
%C	60	TOP.NOOPSimTop.soc.noop.ibf.isRVC_1
%D	16	TOP.NOOPSimTop.soc.noop.ibf.isRVC_2
%E	26	TOP.NOOPSimTop.soc.noop.ibf.needEnqueue_0
%F	26	TOP.NOOPSimTop.soc.noop.ibf.needEnqueue_1
%G	20	TOP.NOOPSimTop.soc.noop.ibf.needEnqueue_2
%H	20	TOP.NOOPSimTop.soc.noop.ibf.needEnqueue_3
3r	41	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_0[38:0]
3t	41	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_1[38:0]
4(	35	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_10[38:0]
4*	35	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_11[38:0]
4,	31	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_12[38:0]
4.	31	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_13[38:0]
40	28	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_14[38:0]
42	28	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_15[38:0]
3v	42	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_2[38:0]
3x	42	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_3[38:0]
3z	40	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_4[38:0]
3|	40	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_5[38:0]
3~	40	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_6[38:0]
4"	40	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_7[38:0]
4$	35	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_8[38:0]
4&	35	TOP.NOOPSimTop.soc.noop.ibf.npcRingMeta_9[38:0]
3R	42	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_0[38:0]
3T	42	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_1[38:0]
3f	35	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_10[38:0]
3h	35	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_11[38:0]
3j	31	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_12[38:0]
3l	31	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_13[38:0]
3n	28	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_14[38:0]
3p	28	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_15[38:0]
3V	42	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_2[38:0]
3X	42	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_3[38:0]
3Z	41	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_4[38:0]
3\	41	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_5[38:0]
3^	40	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_6[38:0]
3`	40	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_7[38:0]
3b	36	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_8[38:0]
3d	36	TOP.NOOPSimTop.soc.noop.ibf.pcRingMeta_9[38:0]
C;	1	TOP.NOOPSimTop.soc.noop.ibf.reset
4f	79	TOP.NOOPSimTop.soc.noop.ibf.ringBufferAllowin
4d	165	TOP.NOOPSimTop.soc.noop.ibf.ringBufferHead[3:0]
4e	226	TOP.NOOPSimTop.soc.noop.ibf.ringBufferTail[3:0]
3B	41	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_0[15:0]
3C	38	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_1[15:0]
3L	33	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_10[15:0]
3M	34	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_11[15:0]
3N	30	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_12[15:0]
3O	29	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_13[15:0]
3P	28	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_14[15:0]
3Q	26	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_15[15:0]
3D	41	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_2[15:0]
3E	35	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_3[15:0]
3F	40	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_4[15:0]
3G	38	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_5[15:0]
3H	39	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_6[15:0]
3I	38	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_7[15:0]
3J	34	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_8[15:0]
3K	34	TOP.NOOPSimTop.soc.noop.ibf.ringInstBuffer_9[15:0]
%J	26	TOP.NOOPSimTop.soc.noop.ibf.shiftSize[1:0]
44	85	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_0
45	85	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_1
4>	64	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_10
4?	64	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_11
4@	60	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_12
4A	60	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_13
4B	55	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_14
4C	55	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_15
46	83	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_2
47	83	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_3
48	77	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_4
49	77	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_5
4:	77	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_6
4;	77	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_7
4<	67	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_8
4=	67	TOP.NOOPSimTop.soc.noop.ibf.validRingMeta_9
Scope: TOP.NOOPSimTop.soc.noop.idu
#M	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_DTLBENABLE
#N	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_intrVecIDU[11:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_crossPageIPFFix
"y	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_exceptionVec_12
"t	234	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_instr[31:0]
"{	7	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_bits_pnpc[38:0]
"r	15	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_in_valid
i	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_isWFI
"z	15	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_crossPageIPFFix
#)	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_exceptionVec_1
"y	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_exceptionVec_12
#*	9	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_exceptionVec_2
"t	234	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_intrVec_9
"{	7	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_cf_pnpc[38:0]
#:	176	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_fuOpType[6:0]
#9	72	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_fuType[2:0]
#?	1	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_isNoopTrap
#>	185	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_rfDest[4:0]
#;	165	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_rfSrc1[4:0]
#<	80	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_rfSrc2[4:0]
#=	84	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_rfWen
#7	72	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_src1Type
#8	91	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_ctrl_src2Type
#@	188	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_bits_data_imm[63:0]
#(	15	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.decoder1_io_out_valid
#M	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_DTLBENABLE
#N	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_intrVecIDU[11:0]
#%	15	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_crossPageIPFFix
#$	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_exceptionVec_12
"}	200	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_instr[31:0]
#&	9	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_bits_pnpc[38:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_in_valid
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_isWFI
#%	15	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_crossPageIPFFix
#B	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_exceptionVec_1
#$	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_exceptionVec_12
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_exceptionVec_2
"}	200	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_intrVec_9
#&	9	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_cf_pnpc[38:0]
#F	144	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_fuOpType[6:0]
#E	69	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_fuType[2:0]
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_isNoopTrap
#J	145	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_rfDest[4:0]
#G	133	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_rfSrc1[4:0]
#H	62	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_rfSrc2[4:0]
#I	67	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_rfWen
#C	60	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_src1Type
#D	72	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_ctrl_src2Type
#K	164	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_bits_data_imm[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2_io_out_valid
#N	1	TOP.NOOPSimTop.soc.noop.idu.intrVec[11:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_crossPageIPFFix
"y	1	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_exceptionVec_12
"t	234	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_instr[31:0]
"{	7	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.io_in_0_bits_pnpc[38:0]
"r	15	TOP.NOOPSimTop.soc.noop.idu.io_in_0_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.io_in_0_valid
#%	15	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_crossPageIPFFix
#$	1	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_exceptionVec_12
"}	200	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_instr[31:0]
#&	9	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.io_in_1_bits_pnpc[38:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_crossPageIPFFix
#)	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_exceptionVec_1
"y	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_exceptionVec_12
#*	9	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_exceptionVec_2
"t	234	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_intrVec_9
"{	7	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_cf_pnpc[38:0]
#:	176	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_fuOpType[6:0]
#9	72	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_fuType[2:0]
#?	1	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_isNoopTrap
#>	185	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_rfDest[4:0]
#;	165	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_rfSrc1[4:0]
#<	80	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_rfSrc2[4:0]
#=	84	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_rfWen
#7	72	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_src1Type
#8	91	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_ctrl_src2Type
#@	188	TOP.NOOPSimTop.soc.noop.idu.io_out_0_bits_data_imm[63:0]
#(	15	TOP.NOOPSimTop.soc.noop.idu.io_out_0_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.io_out_0_valid
#%	15	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_crossPageIPFFix
#B	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_exceptionVec_1
#$	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_exceptionVec_12
D>	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_exceptionVec_2
"}	200	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_intrVec_9
#&	9	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_cf_pnpc[38:0]
#F	144	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_fuOpType[6:0]
#E	69	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_fuType[2:0]
D>	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_isNoopTrap
#J	145	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_rfDest[4:0]
#G	133	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_rfSrc1[4:0]
#H	62	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_rfSrc2[4:0]
#I	67	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_rfWen
#C	60	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_src1Type
#D	72	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_ctrl_src2Type
#K	164	TOP.NOOPSimTop.soc.noop.idu.io_out_1_bits_data_imm[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu.io_out_1_valid
#M	1	TOP.NOOPSimTop.soc.noop.idu.vmEnable
Scope: TOP.NOOPSimTop.soc.noop.idu.decoder1
#M	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.DTLBENABLE
%W	154	TOP.NOOPSimTop.soc.noop.idu.decoder1.decodeList_0[3:0]
%X	72	TOP.NOOPSimTop.soc.noop.idu.decoder1.decodeList_1[2:0]
%Y	176	TOP.NOOPSimTop.soc.noop.idu.decoder1.decodeList_2[6:0]
%]	176	TOP.NOOPSimTop.soc.noop.idu.decoder1.fuOpType[6:0]
%\	72	TOP.NOOPSimTop.soc.noop.idu.decoder1.fuType[2:0]
%Z	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.hasIntr
%r	194	TOP.NOOPSimTop.soc.noop.idu.decoder1.imm[63:0]
%t	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.immrvc[63:0]
%[	154	TOP.NOOPSimTop.soc.noop.idu.decoder1.instrType[3:0]
#N	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.intrVecIDU[11:0]
"z	15	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_crossPageIPFFix
"y	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_exceptionVec_12
"t	234	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_instr[31:0]
"{	7	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_bits_pnpc[38:0]
"r	15	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_in_valid
i	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_isWFI
"z	15	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_brIdx
"|	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_crossPageIPFFix
#)	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_exceptionVec_1
"y	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_exceptionVec_12
#*	9	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_exceptionVec_2
"t	234	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_intrVec_9
"{	7	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_isRVC
"u	234	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_pc[38:0]
"w	141	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_cf_pnpc[38:0]
#:	176	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_fuOpType[6:0]
#9	72	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_fuType[2:0]
#?	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_isNoopTrap
#>	185	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_rfDest[4:0]
#;	165	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_rfSrc1[4:0]
#<	80	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_rfSrc2[4:0]
#=	84	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_rfWen
#7	72	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_src1Type
#8	91	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_ctrl_src2Type
#@	188	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_bits_data_imm[63:0]
#(	15	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_ready
"s	60	TOP.NOOPSimTop.soc.noop.idu.decoder1.io_out_valid
%^	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.isRVC
%g	204	TOP.NOOPSimTop.soc.noop.idu.decoder1.rd[4:0]
%q	205	TOP.NOOPSimTop.soc.noop.idu.decoder1.rfDest[4:0]
%o	169	TOP.NOOPSimTop.soc.noop.idu.decoder1.rfSrc1[4:0]
%p	175	TOP.NOOPSimTop.soc.noop.idu.decoder1.rfSrc2[4:0]
%e	169	TOP.NOOPSimTop.soc.noop.idu.decoder1.rs[4:0]
%i	183	TOP.NOOPSimTop.soc.noop.idu.decoder1.rs1p[3:0]
%h	195	TOP.NOOPSimTop.soc.noop.idu.decoder1.rs2[4:0]
%j	179	TOP.NOOPSimTop.soc.noop.idu.decoder1.rs2p[3:0]
%f	181	TOP.NOOPSimTop.soc.noop.idu.decoder1.rt[4:0]
%b	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvcDestType[3:0]
%_	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvcImmType[4:0]
%`	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvcSrc1Type[3:0]
%a	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvcSrc2Type[2:0]
%n	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvc_dest[4:0]
%k	197	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvc_shamt[5:0]
%l	10	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvc_src1[4:0]
%m	1	TOP.NOOPSimTop.soc.noop.idu.decoder1.rvc_src2[4:0]
%c	80	TOP.NOOPSimTop.soc.noop.idu.decoder1.src1Type
%d	91	TOP.NOOPSimTop.soc.noop.idu.decoder1.src2Type
Scope: TOP.NOOPSimTop.soc.noop.idu.decoder2
#M	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.DTLBENABLE
%v	120	TOP.NOOPSimTop.soc.noop.idu.decoder2.decodeList_0[3:0]
%w	69	TOP.NOOPSimTop.soc.noop.idu.decoder2.decodeList_1[2:0]
%x	144	TOP.NOOPSimTop.soc.noop.idu.decoder2.decodeList_2[6:0]
%{	144	TOP.NOOPSimTop.soc.noop.idu.decoder2.fuOpType[6:0]
%z	69	TOP.NOOPSimTop.soc.noop.idu.decoder2.fuType[2:0]
%Z	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.hasIntr
&2	166	TOP.NOOPSimTop.soc.noop.idu.decoder2.imm[63:0]
&4	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.immrvc[63:0]
%y	120	TOP.NOOPSimTop.soc.noop.idu.decoder2.instrType[3:0]
#N	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.intrVecIDU[11:0]
#%	15	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_crossPageIPFFix
#$	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_exceptionVec_12
"}	200	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_instr[31:0]
#&	9	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_bits_pnpc[38:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_in_valid
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_isWFI
#%	15	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_brIdx
#'	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_crossPageIPFFix
#B	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_exceptionVec_1
#$	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_exceptionVec_12
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_exceptionVec_2
"}	200	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_instr[31:0]
#+	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_0
#,	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_1
#5	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_10
#6	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_11
#-	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_2
#.	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_3
#/	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_4
#0	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_5
#1	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_6
#2	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_7
#3	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_8
#4	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_intrVec_9
#&	9	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_isRVC
"~	200	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_pc[38:0]
#"	119	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_cf_pnpc[38:0]
#F	144	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_fuOpType[6:0]
#E	69	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_fuType[2:0]
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_isNoopTrap
#J	145	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_rfDest[4:0]
#G	133	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_rfSrc1[4:0]
#H	62	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_rfSrc2[4:0]
#I	67	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_rfWen
#C	60	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_src1Type
#D	72	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_ctrl_src2Type
#K	164	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_bits_data_imm[63:0]
D9	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_ready
D>	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.io_out_valid
%|	12	TOP.NOOPSimTop.soc.noop.idu.decoder2.isRVC
&'	174	TOP.NOOPSimTop.soc.noop.idu.decoder2.rd[4:0]
&1	175	TOP.NOOPSimTop.soc.noop.idu.decoder2.rfDest[4:0]
&/	135	TOP.NOOPSimTop.soc.noop.idu.decoder2.rfSrc1[4:0]
&0	151	TOP.NOOPSimTop.soc.noop.idu.decoder2.rfSrc2[4:0]
&%	138	TOP.NOOPSimTop.soc.noop.idu.decoder2.rs[4:0]
&)	153	TOP.NOOPSimTop.soc.noop.idu.decoder2.rs1p[3:0]
&(	158	TOP.NOOPSimTop.soc.noop.idu.decoder2.rs2[4:0]
&*	142	TOP.NOOPSimTop.soc.noop.idu.decoder2.rs2p[3:0]
&&	155	TOP.NOOPSimTop.soc.noop.idu.decoder2.rt[4:0]
&"	8	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvcDestType[3:0]
%}	8	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvcImmType[4:0]
%~	8	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvcSrc1Type[3:0]
&!	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvcSrc2Type[2:0]
&.	8	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvc_dest[4:0]
&+	160	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvc_shamt[5:0]
&,	8	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvc_src1[4:0]
&-	1	TOP.NOOPSimTop.soc.noop.idu.decoder2.rvc_src2[4:0]
&#	64	TOP.NOOPSimTop.soc.noop.idu.decoder2.src1Type
&$	72	TOP.NOOPSimTop.soc.noop.idu.decoder2.src2Type
Scope: TOP.NOOPSimTop.soc.noop.ifu
$U	23	TOP.NOOPSimTop.soc.noop.ifu.brIdx[3:0]
C:	1	TOP.NOOPSimTop.soc.noop.ifu.clock
"O	1	TOP.NOOPSimTop.soc.noop.ifu.flushICache
"P	1	TOP.NOOPSimTop.soc.noop.ifu.flushTLB
"N	31	TOP.NOOPSimTop.soc.noop.ifu.io_flushVec[3:0]
1Y	217	TOP.NOOPSimTop.soc.noop.ifu.io_imem_req_bits_addr[38:0]
";	225	TOP.NOOPSimTop.soc.noop.ifu.io_imem_req_bits_user[86:0]
"9	46	TOP.NOOPSimTop.soc.noop.ifu.io_imem_req_ready
":	21	TOP.NOOPSimTop.soc.noop.ifu.io_imem_req_valid
"@	199	TOP.NOOPSimTop.soc.noop.ifu.io_imem_resp_bits_rdata[63:0]
"B	195	TOP.NOOPSimTop.soc.noop.ifu.io_imem_resp_bits_user[86:0]
">	19	TOP.NOOPSimTop.soc.noop.ifu.io_imem_resp_ready
"?	60	TOP.NOOPSimTop.soc.noop.ifu.io_imem_resp_valid
"L	1	TOP.NOOPSimTop.soc.noop.ifu.io_ipf
"J	23	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_brIdx[3:0]
"L	1	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_icachePF
"K	26	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_instValid[3:0]
"@	199	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_instr[63:0]
"F	195	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_pc[38:0]
"H	195	TOP.NOOPSimTop.soc.noop.ifu.io_out_bits_pnpc[38:0]
":	21	TOP.NOOPSimTop.soc.noop.ifu.io_out_ready
"E	60	TOP.NOOPSimTop.soc.noop.ifu.io_out_valid
1[	91	TOP.NOOPSimTop.soc.noop.ifu.io_redirect_target[38:0]
"M	31	TOP.NOOPSimTop.soc.noop.ifu.io_redirect_valid
2B	1	TOP.NOOPSimTop.soc.noop.ifu.lateJumpLatch
2C	1	TOP.NOOPSimTop.soc.noop.ifu.lateJumpTarget[38:0]
"O	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_MOUFlushICache
"P	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_MOUFlushTLB
1c	37	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.ifu.nlp_bpuUpdateReq_valid
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_clock
$B	21	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_brIdx_0
$C	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_brIdx_1
$D	3	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_brIdx_2
$E	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_brIdx_3
"M	31	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_flush
$=	225	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_in_pc_bits[38:0]
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_in_pc_valid
$N	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_lateJump
$?	23	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_out_target[38:0]
$A	23	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_out_valid
$F	25	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_target_0[38:0]
$H	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_target_1[38:0]
$J	36	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_target_2[38:0]
$L	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_io_target_3[38:0]
C;	1	TOP.NOOPSimTop.soc.noop.ifu.nlp_reset
$R	225	TOP.NOOPSimTop.soc.noop.ifu.npc[38:0]
$T	23	TOP.NOOPSimTop.soc.noop.ifu.pbrIdx[3:0]
2=	217	TOP.NOOPSimTop.soc.noop.ifu.pc[38:0]
2?	25	TOP.NOOPSimTop.soc.noop.ifu.pcInstValid[3:0]
$O	60	TOP.NOOPSimTop.soc.noop.ifu.pcUpdate
$P	23	TOP.NOOPSimTop.soc.noop.ifu.pnpc[38:0]
C;	1	TOP.NOOPSimTop.soc.noop.ifu.reset
2@	217	TOP.NOOPSimTop.soc.noop.ifu.snpc[38:0]
Scope: TOP.NOOPSimTop.soc.noop.ifu.nlp
"O	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.MOUFlushICache
"P	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.MOUFlushTLB
1c	37	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_actualTaken
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_actualTarget[38:0]
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_btbType[1:0]
1d	84	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_fuOpType[6:0]
1`	37	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_isMissPredict
1f	3	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_isRVC
1^	117	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_pc[38:0]
1]	43	TOP.NOOPSimTop.soc.noop.ifu.nlp.bpuUpdateReq_valid
%!	23	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbHit_0
%"	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbHit_1
%#	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbHit_2
%$	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbHit_3
$Y	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_0__type[1:0]
$X	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_0_tag[28:0]
$Z	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_0_target[38:0]
$]	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_0_valid
$a	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_1__type[1:0]
$`	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_1_tag[28:0]
$b	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_1_target[38:0]
$e	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_1_valid
$i	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_2__type[1:0]
$h	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_2_tag[28:0]
$j	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_2_target[38:0]
$m	35	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_2_valid
$q	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_3__type[1:0]
$t	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_3_lateJump
$p	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_3_tag[28:0]
$r	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_3_target[38:0]
$u	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btbRead_3_valid
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_req_bits_setIdx[6:0]
$V	18	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_req_valid
$Y	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_resp_data_0__type[1:0]
$\	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_resp_data_0_lateJump
$X	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_resp_data_0_tag[28:0]
$Z	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_resp_data_0_target[38:0]
$]	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_bits_setIdx[6:0]
$^	17	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_io_w_req_valid
0A	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0_reset
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_req_bits_setIdx[6:0]
$_	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_req_valid
$a	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_resp_data_0__type[1:0]
$d	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_resp_data_0_lateJump
$`	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_resp_data_0_tag[28:0]
$b	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_resp_data_0_target[38:0]
$e	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_bits_setIdx[6:0]
$f	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_io_w_req_valid
0B	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1_reset
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_req_bits_setIdx[6:0]
$g	16	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_req_valid
$i	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_resp_data_0__type[1:0]
$l	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_resp_data_0_lateJump
$h	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_resp_data_0_tag[28:0]
$j	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_resp_data_0_target[38:0]
$m	35	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_bits_setIdx[6:0]
$n	15	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_io_w_req_valid
0C	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2_reset
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_req_bits_setIdx[6:0]
$o	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_req_valid
$q	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_resp_data_0__type[1:0]
$t	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_resp_data_0_lateJump
$p	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_resp_data_0_tag[28:0]
$r	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_resp_data_0_target[38:0]
$u	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_bits_setIdx[6:0]
$v	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_io_w_req_valid
0D	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3_reset
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.clock
2~	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.cnt[1:0]
2u	31	TOP.NOOPSimTop.soc.noop.ifu.nlp.flush
$B	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_brIdx_0
$C	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_brIdx_1
$D	3	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_brIdx_2
$E	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_brIdx_3
"M	31	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_flush
$=	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_in_pc_bits[38:0]
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_in_pc_valid
$N	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_lateJump
$?	23	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_out_target[38:0]
$A	23	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_out_valid
$F	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_target_0[38:0]
$H	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_target_1[38:0]
$J	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_target_2[38:0]
$L	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.io_target_3[38:0]
2v	209	TOP.NOOPSimTop.soc.noop.ifu.nlp.pcLatch[38:0]
%%	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.pcLatchValid[3:0]
2x	15	TOP.NOOPSimTop.soc.noop.ifu.nlp.phtTaken_0
2y	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.phtTaken_1
2z	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.phtTaken_2
2{	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.phtTaken_3
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_100_addr[6:0]
$w	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_100_data[1:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_205_addr[6:0]
2H	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_205_data[1:0]
2J	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_260_addr[6:0]
2I	40	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_260_data[1:0]
$x	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_260_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_0__T_260_mask
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_109_addr[6:0]
$y	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_109_data[1:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_212_addr[6:0]
2K	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_212_data[1:0]
2J	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_269_addr[6:0]
2I	40	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_269_data[1:0]
$z	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_269_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_1__T_269_mask
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_118_addr[6:0]
${	3	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_118_data[1:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_219_addr[6:0]
2L	3	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_219_data[1:0]
2J	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_278_addr[6:0]
2I	40	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_278_data[1:0]
$|	7	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_278_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_2__T_278_mask
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_127_addr[6:0]
$}	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_127_data[1:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_226_addr[6:0]
2M	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_226_data[1:0]
2J	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_287_addr[6:0]
2I	40	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_287_data[1:0]
$~	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_287_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.pht_3__T_287_mask
2N	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(0)[38:0]
2P	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(1)[38:0]
2b	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(10)[38:0]
2d	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(11)[38:0]
2f	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(12)[38:0]
2h	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(13)[38:0]
2j	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(14)[38:0]
2l	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(15)[38:0]
2R	3	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(2)[38:0]
2T	4	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(3)[38:0]
2V	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(4)[38:0]
2X	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(5)[38:0]
2Z	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(6)[38:0]
2\	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(7)[38:0]
2^	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(8)[38:0]
2`	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras(9)[38:0]
2|	11	TOP.NOOPSimTop.soc.noop.ifu.nlp.rasTarget[38:0]
2p	11	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_130_addr[3:0]
2n	11	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_130_data[38:0]
2s	11	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_296_addr[3:0]
2q	117	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_296_data[38:0]
2t	15	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_296_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.ras__T_296_mask
3$	37	TOP.NOOPSimTop.soc.noop.ifu.nlp.reqLatch_actualTaken
3%	84	TOP.NOOPSimTop.soc.noop.ifu.nlp.reqLatch_fuOpType[6:0]
3"	117	TOP.NOOPSimTop.soc.noop.ifu.nlp.reqLatch_pc[38:0]
3!	43	TOP.NOOPSimTop.soc.noop.ifu.nlp.reqLatch_valid
C;	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.reset
2p	11	TOP.NOOPSimTop.soc.noop.ifu.nlp.value[3:0]
Scope: TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0
3*	192	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_14_addr[6:0]
3'	107	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_14_data[71:0]
%)	18	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_14_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_14_mask
3&	204	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_18_addr[6:0]
3&	204	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_18_addr_pipe_0[6:0]
%&	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.array_0__T_18_data[71:0]
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_req_bits_setIdx[6:0]
$V	18	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_req_valid
$Y	9	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_resp_data_0__type[1:0]
$\	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_resp_data_0_lateJump
$X	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_resp_data_0_tag[28:0]
$Z	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_resp_data_0_target[38:0]
$]	25	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_bits_setIdx[6:0]
$^	17	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.io_w_req_valid
%+	70	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.realRen
0A	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.reset
3+	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.resetState
3,	128	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.value[6:0]
%*	18	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_0.wen
Scope: TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1
31	192	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_14_addr[6:0]
3.	107	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_14_data[71:0]
%/	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_14_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_14_mask
3-	208	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_18_addr[6:0]
3-	208	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_18_addr_pipe_0[6:0]
%,	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.array_0__T_18_data[71:0]
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_req_bits_setIdx[6:0]
$_	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_req_valid
$a	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_resp_data_0__type[1:0]
$d	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_resp_data_0_lateJump
$`	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_resp_data_0_tag[28:0]
$b	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_resp_data_0_target[38:0]
$e	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_bits_setIdx[6:0]
$f	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.io_w_req_valid
%1	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.realRen
0B	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.reset
32	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.resetState
33	128	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.value[6:0]
%0	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_1.wen
Scope: TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2
38	192	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_14_addr[6:0]
35	107	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_14_data[71:0]
%5	16	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_14_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_14_mask
34	205	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_18_addr[6:0]
34	205	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_18_addr_pipe_0[6:0]
%2	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.array_0__T_18_data[71:0]
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_req_bits_setIdx[6:0]
$g	16	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_req_valid
$i	19	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_resp_data_0__type[1:0]
$l	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_resp_data_0_lateJump
$h	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_resp_data_0_tag[28:0]
$j	36	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_resp_data_0_target[38:0]
$m	35	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_bits_setIdx[6:0]
$n	15	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.io_w_req_valid
%7	70	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.realRen
0C	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.reset
39	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.resetState
3:	128	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.value[6:0]
%6	16	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_2.wen
Scope: TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3
3?	192	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_14_addr[6:0]
3<	107	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_14_data[71:0]
%;	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_14_en
D9	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_14_mask
3;	208	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_18_addr[6:0]
3;	208	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_18_addr_pipe_0[6:0]
%8	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.array_0__T_18_data[71:0]
C:	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.clock
$W	225	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_req_bits_setIdx[6:0]
$o	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_req_ready
$<	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_req_valid
$q	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_resp_data_0__type[1:0]
$t	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_resp_data_0_lateJump
$p	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_resp_data_0_tag[28:0]
$r	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_resp_data_0_target[38:0]
$u	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_r_resp_data_0_valid
1e	21	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_bits_data__type[1:0]
2G	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_bits_data_lateJump
2F	10	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_bits_data_tag[28:0]
1a	106	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_bits_data_target[38:0]
2E	65	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_bits_setIdx[6:0]
$v	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.io_w_req_valid
%=	64	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.realRen
0D	1	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.reset
3@	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.resetState
3A	128	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.value[6:0]
%<	2	TOP.NOOPSimTop.soc.noop.ifu.nlp.btb_3.wen
Scope: TOP.NOOPSimTop.soc.plic
Aq	1	TOP.NOOPSimTop.soc.plic.claimCompletion_0[31:0]
C:	1	TOP.NOOPSimTop.soc.plic.clock
An	1	TOP.NOOPSimTop.soc.plic.enable_0_0[31:0]
Ap	1	TOP.NOOPSimTop.soc.plic.inHandle_1
1X	1	TOP.NOOPSimTop.soc.plic.io__extra_intrVec
1N	1	TOP.NOOPSimTop.soc.plic.io__extra_meip_0
/	45	TOP.NOOPSimTop.soc.plic.io__in_ar_bits_addr[31:0]
"7	1	TOP.NOOPSimTop.soc.plic.io__in_ar_ready
"8	1	TOP.NOOPSimTop.soc.plic.io__in_ar_valid
/	45	TOP.NOOPSimTop.soc.plic.io__in_aw_bits_addr[31:0]
1U	1	TOP.NOOPSimTop.soc.plic.io__in_aw_ready
"4	1	TOP.NOOPSimTop.soc.plic.io__in_aw_valid
",	1	TOP.NOOPSimTop.soc.plic.io__in_b_ready
1V	1	TOP.NOOPSimTop.soc.plic.io__in_b_valid
"-	1	TOP.NOOPSimTop.soc.plic.io__in_r_bits_data[63:0]
",	1	TOP.NOOPSimTop.soc.plic.io__in_r_ready
1W	1	TOP.NOOPSimTop.soc.plic.io__in_r_valid
2	9	TOP.NOOPSimTop.soc.plic.io__in_w_bits_data[63:0]
1	21	TOP.NOOPSimTop.soc.plic.io__in_w_bits_strb[7:0]
"5	1	TOP.NOOPSimTop.soc.plic.io__in_w_ready
"6	1	TOP.NOOPSimTop.soc.plic.io__in_w_valid
1N	1	TOP.NOOPSimTop.soc.plic.io_extra_meip_0
Am	1	TOP.NOOPSimTop.soc.plic.pending_0_1
Al	1	TOP.NOOPSimTop.soc.plic.priority_0[31:0]
Ai	1	TOP.NOOPSimTop.soc.plic.r_busy
.{	1	TOP.NOOPSimTop.soc.plic.rdata[31:0]
Aj	1	TOP.NOOPSimTop.soc.plic.ren
C;	1	TOP.NOOPSimTop.soc.plic.reset
Ao	1	TOP.NOOPSimTop.soc.plic.threshold_0[31:0]
Ak	1	TOP.NOOPSimTop.soc.plic.w_busy
Scope: TOP.NOOPSimTop.soc.xbar
C:	1	TOP.NOOPSimTop.soc.xbar.clock
@J	13	TOP.NOOPSimTop.soc.xbar.inflightSrc
C:	1	TOP.NOOPSimTop.soc.xbar.inputArb_clock
-0	31	TOP.NOOPSimTop.soc.xbar.inputArb_io_chosen
l	120	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_bits_wmask[7:0]
j	53	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_ready
k	31	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_0_valid
M	47	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_bits_wmask[7:0]
K	45	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_ready
L	13	TOP.NOOPSimTop.soc.xbar.inputArb_io_in_1_valid
s	71	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_bits_wmask[7:0]
-.	53	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_ready
-/	43	TOP.NOOPSimTop.soc.xbar.inputArb_io_out_valid
C;	1	TOP.NOOPSimTop.soc.xbar.inputArb_reset
l	120	TOP.NOOPSimTop.soc.xbar.io_in_0_req_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.xbar.io_in_0_req_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.xbar.io_in_0_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.io_in_0_req_bits_wmask[7:0]
j	53	TOP.NOOPSimTop.soc.xbar.io_in_0_req_ready
k	31	TOP.NOOPSimTop.soc.xbar.io_in_0_req_valid
R	85	TOP.NOOPSimTop.soc.xbar.io_in_0_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar.io_in_0_resp_bits_rdata[63:0]
p	129	TOP.NOOPSimTop.soc.xbar.io_in_0_resp_valid
M	47	TOP.NOOPSimTop.soc.xbar.io_in_1_req_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.xbar.io_in_1_req_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.xbar.io_in_1_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.io_in_1_req_bits_wmask[7:0]
K	45	TOP.NOOPSimTop.soc.xbar.io_in_1_req_ready
L	13	TOP.NOOPSimTop.soc.xbar.io_in_1_req_valid
R	85	TOP.NOOPSimTop.soc.xbar.io_in_1_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar.io_in_1_resp_bits_rdata[63:0]
Q	13	TOP.NOOPSimTop.soc.xbar.io_in_1_resp_valid
s	71	TOP.NOOPSimTop.soc.xbar.io_out_req_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.xbar.io_out_req_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.xbar.io_out_req_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.io_out_req_bits_wmask[7:0]
q	53	TOP.NOOPSimTop.soc.xbar.io_out_req_ready
r	43	TOP.NOOPSimTop.soc.xbar.io_out_req_valid
R	85	TOP.NOOPSimTop.soc.xbar.io_out_resp_bits_cmd[3:0]
S	190	TOP.NOOPSimTop.soc.xbar.io_out_resp_bits_rdata[63:0]
D9	1	TOP.NOOPSimTop.soc.xbar.io_out_resp_ready
w	141	TOP.NOOPSimTop.soc.xbar.io_out_resp_valid
C;	1	TOP.NOOPSimTop.soc.xbar.reset
@I	43	TOP.NOOPSimTop.soc.xbar.state[1:0]
Scope: TOP.NOOPSimTop.soc.xbar.inputArb
-1	31	TOP.NOOPSimTop.soc.xbar.inputArb.choice
C:	1	TOP.NOOPSimTop.soc.xbar.inputArb.clock
-0	31	TOP.NOOPSimTop.soc.xbar.inputArb.io_chosen
l	120	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_bits_addr[31:0]
m	61	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_bits_cmd[3:0]
n	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_bits_wmask[7:0]
j	53	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_ready
k	31	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_0_valid
M	47	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_bits_addr[31:0]
N	13	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_bits_cmd[3:0]
O	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_bits_wmask[7:0]
K	45	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_ready
L	13	TOP.NOOPSimTop.soc.xbar.inputArb.io_in_1_valid
s	71	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_bits_addr[31:0]
t	43	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_bits_cmd[3:0]
u	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_bits_wdata[63:0]
D=	1	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_bits_wmask[7:0]
-.	53	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_ready
-/	43	TOP.NOOPSimTop.soc.xbar.inputArb.io_out_valid
C;	1	TOP.NOOPSimTop.soc.xbar.inputArb.reset
@K	1	TOP.NOOPSimTop.soc.xbar.inputArb.value[2:0]
