GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\cpu.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\led_gpio.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\progmem.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v'
Undeclared symbol 'led_rdata', assumed default net type 'wire'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v":80)
Undeclared symbol 'ext_led_rdata', assumed default net type 'wire'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v":90)
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_rx.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_rx_gpio.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_tx.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_tx_gpio.v'
Analyzing Verilog file 'E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\ext_led_gpio.v'
Compiling module 'top'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v":3)
Compiling module 'cpu'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\cpu.v":16)
Extracting RAM for identifier 'regfile'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\cpu.v":26)
Compiling module 'progmem'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\progmem.v":5)
Extracting RAM for identifier 'PROGMEM'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\progmem.v":15)
Compiling module 'uart_tx_gpio'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_tx_gpio.v":6)
Compiling module 'uart_tx'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_tx.v":10)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 13("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_tx.v":54)
Compiling module 'uart_rx_gpio'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_rx_gpio.v":6)
Compiling module 'uart_rx'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\uart_rx.v":1)
Compiling module 'led_gpio'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\led_gpio.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'data_out'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v":80)
Compiling module 'ext_led_gpio'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\ext_led_gpio.v":3)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'data_out'("E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\top.v":90)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\impl\gwsynthesis\uart_tx_rx_led_udemy.vg" completed
[100%] Generate report file "E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\impl\gwsynthesis\uart_tx_rx_led_udemy_syn.rpt.html" completed
GowinSynthesis finish
