
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358850500                       # Number of ticks simulated
final_tick                               2259636404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              182267093                       # Simulator instruction rate (inst/s)
host_op_rate                                182259868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              616693584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729184                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                   106051909                       # Number of instructions simulated
sim_ops                                     106051909                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8685                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    672190787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2380044057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3052234844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    672190787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        672190787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548945870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548945870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548945870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    672190787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2380044057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4601180715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358655500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358829000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.252600                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536411                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716188                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336335500     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358951000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257462500     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18810                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.799841                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.219221                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.771748                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047303                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537862                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537862                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114061                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114061                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236364                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236364                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236364                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236364                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18638                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18638                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255002                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255002                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255002                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255002                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070794                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075538                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075538                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073090                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073090                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12118                       # number of writebacks
system.cpu1.dcache.writebacks::total            12118                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966659                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710763                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.075020                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.905663                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.060996                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048644                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442141                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442141                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709969                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709969                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709969                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709969                       # number of overall hits
system.cpu1.icache.overall_hits::total         709969                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717370                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17928                       # number of replacements
system.l2.tags.tagsinuse                  3993.651776                       # Cycle average of tags in use
system.l2.tags.total_refs                       22401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249498                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1795.857248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.228939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.454087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.126911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.017713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975013                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428013                       # Number of tag accesses
system.l2.tags.data_accesses                   428013                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4133                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8876                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3632                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5243                       # number of overall hits
system.l2.overall_hits::total                    8876                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8136                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3769                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13345                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17114                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3769                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13345                       # number of overall misses
system.l2.overall_misses::total                 17114                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25990                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25990                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557589                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658484                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658484                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8685                       # number of writebacks
system.l2.writebacks::total                      8685                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8978                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8685                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7823                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8161                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8978                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33712                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518862539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516425869.972481                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436669.027519                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132848                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43400                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125476                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20609                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258324                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64009                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717701                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716459                       # Number of instructions committed
system.switch_cpus1.committedOps               716459                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689747                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76392                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689747                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971264                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481347                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260609                       # number of memory refs
system.switch_cpus1.num_load_insts             134633                       # Number of load instructions
system.switch_cpus1.num_store_insts            125976                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717701                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95632                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418202     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138683     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126322     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1447                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16949                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6055                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1979784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17928                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296707                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64637     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5472      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70423                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.261689                       # Number of seconds simulated
sim_ticks                                261688830500                       # Number of ticks simulated
final_tick                               2521698530500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1861716                       # Simulator instruction rate (inst/s)
host_op_rate                                  1861716                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              748522064                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738528                       # Number of bytes of host memory used
host_seconds                                   349.61                       # Real time elapsed on the host
sim_insts                                   650869677                       # Number of instructions simulated
sim_ops                                     650869677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2560192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     12900416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       991744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     17051072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33503424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2560192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       991744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3551936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18624640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18624640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        40003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       201569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        15496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       266423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              523491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        291010                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             291010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9783345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     49296777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3789783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     65157813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128027719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9783345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3789783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13573128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        71170940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71170940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        71170940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9783345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     49296777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3789783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     65157813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199198659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     664                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     52320                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7222     34.85%     34.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    372      1.79%     36.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    268      1.29%     37.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     28      0.14%     38.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  12836     61.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               20726                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7207     47.87%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     372      2.47%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     268      1.78%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      28      0.19%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    7179     47.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                15054                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            260358452500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27473000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               13132000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                4294000      0.00%     99.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1285665500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        261689017000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997923                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.559286                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.726334                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.15%      0.15% # number of syscalls executed
system.cpu0.kern.syscall::3                       546     83.23%     83.38% # number of syscalls executed
system.cpu0.kern.syscall::4                         8      1.22%     84.60% # number of syscalls executed
system.cpu0.kern.syscall::6                        22      3.35%     87.96% # number of syscalls executed
system.cpu0.kern.syscall::17                       16      2.44%     90.40% # number of syscalls executed
system.cpu0.kern.syscall::45                       21      3.20%     93.60% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.15%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.15%     93.90% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.15%     94.05% # number of syscalls executed
system.cpu0.kern.syscall::71                       18      2.74%     96.80% # number of syscalls executed
system.cpu0.kern.syscall::73                       15      2.29%     99.09% # number of syscalls executed
system.cpu0.kern.syscall::74                        3      0.46%     99.54% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.15%     99.70% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   656                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   80      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  378      1.21%      1.46% # number of callpals executed
system.cpu0.kern.callpal::tbi                       7      0.02%      1.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                18167     57.96%     59.44% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1245      3.97%     63.41% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     63.41% # number of callpals executed
system.cpu0.kern.callpal::rti                    1891      6.03%     69.45% # number of callpals executed
system.cpu0.kern.callpal::callsys                 729      2.33%     71.77% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     71.78% # number of callpals executed
system.cpu0.kern.callpal::rdunique               8844     28.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 31346                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2269                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1259                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1259                      
system.cpu0.kern.mode_good::user                 1259                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.554870                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.713719                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      231271643500     88.38%     88.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         30417373500     11.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     378                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           499973                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          458.563113                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17114118                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           499973                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.230084                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   458.563113                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.895631                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.895631                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35779106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35779106                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11858434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11858434                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      5192000                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5192000                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        41061                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        41061                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        42975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        42975                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17050434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17050434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17050434                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17050434                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       374601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       374601                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       126022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       126022                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2873                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          534                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          534                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       500623                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        500623                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       500623                       # number of overall misses
system.cpu0.dcache.overall_misses::total       500623                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12233035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12233035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      5318022                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5318022                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        43934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        43934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        43509                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        43509                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17551057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17551057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17551057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17551057                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030622                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023697                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.065394                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065394                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.012273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.028524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028524                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.028524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028524                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       171637                       # number of writebacks
system.cpu0.dcache.writebacks::total           171637                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           210058                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68617154                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           210058                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           326.658133                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000083                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        137588890                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       137588890                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     68479358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68479358                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     68479358                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68479358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     68479358                       # number of overall hits
system.cpu0.icache.overall_hits::total       68479358                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       210058                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       210058                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       210058                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        210058                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       210058                       # number of overall misses
system.cpu0.icache.overall_misses::total       210058                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     68689416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68689416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     68689416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68689416                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     68689416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68689416                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003058                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       210058                       # number of writebacks
system.cpu0.icache.writebacks::total           210058                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     127                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    103143                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2603     34.27%     34.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    268      3.53%     37.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     80      1.05%     38.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4644     61.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7595                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2601     47.54%     47.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     268      4.90%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      80      1.46%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2522     46.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5471                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            261538212500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               13132000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15274500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              329976000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        261896595000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999232                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.543066                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.720342                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.09%      1.09% # number of syscalls executed
system.cpu1.kern.syscall::3                        78     84.78%     85.87% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      2.17%     88.04% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      1.09%     89.13% # number of syscalls executed
system.cpu1.kern.syscall::45                        3      3.26%     92.39% # number of syscalls executed
system.cpu1.kern.syscall::71                        4      4.35%     96.74% # number of syscalls executed
system.cpu1.kern.syscall::73                        3      3.26%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    92                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   28      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  174      1.65%      1.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.03%      1.95% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6419     61.01%     62.96% # number of callpals executed
system.cpu1.kern.callpal::rdps                    597      5.67%     68.63% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     68.64% # number of callpals executed
system.cpu1.kern.callpal::rti                     828      7.87%     76.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                 231      2.20%     78.71% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.02%     78.73% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2238     21.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10521                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              823                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                720                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                179                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                738                      
system.cpu1.kern.mode_good::user                  720                      
system.cpu1.kern.mode_good::idle                   18                      
system.cpu1.kern.mode_switch_good::kernel     0.896719                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.100559                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.857143                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         970261000      0.37%      0.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        236741465000     90.90%     91.27% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         22730763500      8.73%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     174                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1497315                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.699584                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95634654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1497315                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            63.870765                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.699584                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.981835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        198264857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       198264857                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     84426953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       84426953                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     12434208                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12434208                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10068                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10068                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     96861161                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        96861161                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     96861161                       # number of overall hits
system.cpu1.dcache.overall_hits::total       96861161                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1310146                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1310146                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       189841                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       189841                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1075                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1075                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          501                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          501                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1499987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1499987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1499987                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1499987                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     85737099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     85737099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12624049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12624049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10569                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10569                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     98361148                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98361148                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     98361148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98361148                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015281                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.015038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015038                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100797                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100797                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.047403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.015250                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015250                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.015250                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015250                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       234806                       # number of writebacks
system.cpu1.dcache.writebacks::total           234806                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           189829                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999982                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          418040951                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           189829                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2202.197509                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999982                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        951128436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       951128436                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    475279473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      475279473                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    475279473                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       475279473                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    475279473                       # number of overall hits
system.cpu1.icache.overall_hits::total      475279473                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       189830                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       189830                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       189830                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        189830                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       189830                       # number of overall misses
system.cpu1.icache.overall_misses::total       189830                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    475469303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    475469303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    475469303                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    475469303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    475469303                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    475469303                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000399                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000399                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000399                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000399                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000399                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000399                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       189829                       # number of writebacks
system.cpu1.icache.writebacks::total           189829                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2977                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2977                       # Transaction distribution
system.iobus.trans_dist::WriteReq               75273                       # Transaction distribution
system.iobus.trans_dist::WriteResp              75273                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13380                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  156500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4587820                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                71560                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71560                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644040                       # Number of tag accesses
system.iocache.tags.data_accesses              644040                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          200                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              200                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          200                       # number of demand (read+write) misses
system.iocache.demand_misses::total               200                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          200                       # number of overall misses
system.iocache.overall_misses::total              200                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          200                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            200                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          200                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             200                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          200                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            200                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    545444                       # number of replacements
system.l2.tags.tagsinuse                  3977.695046                       # Cycle average of tags in use
system.l2.tags.total_refs                     3427786                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    545444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.284396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1595.133232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.011110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.006558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.000677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.019924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    85.827223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   255.904783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    92.443566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1948.347974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.389437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.062477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.475671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971117                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37663594                       # Number of tag accesses
system.l2.tags.data_accesses                 37663594                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       406443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           406443                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       313915                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           313915                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  189                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 61                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        32778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        77592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110370                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       170054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       174334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             344388                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       264845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1150965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1415810                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       170054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       297623                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       174334                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1228557                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1870568                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       170054                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       297623                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       174334                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1228557                       # number of overall hits
system.l2.overall_hits::total                 1870568                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          407                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          233                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                640                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              110                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        91154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       110541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              201695                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        40004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        15496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55500                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       110519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       155961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          266480                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        40004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       201673                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        15496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       266502                       # number of demand (read+write) misses
system.l2.demand_misses::total                 523675                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        40004                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       201673                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        15496                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       266502                       # number of overall misses
system.l2.overall_misses::total                523675                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       406443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       406443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       313915                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       313915                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          354                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              829                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       123932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       188133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            312065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       210058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       189830                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         399888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       375364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1306926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1682290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       210058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       499296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       189830                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1495059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2394243                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       210058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       499296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       189830                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1495059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2394243                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.856842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.658192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772014                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.663866                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.596154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.643275                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.735516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.587568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.646324                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.190443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.081631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138789                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.294432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.119334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158403                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.190443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.403915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.081631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.178255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218723                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.190443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.403915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.081631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.178255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218723                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               219650                       # number of writebacks
system.l2.writebacks::total                    219650                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2777                       # Transaction distribution
system.membus.trans_dist::ReadResp             324957                       # Transaction distribution
system.membus.trans_dist::WriteReq               3913                       # Transaction distribution
system.membus.trans_dist::WriteResp              3913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       291010                       # Transaction distribution
system.membus.trans_dist::CleanEvict           284320                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            974                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             933                       # Transaction distribution
system.membus.trans_dist::ReadExReq            202951                       # Transaction distribution
system.membus.trans_dist::ReadExResp           201512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        322180                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        13380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1556653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1570033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1784513                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47561088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47580268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52160108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1182038                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1182038    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1182038                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            12265665                       # DTB read hits
system.switch_cpus0.dtb.read_misses             17063                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        10859200                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            5365332                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1661                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4392602                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            17630997                       # DTB hits
system.switch_cpus0.dtb.data_misses             18724                       # DTB misses
system.switch_cpus0.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        15251802                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           61118976                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1560                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       61120536                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               523378325                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           68670670                       # Number of instructions committed
system.switch_cpus0.committedOps             68670670                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     58035693                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      13592366                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             836116                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      4751919                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            58035693                       # number of integer instructions
system.switch_cpus0.num_fp_insts             13592366                       # number of float instructions
system.switch_cpus0.num_int_register_reads     97858556                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     44910937                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     18940716                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     11763406                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             17665299                       # number of memory refs
system.switch_cpus0.num_load_insts           12296785                       # Number of load instructions
system.switch_cpus0.num_store_insts           5368514                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      454687870.550006                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      68690454.449994                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.131244                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.868756                       # Percentage of idle cycles
system.switch_cpus0.Branches                  6014043                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       951037      1.38%      1.38% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         38630877     56.24%     57.62% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          989782      1.44%     59.07% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        5584383      8.13%     67.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         361217      0.53%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         915196      1.33%     69.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       3046218      4.43%     73.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         110597      0.16%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt         46055      0.07%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        12373751     18.01%     91.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5371009      7.82%     99.55% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        309294      0.45%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          68689416                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            85734606                       # DTB read hits
system.switch_cpus1.dtb.read_misses             88696                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        85491567                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           12635041                       # DTB write hits
system.switch_cpus1.dtb.write_misses             3254                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       12208602                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            98369647                       # DTB hits
system.switch_cpus1.dtb.data_misses             91950                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        97700169                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          473592961                       # ITB hits
system.switch_cpus1.itb.fetch_misses              314                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      473593275                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               523793317                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          475377343                       # Number of instructions committed
system.switch_cpus1.committedOps            475377343                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    332331132                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     200989747                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             684234                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     32952024                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           332331132                       # number of integer instructions
system.switch_cpus1.num_fp_insts            200989747                       # number of float instructions
system.switch_cpus1.num_int_register_reads    616262780                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    228718542                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    245594892                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    188032289                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             98475699                       # number of memory refs
system.switch_cpus1.num_load_insts           85836496                       # Number of load instructions
system.switch_cpus1.num_store_insts          12639203                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      47946218.706581                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      475847098.293419                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.908463                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.091537                       # Percentage of idle cycles
system.switch_cpus1.Branches                 40887280                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      1666211      0.35%      0.35% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        199100709     41.87%     42.23% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4496821      0.95%     43.17% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     43.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87450405     18.39%     61.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        2472688      0.52%     62.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       34213654      7.20%     69.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      45882129      9.65%     78.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         553984      0.12%     79.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        175945      0.04%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.08% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        85852404     18.06%     97.14% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       12640002      2.66%     99.80% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        964351      0.20%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         475469303                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      4802656                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2402163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       195592                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          46003                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        37686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         8317                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2777                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2091360                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3913                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       406443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       313915                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1484962                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1035                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313504                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313504                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        399888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1688695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       578916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1479980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       534775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4435991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7029662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     23606912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     43135544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     22076480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    111036724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              199855660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          688564                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5497910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5059134     92.02%     92.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 430449      7.83%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   8327      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5497910                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.248286                       # Number of seconds simulated
sim_ticks                                248286054000                       # Number of ticks simulated
final_tick                               2769984584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2687289                       # Simulator instruction rate (inst/s)
host_op_rate                                  2687289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              437092648                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739584                       # Number of bytes of host memory used
host_seconds                                   568.04                       # Real time elapsed on the host
sim_insts                                  1526487148                       # Number of instructions simulated
sim_ops                                    1526487148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2115520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     36801216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2678400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     19337280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60932416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2115520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2678400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4793920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17323200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17323200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        33055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       575019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        41850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       302145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              952069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        270675                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             270675                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      8520495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    148221035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     10787557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     77883070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             245412157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      8520495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     10787557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19308052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        69771136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69771136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        69771136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      8520495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    148221035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     10787557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     77883070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            315183293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    295717                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4623     38.28%     38.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     24      0.20%     38.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    254      2.10%     40.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.11%     40.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7162     59.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12076                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4615     48.54%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      24      0.25%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     254      2.67%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.14%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4602     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9508                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            247763823000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1786000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               12446000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1456000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              506486000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        248285997000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998270                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.642558                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.787347                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.17%      0.17% # number of syscalls executed
system.cpu0.kern.syscall::3                       308     52.12%     52.28% # number of syscalls executed
system.cpu0.kern.syscall::4                       228     38.58%     90.86% # number of syscalls executed
system.cpu0.kern.syscall::6                         9      1.52%     92.39% # number of syscalls executed
system.cpu0.kern.syscall::17                       12      2.03%     94.42% # number of syscalls executed
system.cpu0.kern.syscall::45                        9      1.52%     95.94% # number of syscalls executed
system.cpu0.kern.syscall::71                       11      1.86%     97.80% # number of syscalls executed
system.cpu0.kern.syscall::73                       12      2.03%     99.83% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      0.17%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   591                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   77      0.39%      0.39% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  113      0.57%      0.95% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10389     52.03%     52.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1073      5.37%     58.35% # number of callpals executed
system.cpu0.kern.callpal::rti                    1396      6.99%     65.34% # number of callpals executed
system.cpu0.kern.callpal::callsys                 691      3.46%     68.80% # number of callpals executed
system.cpu0.kern.callpal::rdunique               6230     31.20%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 19969                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1509                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1348                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1348                      
system.cpu0.kern.mode_good::user                 1348                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.893307                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.943647                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        3138488500      1.26%      1.26% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        245147508500     98.74%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     113                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          4219032                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.659067                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          121001889                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4219032                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.680012                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.659067                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        254777824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       254777824                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     90401337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       90401337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     30582054                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30582054                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        27491                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        27491                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        28762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28762                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    120983391                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       120983391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    120983391                       # number of overall hits
system.cpu0.dcache.overall_hits::total      120983391                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3779753                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3779753                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       452912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       452912                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2619                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2619                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1138                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4232665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4232665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4232665                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4232665                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     94181090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     94181090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     31034966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31034966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        30110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        30110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        29900                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        29900                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    125216056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    125216056                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    125216056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    125216056                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.040133                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040133                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014594                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014594                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.086981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.086981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.038060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038060                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.033803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.033803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033803                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       585381                       # number of writebacks
system.cpu0.dcache.writebacks::total           585381                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           574348                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          494600882                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           574348                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           861.151918                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        992300074                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       992300074                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    495288515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      495288515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    495288515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       495288515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    495288515                       # number of overall hits
system.cpu0.icache.overall_hits::total      495288515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       574348                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       574348                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       574348                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        574348                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       574348                       # number of overall misses
system.cpu0.icache.overall_misses::total       574348                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    495862863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    495862863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    495862863                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    495862863                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    495862863                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    495862863                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001158                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001158                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001158                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001158                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001158                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001158                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       574348                       # number of writebacks
system.cpu0.icache.writebacks::total           574348                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     136                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    273492                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1271     27.71%     27.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    254      5.54%     33.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     77      1.68%     34.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2985     65.08%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4587                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1271     45.44%     45.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     254      9.08%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      77      2.75%     57.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1195     42.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2797                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            248037228000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12446000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               13450000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              191070000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        248254194000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.400335                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.609767                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   13      0.21%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  108      1.73%      1.94% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3864     61.86%     63.80% # number of callpals executed
system.cpu1.kern.callpal::rdps                    512      8.20%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rti                     392      6.28%     78.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                  61      0.98%     79.25% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1296     20.75%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6246                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              288                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                256                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                212                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                287                      
system.cpu1.kern.mode_good::user                  256                      
system.cpu1.kern.mode_good::idle                   31                      
system.cpu1.kern.mode_switch_good::kernel     0.996528                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.146226                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.759259                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         195704000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        189888632500     76.04%     76.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         59635032000     23.88%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          3774496                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          505.569860                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           88779973                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3774496                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.521014                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   505.569860                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.987441                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987441                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        193085288                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       193085288                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     66648782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66648782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     24195459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24195459                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3490                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3490                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3587                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3587                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     90844241                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        90844241                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     90844241                       # number of overall hits
system.cpu1.dcache.overall_hits::total       90844241                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3573769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3573769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       220772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       220772                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          554                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          554                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          436                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          436                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3794541                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3794541                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3794541                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3794541                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     70222551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70222551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     24416231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     24416231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         4044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         4023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     94638782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94638782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     94638782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94638782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.050892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050892                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009042                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009042                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.136993                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.136993                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.108377                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108377                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040095                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040095                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040095                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       319187                       # number of writebacks
system.cpu1.dcache.writebacks::total           319187                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           468444                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          361369740                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           468444                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           771.425699                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        761061172                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       761061172                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    379827920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      379827920                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    379827920                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       379827920                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    379827920                       # number of overall hits
system.cpu1.icache.overall_hits::total      379827920                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       468444                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       468444                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       468444                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        468444                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       468444                       # number of overall misses
system.cpu1.icache.overall_misses::total       468444                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    380296364                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    380296364                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    380296364                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    380296364                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    380296364                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    380296364                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001232                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001232                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001232                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001232                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001232                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001232                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       468444                       # number of writebacks
system.cpu1.icache.writebacks::total           468444                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  168                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 168                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2762                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2762                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   129152                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1926                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1926                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17334                       # Number of tag accesses
system.iocache.tags.data_accesses               17334                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    987991                       # number of replacements
system.l2.tags.tagsinuse                  4003.805221                       # Cycle average of tags in use
system.l2.tags.total_refs                    14335522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    987991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.509770                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      693.121585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   132.410473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1736.559139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    93.538420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1348.175604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.169219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.032327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.423965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.329144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 127307651                       # Number of tag accesses
system.l2.tags.data_accesses                127307651                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       904568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           904568                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       488423                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           488423                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  288                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 59                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       222938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       198266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                421204                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       541293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       426594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             967887                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3410463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      3279435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6689898                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       541293                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3633401                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       426594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3477701                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8078989                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       541293                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3633401                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       426594                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3477701                       # number of overall hits
system.l2.overall_hits::total                 8078989                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         4830                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          843                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5673                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       213991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        15920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              229911                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        33055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        41850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74905                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       362636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       286370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          649006                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        33055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       576627                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        41850                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       302290                       # number of demand (read+write) misses
system.l2.demand_misses::total                 953822                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        33055                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       576627                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        41850                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       302290                       # number of overall misses
system.l2.overall_misses::total                953822                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       904568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       904568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       488423                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       488423                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         5065                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          896                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5961                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       436929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       214186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            651115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       574348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       468444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1042792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3773099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3565805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7338904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       574348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4210028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       468444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      3779991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9032811                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       574348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4210028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       468444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      3779991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9032811                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.953603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.940848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.951686                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.493976                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.433333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.477876                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.489761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.074328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.353104                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.057552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.089338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071831                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.096111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.080310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.057552                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.136965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.089338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.079971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105595                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.057552                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.136965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.089338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.079971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105595                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               268755                       # number of writebacks
system.l2.writebacks::total                    268755                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 162                       # Transaction distribution
system.membus.trans_dist::ReadResp             724079                       # Transaction distribution
system.membus.trans_dist::WriteReq                842                       # Transaction distribution
system.membus.trans_dist::WriteResp               842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       270675                       # Transaction distribution
system.membus.trans_dist::CleanEvict           649098                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14522                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1515                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7440                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237670                       # Transaction distribution
system.membus.trans_dist::ReadExResp           228198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        723917                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2855020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2857028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2862800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     78135296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     78141520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78264784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1900347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1900347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1900347                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            94172605                       # DTB read hits
system.switch_cpus0.dtb.read_misses            262413                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        93590243                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           31066077                       # DTB write hits
system.switch_cpus0.dtb.write_misses            12476                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       30149585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           125238682                       # DTB hits
system.switch_cpus0.dtb.data_misses            274889                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       123739828                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          490456923                       # ITB hits
system.switch_cpus0.itb.fetch_misses              568                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      490457491                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               496572136                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          495587974                       # Number of instructions committed
system.switch_cpus0.committedOps            495587974                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    340727716                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     218089194                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3276085                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     33175068                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           340727716                       # number of integer instructions
system.switch_cpus0.num_fp_insts            218089194                       # number of float instructions
system.switch_cpus0.num_int_register_reads    665394894                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    225664356                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    292867723                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    193186050                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            125553011                       # number of memory refs
system.switch_cpus0.num_load_insts           94473775                       # Number of load instructions
system.switch_cpus0.num_store_insts          31079236                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      708702.509958                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      495863433.490042                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.998573                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.001427                       # Percentage of idle cycles
system.switch_cpus0.Branches                 40310424                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      5351149      1.08%      1.08% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        184152310     37.14%     38.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        10244900      2.07%     40.28% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     40.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       90699873     18.29%     58.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1268047      0.26%     58.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       21959846      4.43%     63.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      51545788     10.40%     73.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1660117      0.33%     73.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        552976      0.11%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        94524954     19.06%     93.16% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       31080591      6.27%     99.43% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2822312      0.57%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         495862863                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            70193621                       # DTB read hits
system.switch_cpus1.dtb.read_misses            257656                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        70332288                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           24420323                       # DTB write hits
system.switch_cpus1.dtb.write_misses             9211                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       24361932                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            94613944                       # DTB hits
system.switch_cpus1.dtb.data_misses            266867                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        94694220                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          379844836                       # ITB hits
system.switch_cpus1.itb.fetch_misses               48                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      379844884                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               496508584                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          380029497                       # Number of instructions committed
system.switch_cpus1.committedOps            380029497                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    256794426                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     168550550                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2298777                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     27938902                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           256794426                       # number of integer instructions
system.switch_cpus1.num_fp_insts            168550550                       # number of float instructions
system.switch_cpus1.num_int_register_reads    509330925                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    171644906                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    240559676                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    147255684                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             94914453                       # number of memory refs
system.switch_cpus1.num_load_insts           70484251                       # Number of load instructions
system.switch_cpus1.num_store_insts          24430202                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      116260957.412659                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      380247626.587341                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.765843                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.234157                       # Percentage of idle cycles
system.switch_cpus1.Branches                 33793880                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      3794930      1.00%      1.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        141146722     37.11%     38.11% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        10190243      2.68%     40.79% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     40.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       70145969     18.45%     59.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         820978      0.22%     59.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       11672257      3.07%     62.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      42696423     11.23%     73.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1660704      0.44%     74.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        554064      0.15%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        70489708     18.54%     92.87% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       24430302      6.42%     99.29% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       2694064      0.71%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         380296364                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     18111065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9060788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2385352                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          89319                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        39648                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49671                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                162                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8399649                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               842                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       904568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       488423                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5275511                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13097                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           660587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          660587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1042792                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7356695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1518570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12063000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1055437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10182993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24820000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     60430208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    307912144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     37567552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    263092480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              669002384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          991843                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19103912                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.257512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.443170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14234092     74.51%     74.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4820149     25.23%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49671      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19103912                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000843                       # Number of seconds simulated
sim_ticks                                   842530000                       # Number of ticks simulated
final_tick                               2770827114500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1226673872                       # Simulator instruction rate (inst/s)
host_op_rate                               1226651946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              676262420                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739584                       # Number of bytes of host memory used
host_seconds                                     1.25                       # Real time elapsed on the host
sim_insts                                  1528213431                       # Number of instructions simulated
sim_ops                                    1528213431                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       239296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       553920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       673600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1605888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       239296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       139072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        378368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       587456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          587456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9179                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    284020747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    657448399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    165064745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    799496754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1906030646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    284020747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    165064745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        449085493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       697252323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            697252323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       697252323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    284020747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    657448399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    165064745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    799496754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2603282969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2948                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     993     45.38%     45.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      4.20%     49.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.05%     49.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.05%     49.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1101     50.32%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2188                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      993     47.76%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      4.43%     52.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.05%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     52.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     992     47.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2079                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               467835000     73.66%     73.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      1.09%     74.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     74.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.03%     74.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              160208500     25.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           635166000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.900999                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.950183                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    11                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   20      0.91%      0.96% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.09%      1.05% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1963     89.80%     90.85% # number of callpals executed
system.cpu0.kern.callpal::rdps                     10      0.46%     91.31% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.05%     91.35% # number of callpals executed
system.cpu0.kern.callpal::rti                     131      5.99%     97.35% # number of callpals executed
system.cpu0.kern.callpal::callsys                  20      0.91%     98.26% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.23%     98.49% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 33      1.51%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2186                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 38                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 39                      
system.cpu0.kern.mode_good::user                   38                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.256579                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.405263                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         325500500     57.31%     57.31% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           242473000     42.69%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            11890                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.068711                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             424956                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.577380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.068711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.961072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.961072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           718261                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          718261                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       202085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         202085                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       124930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        124930                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7130                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7130                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       327015                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          327015                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       327015                       # number of overall hits
system.cpu0.dcache.overall_hits::total         327015                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9007                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9007                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2779                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2779                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          291                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           10                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11786                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11786                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       211092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       211092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       127709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       127709                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7140                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7140                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       338801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       338801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       338801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       338801                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.042669                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042669                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021760                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021760                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.040271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.040271                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.001401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.034787                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034787                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.034787                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.034787                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7308                       # number of writebacks
system.cpu0.dcache.writebacks::total             7308                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6244                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.962286                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1851217                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6756                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           274.010805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.962286                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999926                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2281799                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2281799                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1131526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1131526                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1131526                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1131526                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1131526                       # number of overall hits
system.cpu0.icache.overall_hits::total        1131526                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6249                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6249                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6249                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6249                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6249                       # number of overall misses
system.cpu0.icache.overall_misses::total         6249                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1137775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1137775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1137775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1137775                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1137775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1137775                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005492                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005492                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005492                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005492                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005492                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005492                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         6244                       # number of writebacks
system.cpu0.icache.writebacks::total             6244                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1998                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     351     49.51%     49.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.14%     49.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.14%     49.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    356     50.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 709                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      349     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.14%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.14%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     348     49.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  699                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               856981000     97.99%     97.99% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.01%     98.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               17375500      1.99%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           874517500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.994302                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.977528                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.985896                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107     12.54%     12.66% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.59%     13.25% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  539     63.19%     76.44% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.47%     76.91% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.12%     77.02% # number of callpals executed
system.cpu1.kern.callpal::rti                     168     19.70%     96.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      2.81%     99.53% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.47%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   853                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.748858                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         209979000     24.01%     24.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83696000      9.57%     33.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           580904500     66.42%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14491                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          470.915989                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3529392                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15003                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           235.245751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   470.915989                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.919758                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919758                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           434942                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          434942                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        98710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          98710                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        93289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         93289                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1736                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       191999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          191999                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       191999                       # number of overall hits
system.cpu1.dcache.overall_hits::total         191999                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7113                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7113                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7500                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          136                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14613                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14613                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14613                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       105823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       105823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       100789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       100789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1747                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1747                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       206612                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       206612                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       206612                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       206612                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067216                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067216                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.074413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.074413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.077581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.006297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.070727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.070727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.070727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.070727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9004                       # number of writebacks
system.cpu1.dcache.writebacks::total             9004                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5556                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.943003                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76324456                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6067                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12580.263062                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.943003                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999889                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1185053                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1185053                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       584191                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         584191                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       584191                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          584191                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       584191                       # number of overall hits
system.cpu1.icache.overall_hits::total         584191                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5557                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5557                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5557                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5557                       # number of overall misses
system.cpu1.icache.overall_misses::total         5557                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       589748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       589748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       589748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       589748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       589748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       589748                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009423                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009423                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009423                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009423                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009423                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5556                       # number of writebacks
system.cpu1.icache.writebacks::total             5556                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 390                       # Transaction distribution
system.iobus.trans_dist::WriteResp                390                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26153                       # number of replacements
system.l2.tags.tagsinuse                  4034.111992                       # Cycle average of tags in use
system.l2.tags.total_refs                       53165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30074                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.767806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      886.807254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   704.799107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1774.000853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   276.682108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   391.822670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.216506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.172070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.433106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.067549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.095660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.957275                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    625794                       # Number of tag accesses
system.l2.tags.data_accesses                   625794                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16312                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9784                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9784                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           96                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  103                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1368                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5894                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5956                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3384                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4125                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13218                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2510                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3384                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4125                       # number of overall hits
system.l2.overall_hits::total                   13218                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 27                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8714                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5912                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         6571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10473                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8658                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10529                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25099                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3739                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8658                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2173                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10529                       # number of overall misses
system.l2.overall_misses::total                 25099                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        16312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9784                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9784                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              130                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         6249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         9238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        11857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38317                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        11857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38317                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.165217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.533333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.207692                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.796869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.887981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864313                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.598336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.391038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.500762                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.711301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.542623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.637470                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.598336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.730202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.391038                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.718507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.655036                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.598336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.730202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.391038                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.718507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.655036                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9179                       # number of writebacks
system.l2.writebacks::total                      9179                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              16937                       # Transaction distribution
system.membus.trans_dist::WriteReq                390                       # Transaction distribution
system.membus.trans_dist::WriteResp               390                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9179                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               85                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              34                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8723                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        75598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2193344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2195616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2195616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49530                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              218453                       # DTB read hits
system.switch_cpus0.dtb.read_misses               334                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          101670                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             135304                       # DTB write hits
system.switch_cpus0.dtb.write_misses               28                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          64945                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              353757                       # DTB hits
system.switch_cpus0.dtb.data_misses               362                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          166615                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             513624                       # ITB hits
system.switch_cpus0.itb.fetch_misses              294                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         513918                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1270145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1137401                       # Number of instructions committed
system.switch_cpus0.committedOps              1137401                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1095938                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           790                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              39409                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       143895                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1095938                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  790                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1467065                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       805500                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          461                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               354611                       # number of memory refs
system.switch_cpus0.num_load_insts             219204                       # Number of load instructions
system.switch_cpus0.num_store_insts            135407                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      412305.292129                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      857839.707871                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.675387                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.324613                       # Percentage of idle cycles
system.switch_cpus0.Branches                   192087                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        19722      1.73%      1.73% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           735927     64.68%     66.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1599      0.14%     66.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            123      0.01%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              8      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             17      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          229307     20.15%     86.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         135705     11.93%     98.65% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         15365      1.35%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1137775                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              106584                       # DTB read hits
system.switch_cpus1.dtb.read_misses               696                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35872                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             102383                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              208967                       # DTB hits
system.switch_cpus1.dtb.data_misses               840                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52263                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             184765                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         185042                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1749369                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             588882                       # Number of instructions committed
system.switch_cpus1.committedOps               588882                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       566695                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3712                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              11184                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        62749                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              566695                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3712                       # number of float instructions
system.switch_cpus1.num_int_register_reads       801125                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       396152                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               211149                       # number of memory refs
system.switch_cpus1.num_load_insts             108284                       # Number of load instructions
system.switch_cpus1.num_store_insts            102865                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1136828.231267                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      612540.768733                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.350150                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.649850                       # Percentage of idle cycles
system.switch_cpus1.Branches                    77808                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12534      2.13%      2.13% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           345359     58.56%     60.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             592      0.10%     60.79% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1189      0.20%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.04%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.03% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          111553     18.92%     79.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102935     17.45%     97.40% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         15356      2.60%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            589748                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        76834                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        38227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3147                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          343                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             28905                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               390                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9784                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             181                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        37430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        43604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                114430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       736192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1233288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       645568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1518232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4133280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26153                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           103929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092900                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94627     91.05%     91.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8949      8.61%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    353      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103929                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
