// Seed: 1628343231
module module_0 (
    input wand id_0,
    input tri0 id_1
    , id_3
);
  always @(negedge id_0) id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd16,
    parameter id_1 = 32'd52,
    parameter id_2 = 32'd50
) (
    input supply1 _id_0,
    input uwire _id_1,
    input wor _id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = id_5;
  logic id_8;
  ;
  logic [id_0 : 1] id_9;
  wire [id_1 : (  1  ==  id_2  )] id_10;
endmodule
