
*** Running vivado
    with args -log blk_mem_weight_PNKC_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_weight_PNKC_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_weight_PNKC_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 364.563 ; gain = 154.156
INFO: [Synth 8-638] synthesizing module 'blk_mem_weight_PNKC_1' [d:/research/Jupyter/github/fly-olfactory-network-fpga-main/vivado_projects/FlyOlfactoryNetwork/FlyOlfactoryNetwork.srcs/sources_1/ip/blk_mem_weight_PNKC_1/synth/blk_mem_weight_PNKC_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_weight_PNKC_1' (11#1) [d:/research/Jupyter/github/fly-olfactory-network-fpga-main/vivado_projects/FlyOlfactoryNetwork/FlyOlfactoryNetwork.srcs/sources_1/ip/blk_mem_weight_PNKC_1/synth/blk_mem_weight_PNKC_1.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 562.504 ; gain = 352.098
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:11 . Memory (MB): peak = 562.504 ; gain = 352.098
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 632.410 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 632.410 ; gain = 422.004
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 632.410 ; gain = 422.004
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 632.410 ; gain = 422.004
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 632.410 ; gain = 422.004
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 632.410 ; gain = 422.004
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 655.445 ; gain = 445.039
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 655.445 ; gain = 445.039
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:32 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |     1|
|3     |LUT5       |     1|
|4     |RAMB18E1   |     1|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |     1|
|7     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 675.805 ; gain = 465.398
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 693.457 ; gain = 408.273
