#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 29 15:57:21 2016
# Process ID: 8097
# Current directory: /home/jfonseca/thesis/verilog/gate
# Command line: vivado
# Log file: /home/jfonseca/thesis/verilog/gate/vivado.log
# Journal file: /home/jfonseca/thesis/verilog/gate/vivado.jou
#-----------------------------------------------------------
start_gui
create_project gate_synth /home/jfonseca/thesis/verilog/gate/gate_synth -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 5867.102 ; gain = 34.695 ; free physical = 388 ; free virtual = 6820
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/home/jfonseca/thesis/verilog/gate/gate.v /home/jfonseca/thesis/verilog/gate/dot_prod.v /home/jfonseca/thesis/verilog/gate/weightRAM.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:02:59 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "posedge". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:87]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:06:35 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "posedge". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:87]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:06:52 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "posedge". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:87]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:07:01 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:07:16 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:08:46 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:10:13 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Apr 29 16:30:28 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
[Fri Apr 29 16:30:28 2016] Launched impl_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:37:33 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:39:27 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:41:03 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/jfonseca/thesis/verilog/gate/tb_gate.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:57:02 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 16:59:18 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Apr 29 17:10:15 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
[Fri Apr 29 17:10:15 2016] Launched impl_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:15:38 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:17:20 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:23:44 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:24:53 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:26:33 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:27:40 2016] Launched synth_1...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:45:44 2016] Launched synth_2...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_2/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6291.309 ; gain = 334.059 ; free physical = 822 ; free virtual = 6400
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'tb_gate' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
xvlog -m64 --relax -prj tb_gate_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_prod
INFO: [VRFC 10-311] analyzing module dot_prod__parameterized0
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sim_1/imports/gate/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 787c8d3d5ec043a398aaca4232c56274 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_gate_func_synth xil_defaultlib.tb_gate xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1300] range index cannot be a real number [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:17]
ERROR: [VRFC 10-1300] range index cannot be a real number [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 6291.312 ; gain = 334.062 ; free physical = 771 ; free virtual = 6390
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'tb_gate' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
xvlog -m64 --relax -prj tb_gate_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_prod
INFO: [VRFC 10-311] analyzing module dot_prod__parameterized0
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sim_1/imports/gate/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 787c8d3d5ec043a398aaca4232c56274 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_gate_func_synth xil_defaultlib.tb_gate xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1300] range index cannot be a real number [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:17]
ERROR: [VRFC 10-1300] range index cannot be a real number [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log' file for more information.
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:54:14 2016] Launched synth_2...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_2/runme.log
close_design
set_property top weightRAM [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library work [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
[Fri Apr 29 17:55:51 2016] Launched synth_2...
Run output will be captured here: /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.runs/synth_2/runme.log
set_property top gate [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_gate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvlog -m64 --relax -prj tb_gate_vlog.prj
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir /home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/behav -int_..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
WARNING: [Netlist 29-101] Netlist 'weightRAM' is not ideal for floorplanning, since the cellview 'weightRAM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6607.086 ; gain = 20.008 ; free physical = 890 ; free virtual = 6040
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'tb_gate' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
xvlog -m64 --relax -prj tb_gate_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/tb_gate_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightRAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightRAM
WARNING: [VRFC 10-1195] overwriting previous definition of module weightRAM [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sources_1/imports/gate/weightRAM.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sim_1/imports/gate/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 787c8d3d5ec043a398aaca4232c56274 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_gate_func_synth xil_defaultlib.tb_gate xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <gate> not found while processing module instance <GATE> [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sim_1/imports/gate/tb_gate.v:86]
ERROR: [VRFC 10-2063] Module <weightRAM> not found while processing module instance <WRAM_X> [/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.srcs/sim_1/imports/gate/tb_gate.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/jfonseca/thesis/verilog/gate/gate_synth/gate_synth.sim/sim_1/synth/func/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6607.086 ; gain = 20.008 ; free physical = 873 ; free virtual = 6039
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 18:48:04 2016...
