// Seed: 297801564
module module_0 ();
  wor id_1;
  assign id_2 = 1;
  wor id_3 = id_3, id_4;
  assign module_1.id_2 = 0;
  assign id_2 = id_1;
  wire id_5, id_6, id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    output logic id_10
);
  assign id_7 = 1'b0;
  always id_10 <= -1;
  wire id_12, id_13;
  assign id_12 = id_4 ? 1 : id_0;
  module_0 modCall_1 ();
endmodule
