#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Dec 18 13:53:54 2014
# Process ID: 4120
# Log file: C:/Users/sinan/verilog/ultrasonic/planAhead_run_2/planAhead.log
# Journal file: C:/Users/sinan/verilog/ultrasonic/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/sinan/verilog/ultrasonic/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  topselDispA]]
set_property package_pin "" [get_ports [list  topselDispB]]
startgroup
set_property package_pin M13 [get_ports topselDispA]
endgroup
startgroup
set_property package_pin K14 [get_ports topselDispB]
endgroup
save_constraints
