-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:20:35 MST 2015
-- Date        : Thu Jun 30 21:08:37 2016
-- Host        : csh-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               F:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_funcsim.vhdl
-- Design      : blk_mem_gen_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_mux is
  port (
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_1_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_mux is
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_douta[0]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[1]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[2]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_douta[3]_INST_0_i_2\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  O1(0) <= \^o1\(0);
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => I9,
      I1 => \n_0_douta[0]_INST_0_i_2\,
      O => douta(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
    port map (
      I0 => I5(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      I3 => I4(0),
      I4 => \^o1\(0),
      O => \n_0_douta[0]_INST_0_i_2\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => I8,
      I1 => \n_0_douta[1]_INST_0_i_2\,
      O => douta(1),
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
    port map (
      I0 => I3(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      I3 => I4(1),
      I4 => \^o1\(0),
      O => \n_0_douta[1]_INST_0_i_2\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => I7,
      I1 => \n_0_douta[2]_INST_0_i_2\,
      O => douta(2),
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
    port map (
      I0 => I2(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      I3 => I1(0),
      I4 => \^o1\(0),
      O => \n_0_douta[2]_INST_0_i_2\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
    port map (
      I0 => I6,
      I1 => \n_0_douta[3]_INST_0_i_2\,
      O => douta(3),
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
    port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      I3 => I1(1),
      I4 => \^o1\(0),
      O => \n_0_douta[3]_INST_0_i_2\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => \^o1\(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_01 => X"FFFFFFFFDFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFF",
      INIT_0C => X"FDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFC7FFFFFBFFFFFFFF9F8FFFF6FDFFFFFBFFF3CFDF7FFFFFFFFFFFFBFFFFFFFF",
      INIT_0E => X"E7FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFDFFFFFDFFF7FFFFFFFFFFFF7F9FFFF",
      INIT_0F => X"FFDFE7FFFFFFBFFFFFEFFFFFFFFFFF3FFFFFF7FFFFCFFFCF3FFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFF3FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFF3FFFFE7FFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFF87FFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFC7FFFFFFFF",
      INIT_14 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFDFBFFFFFFFFFFFFFFFFFF1FFF",
      INIT_15 => X"FFFFFCFFFFF7FFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFF7EFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFF9FFFFFFFFC5FF2FF0FFFFFBFFFF3FFFCFFFFFFFFFFFEFFFFF",
      INIT_18 => X"FFFEFFFE7FFFFF3FFFFDFFFFFFFFFFFFFFFE7FFE1FC57FFFE7FFFFFFFFDFBFFF",
      INIT_19 => X"FFFF7EFFFFFFFFFFFFFFFFFFC7FFFF0FFE57F83FE7FFFFD7FFFC1FFCDFFBFF5F",
      INIT_1A => X"F83F07FC3FFFF9FFFBFDFFF93FFFCFFFFDFFFFFE7FFFFFFFF0BF83FFFFCFFFFF",
      INIT_1B => X"FDFF1FFFFFFFFDFBFFFFFFFFFFFFFFFFFF1FFFF9FFFD1FF9FE6FFFFF5FFFDDFF",
      INIT_1C => X"FD7FFF1DFFECFD27EC7FFFE7FFE3FCFFE07FFF1FFFF7FFFFF6BFFFC7FF00FF2F",
      INIT_1D => X"FFFEB7FDFF33FABFFFFFFFF7EFFFFFFFFFFFFFFFFFFC7FFFE1FFF27FCFFEDFFF",
      INIT_1E => X"FE07F0FFFFF5FFFE7FFFDBFC7FD5FFFF9FFFC7FA7F95FFFD7FFF87F1FFECFFFF",
      INIT_1F => X"E0FFA3FFFDFFFE6FFBFECFE3FFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFFBFFFF2",
      INIT_20 => X"FFFE9FFEA3FBFFD1FFFFCFFFFCFFFC97E07F27FFFFBFFFFFD8FC1FFFF9FFFE1F",
      INIT_21 => X"FFF7FFFC7F2EFE0FFFF1FFFD1FE3FFFFEFFFFFFFFF7EFFFFFFFFFFFFFFFFFFCF",
      INIT_22 => X"FFFFFFFF9FFFFA7FF9FFDFFFBFFFFF3FFFF0FFFB1FA3F91FFFFDFFFCFFFFF87F",
      INIT_23 => X"E7FFFFEFFFFF9FFFF4FFFFF27FFFD7FFADFFEFFFFE7FFFFFFFFDFBFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFCFFFFEFFFF73F4FFBBFFFFD7FFFE5FFAC7EEFCEFFFFF7FF",
      INIT_25 => X"15FFFFDFFFAFFFFE51FFFC7FFF91FFFF9EFFFFFFFEF7FF7FFFFAFFFFFFFFF7EF",
      INIT_26 => X"FFFFFFDFBFFFFFFFFFFFFFFFFFF9FFFF97FFD6FF0FE73FFFF5FFFE0FFFB1F3FF",
      INIT_27 => X"8FFC3FE6FF67FFFE3FFFFFFFFC47FFF5FFFF0FFFFE33FFFDFFFADFFAFFFFFBFF",
      INIT_28 => X"FFFFFFBFFFFFFFFF7EFFFFFFFFFFFFFFFFFFCFFFFF3FFF9FFC7FFBFFFFD7FFFC",
      INIT_29 => X"FFFF5FFFF07FF07F87F9FFFFFBFFFAFFFFF43FFFEFFFF8FFFFFB9FFFFDFFF2FF",
      INIT_2A => X"FFD7FFEFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFBFF97",
      INIT_2B => X"FFFFFFFFFFFFFC7FFFFFFFE7FFBFF2FFFFE7FFFFFFFFEAFFFF3FFFFFFFFFF07F",
      INIT_2C => X"BFFFFFDBFFFF9FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFE7FFFFFFF",
      INIT_2D => X"F3FFFFFFFFFFE1FE39BFFFF5FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD7FFF",
      INIT_2E => X"FFFFFDFFFFFFFFFFFFFFFD7FFA5755FFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFE7FFFFFFFFFFC00001FFFFD7FFFFFFFFFFD66407FFFF7FFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFDFF9091E3FFFFFFFFFFFFFF7EFFFFFFFF",
      INIT_31 => X"FBFFFFFFFFFFFFFFFFFF9FFFFFFFFFFE230B8BFFFF5FFFFFF7FFFB28D43FFFFF",
      INIT_32 => X"09CBBFFFE3FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FE171ADFFFFEFFFFFFFFFD",
      INIT_33 => X"FFFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC",
      INIT_34 => X"FFFFFFFFF1EBD6FFFFAFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF5FFF3AFFFFFFFB",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF5FF",
      INIT_36 => X"FFFFFFDFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFEFFFFFFF1FFFFFFFFEF9FFFFFFBFFFFFFFFF8F7FFF8FFFFFFFFFDFBFFFFF",
      INIT_3E => X"FF7EFFFFFFFFFFFFFFFFFFFFFFFF7FFFC3F6DBFFFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_3F => X"E7E7FE7F7FFFFF0FBFFFF84FFFFFFFF0D7FFFE9C7FFFFFFFFE31FFCAFFFFFFFF",
      INIT_40 => X"647FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFF19FF38FC6E7FF3FFFFFFF9F3FF8",
      INIT_41 => X"FFFFE67FF37F0A7888FFFFFFF2FFFFE1DFFFFFFFF75FFFFC79FFFFFFFFFAFFFF",
      INIT_42 => X"FFFFF3AFFC3BFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFE10FFC0567D78E57FFF",
      INIT_43 => X"1CF3F1FFFFFFFF3FFFE07C7FF7E3FFFFFF9FFFFFC53FFFFFFFF39FFFF92FFFFF",
      INIT_44 => X"FFEC1FFFFFFFFCCA7F9E6BFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF523FFC07A",
      INIT_45 => X"C31FFF8DFA7BDFD7FFFFFFEEFFFF79F9FFDFCFFFFFE77FFFFA637FFFFFFF97BF",
      INIT_46 => X"FFFFF329FFFFB4FFFFFFFFFA02FFF27FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFF8CFFFC6BEA1B5F1FFFFFFE786FFDA7E40F5E3FFFFF3437FFC781FF",
      INIT_48 => X"7FFFADBFFFFFFF8D93FFFE11FFFFFFFFE94BFE137FFFFFFFFDFBFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFF868FFF2CF834D5F7FFFFFFA0D7F955F1E3E38FFFFFE02",
      INIT_4A => X"73FFFFFF8FFFFFA1BFFFFFFF7DDFFFF96FFFFFFFFFBF6FFFA7FFFFFFFFF7EFFF",
      INIT_4B => X"FFFFDFBFFFFFFFFFFFFFFFFFFFFFF59FFFC5BD7DF0CDFFFFFFFF2FFF80AF7CFE",
      INIT_4C => X"FFC8FFF3FFCFFFFFFF3FFF3E447FFFFFF818FFFFF19FFFFFFFFCD45FC30FFFFF",
      INIT_4D => X"FFD81FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFCA67FF15E0CFCFC7FFFFFFFD3F",
      INIT_4E => X"FFFFFF77FFF8335FCFFE3FFFFFF2FFF9FF71FFFFFFFDF9FFFDFBFFFFFFFFF1D8",
      INIT_4F => X"FFFFFFCFC7B734BFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF105FFE96967F3F1F",
      INIT_50 => X"F3375C087FFFFFFBC3FF7C5E7F3F18FFFFFFE3FFC5EC0FFFFFFFF37FFFFB8FFF",
      INIT_51 => X"BFFFDC1FFFFFFFFF08EE387DFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF21BD38",
      INIT_52 => X"FFFB91FAD03F30371DFFFFFFEF43E0F85B64FE67FFFFF3A3FF2E741FFFFFFE4C",
      INIT_53 => X"7FFFFFF1507FFE91CFFFFFFFFC573C8CDFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFE11FFC70700B9FE7FFFFFF8187980BD003BF9FFFFF8043FFBC0E",
      INIT_55 => X"2FFFFFF9FFFFFFFFE89FFFFC0EFFFFFFFFFDBDFD7EFFFFFFFFFF7EFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFE5E7FBFFDB7FFFFFFFFFFF0FAFABF9A07FFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB",
      INIT_58 => X"FFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"6FDDDE5FFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFBFBFC3FBFFFFFFFFFFFFBF3FFFD7FFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFF75FFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFD7FFE7E7BBFFF",
      INIT_5D => X"FFFEFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFD9ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFBFFFFFB04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFF",
      INIT_63 => X"7EFFFFFFFFFFFFFFFFFFE7FFFFED35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFDFBFFFFFFFFFFFFFFFFFF1FFFFE5FB7FFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFCFFFFFBDFBFFFFFFFFFFC7FFF",
      INIT_68 => X"FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF1FFFF",
      INIT_69 => X"FFFFD7FFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFF",
      INIT_6A => X"0FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFF",
      INIT_6C => X"FFFFBFFFFC5FFFFFFFFFFFFF1FFFFFFFFFFFFFFFF03F3FFFFFFFFFFFFFFE3FFF",
      INIT_6D => X"FFFFF9FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFCFFFFFDFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF7FFFFFFDFF",
      INIT_6F => X"FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFF7EFFFFF",
      INIT_70 => X"FFDFBFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF9",
      INIT_71 => X"FFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE7FFFFFFFFFFBFEFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFC3FFF1FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFBFFFFD7FBAFFAFF83FFF3F",
      INIT_75 => X"3FC1FFFC7FFBFFF1FFFFBFE87FFDFFD7FFFCFFFCFFF8FFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"BFF2FFFFFFD3FFFFFFF7FCFFFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFF9FE63FA",
      INIT_77 => X"FFF1FAFFF73E3BFFF3FFE7FF17FFDEFFA1FFFFFF0FFFB3FFEBFFE3FFFFFFEBFF",
      INIT_78 => X"FFFFFF83FC3FC5FFFFFE07FFFFFFCFF9FFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FF",
      INIT_79 => X"FFFFFFEFFFFFE7F3FFE6F27FFFC7FFAFFCFFFFFDFFE7FFCFFF8FFF4FFFE3FF8F",
      INIT_7A => X"BFFE8FFE7FFFFFFE9FE4FE0FFF1FFEDFFFF3FF3FEFFFFFFFFF7EFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFF3FFFFCBFFBFED691FFFF9FFE0FF9FFFFDDFCEFFFDFFB3FF9",
      INIT_7C => X"FDFFE7FFFBFFFDFFF8FFFBA7F97F33F1DFFF7FF87FFF2FFEFFDFFFFFFFFDFBFF",
      INIT_7D => X"FFFFF7EFFFFFFFFFFFFFFFFFFC7FFFF2FFCFFC49C4FFFEFF3C9FD7FFFF9FF77F",
      INIT_7E => X"FFFE6FEDFFFBFEFFFFDFFFE3FFE3FFFB3FF7FC7FF1FFFFFFF1FFFEBFE8FE3FFF",
      INIT_7F => X"7FF7FD3FFFFFFFD7BFFFFFFFFFFFFFFFFFF9FFFFCCFFBFEB271FFFF1FFF57F1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EFFF1BF8FFFFF8BE7FFFE7FEFFFF8FFFFFFFCFFFDBFFDFFBFFC7FFE7FEFAFFFF",
      INIT_01 => X"FFF8D3FFE0FF6FC4FFFFFFFF7EFFFFFFFFFFFFFFFFFFC7FFFFBFFEFF9DFED7FF",
      INIT_02 => X"FF4BF6BFFF1FFF6FF3FFFFCFF8DFFFFFFB3FFE5FFE7FFE3FFFFFFEBFE3FCFFFF",
      INIT_03 => X"3FB3F9DFFC7FE727FF1BF43F2FFFFFFFFDFBFFFFFFFFFFFFFFFFFFBFFFFE3FF5",
      INIT_04 => X"FFFFFBFFFFFCBFF4FFFC7FFCFFC0FFFF1FFAFFFEFFC1FFDC7FFCFFF9FFFFFFFD",
      INIT_05 => X"E3FFFFFFE1FD0FF2FFF1FFE8BFFFBFEFF8FFFFFFFFF7EFFFFFFFFFFFFFFFFFFE",
      INIT_06 => X"FFFFFFFFF3FFFFFFFFFFFAFFF7FFF3FFE7FF8FFFFF7FE7FFF9FF47FFA6FFF7FF",
      INIT_07 => X"FFFFFFFFFF8FFFFFFF03F83F87FFEFFFC7FFF8FFACF7FFFFFFFFDFBFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFEBF",
      INIT_09 => X"FFFFDFFFFFFFFFFFFFFE3FFFFFFECFEFFF1FFFFFFFBFFFE7FE7FDDFFFFFFFF5E",
      INIT_0A => X"FFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFF1BFF8FFFFFFFFFF1FFD559B3FFFFFFF",
      INIT_0B => X"74FFFFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEA7D7",
      INIT_0C => X"FFFF01C2BFFFFFFFF7EFFFFFFFFFFFFFFFFFFEFFFFA010C3FFFFFFFFFC7FE7EF",
      INIT_0D => X"FFF3FFB3483BFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFF228DFF3FFFFFF",
      INIT_0E => X"7FFFFFFFFFFFFC422AFFFFFFFFDFBFFFFFFFFFFFFFFFFFF3FFFF8150D7FFFFFF",
      INIT_0F => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF9FFFFFFFFFF0D020",
      INIT_10 => X"FFFFFE7FFFFFBFFFFFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFE7FFFFFF",
      INIT_11 => X"FFDFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFFDFBFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFF",
      INIT_15 => X"DFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"EB21C6AF75FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"77FFFFFFE9F7FFFFFDFBFBFFFFFF7F7FFFFFFF9FFFFFFFFF3EBAA6F8DFFEF3BF",
      INIT_1B => X"F37FF259FFF9965D7E2FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFBFE",
      INIT_1C => X"FBFFFEBDC82FFFFFFF01C6BFFFD3D0B9FFFFFE74FFFFFF147FFFFFFFFA637A9B",
      INIT_1D => X"FFFB16F3EF9EFFF4D7FCEB5FFDC0BFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFF2",
      INIT_1E => X"FFFFFFFF0337FFF1FF884FFFFFEAC2489FFC01FA97FFFFF717FFFFF493FFFFFF",
      INIT_1F => X"F3DBFFFFFFFFFDE7F89A6C7FD60FF3FD7B07E87FFFFFFFFF7EFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFD9C9FFFE315A9BFFFFF694FB1FFE00BEE3FFFFFD08FFFFF",
      INIT_21 => X"FF067FFFFF9ACFFFFFFFFE77BF584047FF08BFC73D8D5FB9FFFFFFFFFDFBFFFF",
      INIT_22 => X"FFF7EFFFFFFFFFFFFFFFFFFFFFFA317FFFB3DBC5FFFFF964BED7FF83D3B8FFFF",
      INIT_23 => X"8FC44BFFFFFED8FFFFFE761FFFFFFFF8493DDB99BFFD67FF3D17A27603FFFFFF",
      INIT_24 => X"C83FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFC0C5FFF97D7C73FFFFFBC02B9FFF",
      INIT_25 => X"E9C02AAFFF1F813FFFFFF1E3FFFFFCA87FFFFFFFF237DE46D4FFC5D3FCFFD8E9",
      INIT_26 => X"4FF30D6F0721FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFF0957FFF53DA68FFFFF",
      INIT_27 => X"4698BFFFFF437FBBFFFC7FC15FFFFFEFDFFFFFF04BFFFFFFFFD8AB16186DFFC6",
      INIT_28 => X"466A17FD5C3FC475CFDDEFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFF905DFFFD0",
      INIT_29 => X"FB7A7FCFE35A70FFFFFEA6FCCFFFF87EABFFFFFF943FFFFFC20FFFFFFFC7737C",
      INIT_2A => X"FFFF8C8AFE73C65FFE4DFF275FAF63ACFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFF939FF31BC7DA3FFFFFB32F33FFFF9FFE7FFFFFC60FFFFFF763FFF",
      INIT_2C => X"FFFDF8FFFFFFFDB73BFE6F307FC5FBF0DC5ECDD2D3FFFFFFFFDFBFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFC5FF6EE95A0CFFFFFE47BEF7E9FF3E8EFFFFFE667FF",
      INIT_2E => X"FFFF315FFFFFE4E7FFFFFFF9CCAFFD394CFF462793D94F67FBFFFFFFFFFF7EFF",
      INIT_2F => X"FFFFFDFBFFFFFFFFFFFFFFFFFFFFFEBDFFF37687BB3FFFFF2AFFBD78BD8775BF",
      INIT_30 => X"E700DC607FFFFFF57FFFFFA79FFFFFFFCF5D7CA4E623FF815E508D158FE7FFFF",
      INIT_31 => X"FFBF7FFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFA71FFDC3E1CC6FFFFFC19FD75",
      INIT_32 => X"FFFEFFF7FBCFFFF1EFFFFFFFFBFFFFFF1FFFFFFFFFFE79FFF9FDFFFFE678FFDF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF5FFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFF",
      INIT_3A => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90FFFFFFFFFFDF",
      INIT_3C => X"FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06CFFFC4BFF",
      INIT_3E => X"57FFF4B7FFFFFFFFFDFBFFFFFFFFF7FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42",
      INIT_40 => X"FFFFFFFEC15FFFF9EFFFFFFFFFF7EFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF",
      INIT_41 => X"FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFF3FFFFFFFBFCFFF9B74FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_44 => X"FFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFC63E3FFFFFFFFF7EFFFFFFFFFDFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFF18FCFFFFFFFFFDFBFFFFFF",
      INIT_47 => X"F7EFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFDFFF3FFFFFFFFF3FFF",
      INIT_48 => X"FFFFFC7FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFFFFFFFCFFEBFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFDFBFFFFFFFFF3FFFFF9FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFFF",
      INIT_4A => X"FDFFEBFEFFFFFFF7FFFFFFFFFFFFFFF3FFFDFFFFFEFFFFF3FFFFFFFFFFFFFBFF",
      INIT_4B => X"FFFFFFFFFFBFFFFFFFFF7EFFFFFFFFFCFFFFFF7FFFFFE1FFF3FFFC7FFFFFFFFF",
      INIT_4C => X"FFFFFF3FFFE7FF4FFBFFFFFFDFFFFFFFFFFFEFFFC7FFFFFFFFFFFFFFEFFFFFFF",
      INIT_4D => X"FFBFFE1FF9FF07FFFFFCFFFFFFFFFD7BFFFFFC7FFBFFFFF8FFFFFF21FFCFFFF3",
      INIT_4E => X"EFFF3FFF8FFFFFFC7FFFDFF80FF4FFC8FFFFFFF3FFFFFFDFFF3FFF03FFFFFEBF",
      INIT_4F => X"1FFABFE47FFCFFF07FA5FE8FFA7FCCFFFFFFFFF7EFFFFFF1FFEFFFFFFDFFFDFC",
      INIT_50 => X"FFE7FC57E73FFCFFFF8FF35FFAFFFF7FF23F89FEA7FE7FFF97FFFFFF3FFE7FFD",
      INIT_51 => X"FCFFF3FFE0BFE27FECFFFFFFA3FC07FDDFB0FF6BFFFFFFFFDFBFFFFFFFFF7FFF",
      INIT_52 => X"FFFFFFFFFFFC0FED3FEFFFF9FFFBFF94FFF9FFFDFF85FF67FAD7F3FFFEE7D07F",
      INIT_53 => X"FFFF3F807FF9FFCFFFC7FF1DFFF3FFEFFF33F85FE3FFC1FCFFFFFFFFFF5EFFFF",
      INIT_54 => X"FFFDFBFFFFFFFFF3FFFFE89FFFFFCFFFCFFFEFFF9BFE47FFF7FE3FF87FF1FFFF",
      INIT_55 => X"FBFFCFFF7FFFCE7EB1FFEFFFBFFFEFFF8FFEDFFFFFFE8FF87FCFFFDFF1FFFFFF",
      INIT_56 => X"7FF1FFFFFFFFF7EFFFFFFFFFFFFFFFED7FFFFE9FFFBFFFBFFFFFF5BFFF5FF97F",
      INIT_57 => X"FFFDFFE7FFCFFF7BFDFFFFF3FFFFFE3FFEFFFF3FF8BFF2FFFDFFF3FFD9FFDFFE",
      INIT_58 => X"FEF7FF7FF3FFD3FFFFFFFFDFBFFFFFFFFF7FFFFF9FFFFFF57FFFFFFE3FFFFFF7",
      INIT_59 => X"FEFFFFFFDDFFFDFFD9FC77FDAFFFFFFFEFFFFFF8FFF9FFFFFFEF7FDFFFF7FF1F",
      INIT_5A => X"EFFFEFFE6BF9DFFFFFC7FD0FFFFFFFFF7EFFFFFFFFFFFFFFFF7FFFFFCCFFF1FF",
      INIT_5B => X"FF93FFE7FFFFFFFFFF2FFFDFFE0BF0CFF23FEFFFFB9FFFFFE3FFCFFFF3FF33FF",
      INIT_5C => X"FFDFFD07FADFFF7FF88FE17FFFFFBFF61FFFFFFFFDFBFFFFFFFFF3FFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFBFFFFFFFFFFC1FFF7FFD7FFE7FC1FFFFFFEDFFFFFF8FFF1F",
      INIT_5E => X"FFFFBFFC7FFFDFF83FE03FFDFFF8FFA7FFAFFFFFF77FFFFFFFF7EFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFF7FFFFFFFFFFFFFFFFCFFFFFFFFFFF1FFFE7FFDFFEBFFFFFFFFFFC3FF",
      INIT_60 => X"FFFFFFBFFFFFFFFFF3FFFEFFF5FFEBFFFBFFF3FFBFFFFFF9FFFFFFFFFFFFDFBF",
      INIT_61 => X"FFFFFF5EFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFDFFFFF",
      INIT_62 => X"FFFFFFFFFFEFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FF1240BFFFFFFFFDFBFFFFFFFFF3FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE7FF",
      INIT_64 => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFAFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_65 => X"FFFFBEB5E7F00001FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFCFFFF3FFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFBFFFFFC00001F867BBBFFFFFFFFDFBFFFFFFFFFBFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFCFFFF",
      INIT_69 => X"EFFFF3FFFFFFFFFFDFFFFFF504C9FFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFF",
      INIT_6C => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF5FFFFF",
      INIT_6D => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF7",
      INIT_6E => X"FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFEFFBFFFFFFE7FFFBFFFFFFFFDFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFF9FFFFFFFFFFFFFBFFFFFFFFFFEEFFF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFE7FE77FCF7FFFFF9FFFEA53FFFFFF3FFFFFFFFFDFBFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFEE9FFFFFCC7FFFFF5FBFFFFCC1FFFFFEBFFB3FF8FFFFFFFFFFFFF6FB",
      INIT_78 => X"FFFFFFD3D3FFFFFC5128A5F1DDFFFFFE7FFFE88FFFFFFCFFFFFFFFFF7EFFFFFF",
      INIT_79 => X"FDFBFFFFFFFFFFFFFFD035FFFF811FFFFE45FFFFFB27FFFFF97F00FFE3FFFFFF",
      INIT_7A => X"BC4FFFFFFFFFFFFF1F0FFFFFF5C47484F36FFFFFF9FFFC847FFFE1D3FFFFFFFF",
      INIT_7B => X"C7FFFFFFFFF7EFFFFFFFFFFFFFFFE69FFFF0E27FFFF337FFFFA50FFFFE22F88A",
      INIT_7C => X"FFFD25EE6FC1D7FFFFFFFFFFFC893FFFFFFBCFFBDFED3FFFFFF7FFFE687FFFA6",
      INIT_7D => X"A9A5FFFFF38FFFFFFFFFDFBFFFFFFFFFFFFFFF25BFFFF451FFFFC81FFFFE123F",
      INIT_7E => X"7FFFF886FFFFFFC73A2719DFFFFFFFFFFFF604FFFFFFE5BFE33C90BFFFF708FF",
      INIT_7F => X"FFFFAC03FF7887FFFF65BFFFFFFFFF7EFFFFFFFFFFFFFFFED5FFFFC643FFFF30",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"193FFFFCCFFFFFF73DFFFFEA1EE0E1ACDFFFFFFFFFFFCDB3FFFFFF983FB8F8A8",
      INIT_01 => X"42FCE7FDBBFFFFF9EFFE907FFFFF36FFFFFFFFFDFBFFFFFFFFFFFFFFB94FFFFF",
      INIT_02 => X"FE6D3FFFFE3BBFFFF237FFFFE0BFFFFFC479AFFCE27FFFFFFFFFFF30DFFFFFFC",
      INIT_03 => X"537FFFFFF148D19FE16FFFFFF7FFF899FFFFE49FFFFFFFFFF7EFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFC9C7FFFC082FFFFFEEFFFFE47FFFFFE15FAB9F97FFFFFFFFFFFFC",
      INIT_05 => X"FFFFFFF8F165FFFFFFC53A0C45DDBFFE7F9FFFFE0FFFFF91BFFFFFFFFFDFBFFF",
      INIT_06 => X"FFFF7EFFFFFFFFFFFFFFFE63FFFFA417FFFEF47FFFF8413FFFF4918367907FFF",
      INIT_07 => X"9A1E793FFFFFFFFFE98913FFFFFFB0FD2ADF5EFFF3FF7FFE4D8FFFFE4F7FFFFF",
      INIT_08 => X"E7BBFFFFFFFFFDFBFFFFFFFFFFFFFFF0A3FFFFD46FFFFBDAFFF8F16BFFFFA736",
      INIT_09 => X"FFFFFF69F20961E5FFFFFFFFFFA77FCFFFFFFE7BF96FFD5B7F8F99FFFC020FFF",
      INIT_0A => X"FFFC0B7FFFEE3DFFFFFFFFF7EFFFFFFFFFFFFFFE43FFFFFE05FFFFC161FFCFFC",
      INIT_0B => X"0813FFDFF0FFFFFDE1E119D087FFFFFFFFFF386E7FFFFFFBE7E787B6EFFF1C5F",
      INIT_0C => X"7FBFFFFE1CFFDEFFFFFFFD77FFFFFFFFDFBFFFFFFFFFFFFFF973DFFFF94FFFFF",
      INIT_0D => X"FFE65FFFFFD8CFFFFFEBFFFFE7F32EB7C0EFFFFFFFFFFFFB7DFFFFFFE71F9F1C",
      INIT_0E => X"FFFFFFFF9BFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF7EFFFFFFFFFFFFFFFDF27F",
      INIT_0F => X"FFFFFFFFFFFFFF7FFFFFDFFFFFFFBFFFFFFFE7FDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF",
      INIT_13 => X"FFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFF833FFFFFFFF",
      INIT_1A => X"8FFFFFFFFFFFFFFFFFFFFFFFFFFF079FFFFFFFFFC6FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFDFBFFFFFFFFF7FFFFF45",
      INIT_1C => X"FFFFFFFE08EFFFFFFFFFFFFFFFFFFFFFFFFFFC3FBFFFFFFFFE44BFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7EFFFFFFFF",
      INIT_1E => X"FBFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FDFFFFFFFF2041BF",
      INIT_1F => X"FFF83FEC7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFD",
      INIT_20 => X"FFFFFFFFF7EFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF9FFFF",
      INIT_21 => X"FFFFE7FFFFFFC5FFFA7FFF5FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFEFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFDFBFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF3FFFFFFE7FFFF8FFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFDFFFFFFFFFFFFFFFFAFFFF9FF",
      INIT_25 => X"FE1FFFC7FFFFFFFFEFFFFFFCFFFFFFFFFFFFF7FFF3FFFFFFFFFFFFFFCFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFBFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFF97FFF3FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFDFFFFF",
      INIT_29 => X"FFFF3FFFFFFFFFFFFFFFF1FFFC7FFFFFFFFFFFFFFFCFFFFFFFFFFFFEFFFFFFFF",
      INIT_2A => X"F9FFFC7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFBFFFFF",
      INIT_2B => X"FF7EFFFFFFFFF9FFFFFFFFFFFFFF3FFFFFF1FFFFFFFFFFFFFFFF1FFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFC7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFDFBFFFFFFFFE3FFFFF7FFFFFFFCFEFFFFEFFFFFFFFFFFFFFFFCFF",
      INIT_2E => X"F3BFFFF1FFF5FFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"F7FFFFFFFFFDFFFFFFFFF7EFFFFFFFFFDFFFFF0FFFAFFFF7FBFFFFBFFF93FFFF",
      INIT_30 => X"FFFD07FFFFD0FFFFCFFF8FFFFCFFFFFFFFDFFFE7FFFFFFFFFCFFFDFFDFFFFFFF",
      INIT_31 => X"7FFFFFAFFFEFFF17FFFFC3FFFFFFFFDFBFFFFFFFFF7FFFFDBFC0BFFF8FC3FFFE",
      INIT_32 => X"211F8FFFF3FFFF3FFFFF87FFFF3FFE47FF75FFFBFFFF7FF85FFFFFE7FFFFFFE8",
      INIT_33 => X"9FFFDFFFEFFFFFFB9FFFDFF81FFFFF8FFFFFFFFF7EFFFFFFFFFCFFFFEE7F96FF",
      INIT_34 => X"FFF0FF3FFE07FEBFFFE7FFFF7F7FFF87FFFE7FFBBFFE4FFFF3FFFFFFF03FF7FE",
      INIT_35 => X"FFEFFE7BFEFFFF7FFF83FFBFF77FFFFFFCFFBFFDEFFFFFFFFDFBFFFFFFFFE7FF",
      INIT_36 => X"FFFFFF8FFFFFA7FDFFFFDFF1FFFF9FFFA3FC0FFC3FFFF1FFF07FFCFFFFF7FFF7",
      INIT_37 => X"FFFF1FFFBFFFBFF9FFFC3FFCFFFD1FEC3FE9FFF1FFECFDF7E5FFFFFFFFF7EFFF",
      INIT_38 => X"FFFFDFBFFFFFFFFF3FFFF1DFF8FFFFFFC7FFFE7FFF5FFE7FC87FFFC7FFD3FFFB",
      INIT_39 => X"1FFC67FFC7FFFDFFFE7FFE7FFFFF9C7FF7FFF03FC8FE03FFFFFFB7F5BFE7FFFF",
      INIT_3A => X"FFFE3DFFFFFFFF7EFFFFFFFFFDFFFFC63FE7FFFFFF9FFFF1FFF1BFFFFFFFFFFF",
      INIT_3B => X"FFFC7FFFFE7FFB9FFF9FFFE3FFFFFFFFFFFFFE7BFFFFFFDDFFFFF98FFFCFFDCE",
      INIT_3C => X"7FFEFFEFBFFFFBCFFFFFFFFDFBFFFFFFFFE3FFFF99FFFFFFFFFE7FFFC7FFE73F",
      INIT_3D => X"FF1FFFD9FFFFF91FFFF9FFEC7FFF7FFF8FFFE7FFF7FFFFFCCFFF7FFF73FFFFEF",
      INIT_3E => X"FDBFFFFFF9FFFFFFFEFFFF8A7FFFFFFFF7EFFFFFFFFF9FFFFF2FFF3FFFFFF3FF",
      INIT_3F => X"7FFFFFF7FFFEFFFE87FFFFF0FFFFC7FFD1FFFEFFFF3FFFFFFFDFFFFFF37FFCFF",
      INIT_40 => X"FFEEFFF7FFFA7FFFFE47FFC7FE73FFFF37FFFFFFFFDFBFFFFFFFFE3FFFFD7FFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFF1FFFF3FFFFFE7FFFFFFFF9FFFEFFFF9FFFE7FFFEFFF",
      INIT_42 => X"F3FFFFFFFFFFC7FFEFFFF5FFFFFF7FFFFFFE9FFFFC7FFFFFFFFF7EFFFFFFFFFD",
      INIT_43 => X"FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEE7FFFFFFFFFFF3FF",
      INIT_44 => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFEFFF8FFFFFBFFFFFFFFFDFB",
      INIT_45 => X"FFFFFFF7EFFFFFFFFF9FFFFD820DFFFFFFFFFFFF9FFFFFFFFFFFFFFFF1FFFFFF",
      INIT_46 => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF75FFFFFFFFDFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFDFBFFFFFFFFE7FFFF000007FFFFFFFFFFC7FFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF1FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD7FF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFBFFFFE2B0F7FFFFFFFFFFFBFFFF",
      INIT_4A => X"FFFFEFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFF",
      INIT_50 => X"7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFBFFFFFFEFFFFFEFFFFFFFFDFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFD7FFFFFFBFFFFF93FFFFFFE3FFFFFFEFFFFFFE7FFFB39",
      INIT_54 => X"F05C7FF257FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF9FFFFFFE7FFFFFFE77FFFFF",
      INIT_55 => X"FECCFFFFF776FFFFFFD207FFFFFFF1FFFFFD027FFFE1BFFFFF6857FFFFE7FFFF",
      INIT_56 => X"FFF503FFFF9409FFEFBFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFDEFFFFFF11FFFFF",
      INIT_57 => X"FFBEFFFFFFF382BFFFDF49FFFFFF05BFFFFFFFA6FFFFC98BFFFF739FFFFC993F",
      INIT_58 => X"FFFFFFCC7FFFF233FFFFFE9FFE53FFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFB1FFF",
      INIT_59 => X"FFFFE77FFFFC8CFFFFFFF899FFFFFCFFFFFFFFFB1FFFFFF003FFFFFE73FFF812",
      INIT_5A => X"B4FFFFFE0BFFFFF58FFFFFE69FFFFE69FFF32DFFFFFFFFFDFBFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFECFFFFF287FFFFFFD17FFFFFF7FFFFFFF9E7FFFFFFE427FFFF",
      INIT_5C => X"FF72FFFFFC7AFFFFE98FFFFFCF3FFFFF99FFFFF8E7FFC123FFFFFFFFF7EFFFFF",
      INIT_5D => X"FFDFBFFFFFFFFFFFFFFFFFFF0FFFFFE7DFFFFFFEEDDFFFFFDFFFFFFFE3DFFFFF",
      INIT_5E => X"FF9B3FFFFFFE43FFFFF005FFFFBC3FFFFF683FFFFE6FFFFFF40BFF947FFFFFFF",
      INIT_5F => X"C1FFFFFFFFFF7EFFFFFFFFFFFFFFFFFF80AFFFFF223FFFFFF836FFFFFF3FFFFF",
      INIT_60 => X"FFFDFFFFFFFF447FFFFFFC67FFFFE687FFFFD9FFFFFDE47FFFFD9FFFFFD207FC",
      INIT_61 => X"FFFF3D9FF94FFFFFFFFFFDFBFFFFFFFFFFFFFFFFFC12AFFFFF00FFFFFFFC1FFF",
      INIT_62 => X"FFFFCA5FFF3FE3FFFFFFF9667FFFFFF99FFFFFB46FFDFB0DFFFFF35CFFFFF9FF",
      INIT_63 => X"3FFFFFC3FFFFFC67FFC107FFFFFFFFF7EFFFFFFFFFFFFFFFFFFF4C7FFFF32BFF",
      INIT_64 => X"FFFF848FFFFFFF80FFBDFFDFFFFFFFF71FFFFFFFDE9FFFFE81FFF1EE93FFFFD6",
      INIT_65 => X"FBDFFFFF3DFFFFFF0FFFFFE65FF39607FFFFFFFFDFBFFFFFFFFFFFFFFFFFFC27",
      INIT_66 => X"FFFFFFC08FFFFE261FFFFFFF85FFEDCE7FFFFFFFDE7FFFFFF4997FFFF18FFFEF",
      INIT_67 => X"FFC3BFFFBC479FFFFDF7FFFFC247FFFFC63FCC91BFFFFFFFFF7EFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFF911FFFFC727FFFFFD499FF8634C7FFFFFE3CFFFFFFE706FF",
      INIT_69 => X"FFFFDE1FFFFF0CFFFF67CABFFFF0CFFFFF8FCFFFFF38FFE027FFFFFFFFFDFBFF",
      INIT_6A => X"FFFFF7EFFFFFFFFFFFFFFFFFFFC17FFFFC85FFFFFF9063FF7FFFEFFFFFF873FF",
      INIT_6B => X"FFFFF79FFFFFFFFFFFFFFE75FFFFDFF7FFFFDF3FFFFFFF9FFFFDFBFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFEDCFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFFF7E",
      INIT_77 => X"FFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFD",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFBFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFEFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFC7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDC7FFFFFFF7EF3FFFFFFFFFFFFFF",
      INIT_01 => X"FBFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF7EFFFFFFF",
      INIT_02 => X"DFBFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFB90C7FFF",
      INIT_03 => X"F055B17FFFFBFFFFFFFFFFFFFFCFFFFFFFFFFEE97FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFF7EFFFFFFFFFE7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFC1FFD4BFFFEFFFFFFFFFFFFFFF3FFFFFFFFFE080FFFBFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFEFFFFFFFE3FFFF47FFF3FFFFFFFFFFFFFFC7FFFFFFFFF49E7FFFB",
      INIT_08 => X"FEFFDFFFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFE7FFFFFFFFFFFFFFFFFF1FFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFDFFFFFFF1FFFFFBFFFFFFFFFFFFFFFFFFF1FFFFFFFF",
      INIT_0A => X"EFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_0B => X"FFD7FFFFFFE7FFFBFFF1FFFFFFFFFFE7FFFFFFCFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFE7FFFFFFFFF8FFFFFFFFF7EFFFFFFFFFE7FFF",
      INIT_0D => X"FFFFF1FFFBFFF9FFFFFF8FFFD7FFF1FFFFFE7FFFBFFE7FFD3FFFFFFFFFDFFFFF",
      INIT_0E => X"EFFEFFFF0FFFFFFE7FFEFFFFFFFFFFFFFFFFFAFFFFFFFFFFEFFFFFFFFDFBFFFF",
      INIT_0F => X"FFF7EFFFFFFFFFDFFFE3FF89FE7FFE1FFF5FFE33FF1FFCFFFEFFF8BFE87FFFFE",
      INIT_10 => X"7F35FEFFFF5FFDFFFE4FFFFFF3FFFBFFFDFFFF4FFFFFFFFFFFE1FFFFFBEFFFFF",
      INIT_11 => X"FFF5FFFFFFFFDFBFFFFFFFFF9FFFC6FC57F1FFFF7FFCFFF9BFF8BFF3FFFFFFE6",
      INIT_12 => X"A7FFC7FFBBFD7BF3FFC6FFEBFFF27FFFFFBBFFC7FFFA7FFF1FFE8FFFFFFFD3FF",
      INIT_13 => X"FFFFFE67EB7F03FFFFFFFF7EFFFFFFFFFDFFFFFFF8FFE3FFFCFFFDFFEBFFCD7F",
      INIT_14 => X"FF8FFFFFFE4FFF3FFEFFF2FF8FFFC7FFBFFFDDFEABFFC7FFBFFF19FFEA3FFDCF",
      INIT_15 => X"FFBEFFECBFFDFFF4BF03F9C7FFFFFFFDFBFFFFFFFFFDFFFD1FE3FFBFFF99FFC7",
      INIT_16 => X"FFFD67FFDFFE7FDFE7FB5FFF7FF4FFEFFF1FFF3FFF3FFF7FFC0FF3FFFC7FFC47",
      INIT_17 => X"FFF7FFF97FFF2FFFE5FFFFFFF3FFAFE68FFFFFFFF7EFFFFFFFFFE7FFE47FAFFF",
      INIT_18 => X"FF83FED7FFFFF8BFFFFFF1CFFF9FC77FF1FFDFFFD7FCFFF8FFFCFFF63FF3FFDB",
      INIT_19 => X"F97FFFFFEFFFC7FFF7FFFC7FFFE3FFBFFF87FFFFDEFFFFFFFFDFBFFFFFFFFF3F",
      INIT_1A => X"FFFFFFFE7FFF17F11FFFFFF3FFF3FFF17FFFFFB5FFF7FE7FFFA7FFFFFF7FF3FF",
      INIT_1B => X"FF79FFEFFFF0FFFFFF9FFF1FFF9FFFF8FFF9DFFFFFFDDFFFFE07FFFFFFFF7EFF",
      INIT_1C => X"FFFFFDFBFFFFFFFFF7FFF8FFCC7FFFFDCFFFDFFFC5FFFFFEFFFF1FFEEFFF1FFF",
      INIT_1D => X"F53FF23FFFFE0FFEBFFFC7FFFFF63FFEFFFEF7FFE9FFEF3FFBBFE3FFFFDB0FFF",
      INIT_1E => X"7FFF8B3FFFFFFFF7EFFFFFFFFFC7FFEFFF8BFFFFFEFFFF9FFFAFFFFFF9FFFC7F",
      INIT_1F => X"FFFFFFF1FFE3FA2B7FFFFD7FFAFFF9CFFFFFE27FF9FFF13FFE0BFF83FFE7FFC5",
      INIT_20 => X"97FFAFFF87FFFFFFFFFFFFFFDFBFFFFFFFFF9FFFFFFF3FFFFFFFFFFE7FFFFFFF",
      INIT_21 => X"F1FFFFFFFFFFFFFFE7FFFFF113FFFFF3FFEFFFEDFFFFFF9DFFEFFFE5FFF88FFF",
      INIT_22 => X"F7FFEE7FFEFFFEFFFF7FFFFFFFFFFFFFFF7EFFFFFFFFFD7FFFFFAB07FFFFFFFF",
      INIT_23 => X"1FFFFFFFFFCFFFFFFFFFFFFFFF3FFFFFF467FFFFFFFFCFFFFFFFFFFFFFFF3FFF",
      INIT_24 => X"FFFFFC7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFDFBFFFFFFFFF9FFFFFF02",
      INIT_25 => X"EFFFFFFEEB7FFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFEBFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFF7EFFFFFFFFF",
      INIT_27 => X"BFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFF8",
      INIT_28 => X"FFFFFFFFE7FFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFD7",
      INIT_29 => X"FFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD3FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFBFFFFFF75FFFFFE7DFFFFFFCFEFFFFFFFEBFFFFFCBFFFFFF9CFFFFF",
      INIT_31 => X"FF267FFFFFFFF1FFFFFF804BFFFFFF1FFE5CFFFFFFFFFF7EFFFFFFFFFFFFFF7F",
      INIT_32 => X"FFFFFFFCFFF8FFFFFFE3FFFFFECFFFFFFBCFFFFFFE29BFFFFFF08EFFFFE07FFF",
      INIT_33 => X"FFFF9FFFFFFE1EFFFFFFEFF3FFFFFE7C2FFFFDDEFFE8A57FFFFFFFFDFBFFFFFF",
      INIT_34 => X"F7EFFFFFFFFFFFFEEDFFB7FFFFFF8FFFFF8197FFFFC73FFFFFFC41FFFFFFF2AB",
      INIT_35 => X"FFFFFF6E7FFFF8483FFFEA3DFFFFFF1E0FFFFFFFE3FFFFF313FFE685FFFFFFFF",
      INIT_36 => X"AFFFFFFFFFDFBFFFFFFFFFFFFAE3BC437FFFF83FFFFFA0DFFFFB9CFFFFFFF33F",
      INIT_37 => X"FFFFFFEE7FFFFFFD18DFFFF709FFFFC913FFFFFEC4BFFFFFFE67FFFF8907FFC9",
      INIT_38 => X"FF265FFE12FFFFFFFFFF7EFFFFFFFFFFFFFCE2F871FFFFE77FFFFFA1FFFFCA2F",
      INIT_39 => X"8FFFFFC261FFFFFFBDFFFFFFFE7FFFFFC8E7FFFFCD4FFFFFF1FE7FFFFFE3CFFF",
      INIT_3A => X"FFFF198FFFFDC89FFA77FFFFFFFFFDFBFFFFFFFFFFFFF99FE3FFFFFC7C7FFFEB",
      INIT_3B => X"F1E6FFFF0605FFFFE73FFFFFF373FFFFFFE5C7FFFF84DFFFFF1FFFFFFFC742FF",
      INIT_3C => X"FFFF3B9FFFFFFCF77FFFF642FFF4AFFFFFFFFFF7EFFFFFFFFFFFFF6F3FE7FFFF",
      INIT_3D => X"9A7F8FFFFFFF7FFFFFFE7FFFFF0CFFFFFFE7CFFFFFFF95BFFFFC167FFFC82BFF",
      INIT_3E => X"FFFF8363FFFFFCFCFFFFFFFC49FFFF899FFFD9BFFFFFFFFFDFBFFFFFFFFFFFF8",
      INIT_3F => X"FFFFFFFFE830FFBFFFFFBC3FFFFF99FFFEF031FFFFFF1E7FFFFFFF6AFFFFF8CC",
      INIT_40 => X"49FFFFE363FF6F4DDFFFFFF1F1FFFFFFCA37FFFE663FFF6CFFFFFFFFFF7EFFFF",
      INIT_41 => X"FFFDFBFFFFFFFFFFFFFFC7FE7FFFFD24BFFFFCB3FFE78CEFFFFFFE7C7FFFFFFC",
      INIT_42 => X"F3FFFFFFBEB3FFFE459FFA1E7DFFFFFFCD8FFFFFFFE55FFFF997FE7993FFFFFF",
      INIT_43 => X"FA2FFFFFFFFFF7EFFFFFFFFFFFFFF73FFEBFFFFC97FFFFF797FF9F7A9FFFFFFB",
      INIT_44 => X"F07FFFFFE6F3FFFFFCB0DFFFF8103FF8FE18FFFFFF908FFFFFFFF7FFFFF519F9",
      INIT_45 => X"FFFFC8E7E7CCDFFFFFFFFFDFBFFFFFFFFFFFFDDCFFF47FFFFA5FFFFF9F67FE7D",
      INIT_46 => X"FF59FFFBE804FFFFFFCBEFFFFFFFEFFFFFE12E7FCFC3EBFFFFFEFFBFFFFFF090",
      INIT_47 => X"7FFFFFC94FFFFF7FF78F79BFFFFFFFFF7EFFFFFFFFFFFFC653801FFFFF374FFF",
      INIT_48 => X"FFF991BFFFEDEFFFFBD64CFFEA3E3F9FF9FFFFFFFFFF5FFBFFFFDFFFFFFFFBFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFDFBFFFFFFFFFBFFFFBF10FF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFFF0FFFFB7FFFFFE7FFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFEF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBF",
      INIT_4E => X"FFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFF",
      INIT_59 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_5B => X"FFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFF9F3BEBFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"7FFFEF3FFFF0FFFFFFFE7F7FFFFFF7FFFFDFFBFFFCFFFFFFFFFFBFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFC00",
      INIT_60 => X"FFFFFFFFFFFFFF7FFFFFFF0BFFBD7FFFFE3FFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF3FFFFF",
      INIT_62 => X"FFFEFFFFFFFFFFFFFFFFFFF1FFFFFFF17FFFF9FFFFFAFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFF9EFFFFFDFFFFEFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7EFFFFFF",
      INIT_66 => X"FDFBFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF3FFFFFFEE7FFFFEFFFFFAF",
      INIT_67 => X"FFEFFFFE7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFEFFFFFFFF9FFF",
      INIT_69 => X"FFFFFD7FFFFFFFFFFDFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF9FFFFFFFF",
      INIT_6A => X"DFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF5FF",
      INIT_6B => X"FFFFFFEFFFFEFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFF",
      INIT_6D => X"FFFE1FFFFE2BFFFF9FFFF0FF1FFFFFF7FFFF8FFFFDFFFFFCFFFFF9FFFFFFFFFF",
      INIT_6E => X"FFFFFFF7FFFFFE7FFFFDFFFFFFFFFE9FFFFFFFFDFBFFFFFFFFFFFFFFFFFFCFFF",
      INIT_6F => X"FFFFFFBFFFFFE53FB3F8DFFFFCFFFFE9FDCFDFFFE7FFFEBFFFC3FFFFE9FFFFE7",
      INIT_70 => X"FF57FFFF1FFFE27FEFFFFFEEFFFFF1FFF9FFFFFA3FFFFFFFF7EFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFEFFFFFFD9FC0FF57FFFF3FFFFC7FEFE1FFE0FFFFDFFFFAFFF",
      INIT_72 => X"F7FFFFFFCEFE5FFFFEFFFFCAFF8FEFFF83FFFFC7FFE3FFFFFF7FFFFFFFDFBFFF",
      INIT_73 => X"FFFF7EFFFFFFFFFFFFFFFFFFFBFFFFFE27FF7FCFFFFFCFFFFCFFF6F87FF57FFF",
      INIT_74 => X"E7FFE27FFFCFFFEA3E37FC9FFFF1FFFFEBFCFF57FF2FFFFF3FFFEFF6FFF3FFFF",
      INIT_75 => X"CDFC5FFFFFFFFDFBFFFFFFFFFFFFFFFFFFCFFFFFF8BFFFFF4FFFFFBFFFE7FFF3",
      INIT_76 => X"FFFF75FAEFFFFF27FFFE3FFF99FF5FE0FFFFE7FFFD1FFE7C5FFD7FFFFC7FFF5F",
      INIT_77 => X"FFF5FFFE7FFFF83FFFFFFFF7EFFFFFFFFFFFFFFFFFFF9FFFFFF37FFFFF5FFFFE",
      INIT_78 => X"FFFD7FFFF3FFFFD7E73FFFFCAFFFF9FFFC7FFFFF3BFFFFBFFFEB7FF3FEFFC5FF",
      INIT_79 => X"A7FFFF5FFFFFC7FFE67FFFEEFFFFFFFFDFBFFFFFFFFFFFFFFFFFFEFFFFFF8DFF",
      INIT_7A => X"FFFFFF77FFFFF9FFFFCFFFF85FDEDFFFF2BFFFF7FFF1CFFFFFC7FFFDFFFFDBFE",
      INIT_7B => X"F3FFFE7BFF8FFFFB5FFFFF7FFF11FFFF8BFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFEFFFFFFD7FFFFFEFFFFF3FFFE9FF31FFFFD1FFFFDFFFF43FFFF11FFF",
      INIT_7D => X"FFFFF1FFFFDFFFFDDFFBFFFFF11FFFFFFFFE7FFFFE0FFFFFFFFDFBFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFF3FFFFFFBFFFFFEDFFFFE7FFFFFFE8FFFFF03FFFF3FFF87",
      INIT_7F => X"FFFCFFFFEFFFFFEFFFFF1FFFFABFEFFFFFF1BFFFFFFFFAFFFFFCFFFFFFFFF7EF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      I1 => I1(0),
      I2 => DOUTA(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFDFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFCFFFFF9FFFFFFFFFFFFFFDF",
      INIT_01 => X"D47FFFFFFFFFF7FFFFFFFFFFFFFFFE7FFFF5FFFFFFFFFFFFFFFFFFE7FFFFC3FF",
      INIT_02 => X"FFFFFFBFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFEFFFFFEFFFFFFF",
      INIT_03 => X"FF1FFFFFFC02FFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF9FFF",
      INIT_04 => X"FFFFFDFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFEFFFFFFFA37FFFFFFFFFF3FFFFFFFFFFFFFFFC7FFFFFF27BFFFFF",
      INIT_06 => X"F8147FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFF1FFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF1FFFFF",
      INIT_08 => X"FFFFFFFFFFFC23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFBFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFF7EFFFFFFFF",
      INIT_0B => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_0C => X"BFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFBDFFFFFFFFFD",
      INIT_0D => X"FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"1FFFFFFFEF7FFFFFFFE76BFFF9BDFFFFFFFFF895FFFFFFFFCFFFFFFFB3FFFC67",
      INIT_0F => X"F90DFF999FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEF",
      INIT_10 => X"3FFFFFFEAEBFFFFFFEA84FFFFFFF98CFFFE4ABFFFFFFFFED2BFFFFFFE85FFFFF",
      INIT_11 => X"FFD847FFFFF147FF3B7FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31",
      INIT_12 => X"FFFFFFFA3DFFFFFFFFEFFFFFFFFF237FFFFFFFF7FFFFDEB7FFFFFFFFF8FFFFFF",
      INIT_13 => X"FFE3FFFFFFFFC87FFFFFE33FFEC1FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFD7F1FFFFFFFF1FFFFFFFFE1FFFFFFFFFCFFFFF92BFFFFFFF",
      INIT_15 => X"F7FFFFFFFFF1DFFFFFFFFE7CFFFFFC16DFF1C0FFFFFFFFF7EFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE437FFFFFFBEFFFFFFFFFCBFFFFFFFE73FFFF7",
      INIT_17 => X"FF78AFFFF1F9FFFFFFFFE421FFFFFFF963FFFFFDB97FC1C3FFFFFFFFDFBFFFFF",
      INIT_18 => X"FF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFC209FFFFFFFE3FFFFFF",
      INIT_19 => X"FF0A7FFFFFFFE3FFFFADBFFFFFFFFFF8FFFFFFFFC067FFFFEFD7FFE14FFFFFFF",
      INIT_1A => X"CCFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEA7FFFFFFFE7FFFFFF",
      INIT_1B => X"FF1FFFFFFFF066FFFFFFFF8FFFFFFADFFFFFFFFFF3FFFFFFFF887FFFFFBB07F4",
      INIT_1C => X"FFFEED1FD093FFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC339FFFFFF",
      INIT_1D => X"F63FFFFFFFFCFFFFFFFFF8C7FFFFFFFEBFFF9EC0FFFFFFFFFF9FFFFFFFFEAFFF",
      INIT_1E => X"FFFFFE3FFFFFFB9BF8CF8FFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7",
      INIT_1F => X"FFFFFFFFA6AEFFFFFFFFF3FFFFFFFFCE3FFFFFFFDAFFFE7BC5FFFFFFFFFE3FFF",
      INIT_20 => X"FFFFFDFFFFFFFFFDFFFFFFFE33F7331FFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFC99D7FFFFFFFFC7FFFFFFFE79FFFFFFFCF8FFFBEF9FFFFF",
      INIT_22 => X"D7D10FFFFFFFFFE0FFFFFFFFF3FFFFFFCBDFCE5E3FFFFFFFFDFBFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9E627FFFFFFFF8FFFFFFFF9EBFFFFFFF958FF",
      INIT_24 => X"FFFFDAF3FFDE7FFFFFFFFFFFFFFFFFFFFFC7FFFFFF7F7FF3B9FFFFFFFFF7EFFF",
      INIT_25 => X"FFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFCFFFFFFFFF3FFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFF5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFD7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFF1FFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFAF",
      INIT_3A => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFE7FFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFE8BFFFFE04FFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FF97FFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFE02BFFFF9D0FFFD9CFFFFFFFFF",
      INIT_3F => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_40 => X"FFFFFFFFFFFDAFFFFFFFFEE6FFFFFFFFFFFFFFFFFFFFFFFF59AFFFFFB8BFFF3F",
      INIT_41 => X"FEDBFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF7FFFFFFFFE217DFFFFFFD21FFFFF7FFFFFFFFFFFFFDFFFEFF3FFF",
      INIT_43 => X"FFFFFFFFFFFABFFF17F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFF3FDFFFFFFFCEFBFFFFEFFFFFFFFFFFFFFB",
      INIT_45 => X"FFFFFFFFDFFFFFFFFFFFFBFFFC7FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEBDD7FFFFF35C7FFFFBFFFFF",
      INIT_47 => X"FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE1CFBFFFFFDC7FF",
      INIT_49 => X"FFFFFF1EFFFFE3FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEFFBAF9FF",
      INIT_4B => X"FFFFFBFFDFFFFFFEFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_4C => X"1FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFBFFE1FFFFFFFFD7FF0DFEDFFDFFF7FFFFFFFFFFFFFCFFFFFF9FFF7FFD7FF",
      INIT_4E => X"FF2FFCCDEDFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFBFFF63FFFFE3FF7FFC4FF03FFCFFAFFFCFFFFFF85BFFFF9FFE1",
      INIT_50 => X"FCFFE1FF17FCDE77FBA5FC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFF7FF8DFF6FFC3FEFFF33FF97FD1FE7FFDCFFEFFD7F",
      INIT_52 => X"75FC1FFF7FFBFFBFFF3FE32FD7FCDFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEEFEA5FE9FFBFFF3FF4BF8D7FCFFF",
      INIT_54 => X"7FBFFF3FFBEFFBFFF1FFE7FFCFF91FC3DF9FE61F9FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF8FEB7F8FFEFFFDFFE4",
      INIT_56 => X"FBFFFBFFBBFF7FF8FFFF9FFFFF87FF9FF81FC3FE34FFFF9DFFBFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF73FFFFFBF",
      INIT_58 => X"EFFFFFFEFFEFFFFFFCC7FE7FEFFFFCFFFFFE1FFFFFF0FF3BFD85F9FFF3FE3FFF",
      INIT_59 => X"FFCFEA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_5A => X"FFFFFFEFFFA3FFFFEFFF9FFFFFFB1FF9FFDFFFB1FFFFF39FF3FF23FCE7F7A7FB",
      INIT_5B => X"F5BF933FE7FE7FA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFEBFFECFFFFFDFFEFFFE3FCAFFC9FE3FFEEFFFFFE47FCFFF2F",
      INIT_5D => X"C9FF1FFEFFE8FF1EFF1FD9FF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFF9FFFBFFEBFDC7FAFFFC3FFFFF",
      INIT_5F => X"FFF5FFFFFF8FFCFFEFFFEFFEDFFFFFA5FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC7FFFFFF5FFFFFF3",
      INIT_61 => X"FFFFFFFFAFFFFFFFFFBFFFF5FFFFFFFFFFFFF9FDF5FBFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFF",
      INIT_63 => X"FFFEFFFEFFFFFFFFFE7FFFFFFFFCFFFFE7FE2B701FE00007E4E475FFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFF9FFF1FFFFEFFFF8FFFFFFFFF3FFFF9FFD7B9A7FBEEFFF0EF5EF",
      INIT_66 => X"F9FF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_67 => X"FFFFFFFFF7FFFFFFFFFFFFF7FFD7FFFFBFFFEBFFFFFFFFFFFFFCFFFFF7E9FFFF",
      INIT_68 => X"FFE7FFFFFDFFFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFF7FFFFFFDFFFFFFFFC7EFFFFFF",
      INIT_6A => X"FA98FFFFFF9FDFFFFFD33FFEFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF921FFFFFF3F9D41D2EFFFFFFFFF",
      INIT_6C => X"7FFFFFFFFFC76BFFFFFE430FFFFE08BFFAD9FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6C3FFFFCCBFD097B0",
      INIT_6E => X"2B3FE7FFCFFFFFFFFFFF35AFFFFFF9CC1FFFF125FFC157FFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DDFFFFE",
      INIT_70 => X"FE2EFFFFFC4D7F9FFF3FFFFFFFFFFC779FFFFFFA67FFFFB8DFFEA31FFFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFF9F3FFFFFDE7F87F1CD7FFFFFFFFF21EFFFFFFD053FFFE623FFC66",
      INIT_73 => X"FDCCFFFB81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFE6CFFFFFA03FC1FF22FFFFFFFFFFE56BFFFFFF825FFF",
      INIT_75 => X"FFFE9CFFFFFA57FFEA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BBFFFFD924E27FFAFFFFFFFFFFF34EFFF",
      INIT_77 => X"FFFC871FFFFFE6627FFFF0D1FF885FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6EFFFFFFC3FD9FFCBFFFFFFF",
      INIT_79 => X"E67FFFFFFFFE335C7FFFFFDDC9FFFFC647FC8B5FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39ABFFFFFF0FFE7F",
      INIT_7B => X"FFE4BFF9FF1CFFFFFFFFF9C3FBFFFFFE471FFFFF0DFFF965FFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E5EFFF",
      INIT_7D => X"FFD39FBFFFFD123FE7FC71FFFFFFFFCF3C6FFFFFFC9E7FFFF197FFE787FFFFFF",
      INIT_7E => X"9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFF0E7FDFFFF8EE3F9FC7E3FFFFFFFFDE711FFFFFFF7C7FFF830BFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I5(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_14 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF",
      INIT_15 => X"FFFFFE7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFF9FFFFCFFFC3FF0FFFFFFFFBFFFF9FFFFFFFFFFFFFFFDFFFFF",
      INIT_18 => X"FFFF7FFFFFFFFFBFFFF3FFFFFFFFFFFFFFFEFFFF3FF0FFFFF7FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFE7FFFF1FFF0FF83FC1FFFFEFFFFC3FFE3FF3FF9F",
      INIT_1A => X"FB7F87F83FFFFDFFF9FFFFFC7FFFCFFFFDFFFFFFFFFFFBFFF87F83FFFFCFFFFF",
      INIT_1B => X"FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFC3FFFBFFEFF07FFFFBFFFE67F",
      INIT_1C => X"FEFFFFB9FFECFECFE47FFFF7FFE3FFFFE4FFFFBFFFE7FFFFF07FFFEFFFC9FE3F",
      INIT_1D => X"BFFFB3FCFF03FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF3FFF87FE1FF9FFF",
      INIT_1E => X"FF07F07FFFFBFFFE7FFFC3FFBFF9FFFFDFFF87F07FB3FFFCFFFFCFFFFFE9FFFF",
      INIT_1F => X"C07FF7FFFEFFFE0FF9FC0FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFCFFFC1",
      INIT_20 => X"FFFF3FFE67F9BF89FFFFEFFFFCFFFE0FF0FF07FFFF7FFE5FC1FE3FFFF3FFFF1F",
      INIT_21 => X"FFCFFFF93F81FE1FFFFBFFF03FE7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7",
      INIT_22 => X"FFFFFFFF9FFFFCFFF9FFEFFE7FFFFFBFFFF9FFF33F93F91FFFFDFFF9FFFFF8FF",
      INIT_23 => X"E7FFFFE7FFFF3FFFE4FFFFF07FFFEFFFCCFF9FFFFF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFE7FFFF3FFE77F99F9DFFFFEFFFFF3FFCEFCE7E67FFFF7FF",
      INIT_25 => X"99FFFFDFFF9FFFFF3BFFFEFFFF81FFFFCFFFFFBFFF37FF3FFFFDFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFCFFF81FE07E67FFFFBFFFF47FF33F3BF",
      INIT_27 => X"1FFE1FE4FE67FFFF7FFE7FFFFECFFFF3FFFE2FFFFF3FFFFEFFFC9FFCFFFFE7FF",
      INIT_28 => X"F3FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF0FFC3FC1FFFFEFFFF8",
      INIT_29 => X"FFFFBFFFFFFFF8FFC3FC3FFFFDFFF9FFFFF83FFFCFFFF9FFFFFCCFFFFBFFF87F",
      INIT_2A => X"FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9F",
      INIT_2B => X"FFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFF7FFF7FFFFF1FFFFBFFFE7FFFFF87F",
      INIT_2C => X"FFFFFFF3FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF",
      INIT_2D => X"F9FFFFFFFFFFF2A1527FFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFCFFFF",
      INIT_2E => X"FFFFF3FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFE7FFFFFFFFFF800000FFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFC00003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFF008057FFFFBFFFFFFFFFFC00000FFFFD",
      INIT_32 => X"00003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFF00001FFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF0",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_36 => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFF39FFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE7F99FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"07EFFFFFFFFFFF801FFFFCE7FFFFFFF833FFFF00FFFFFFFFFF79FFCE7FFFFFFF",
      INIT_40 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BDFFB9FE4EFFFFFFFFFFF001FFC",
      INIT_41 => X"FFFFEFFFF39F007001FFFFFFE7FFFFF39FFFFFFFE7CFFFFEF3FFFFFFFFFCE7FF",
      INIT_42 => X"FFFFDB9FE601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FC007433800FFFF",
      INIT_43 => X"01E7F3FFFFFFFFBFFFC07CFFE7F7FFFFFF9FFFFF857FFFFFFFCDBFFFFB4FFFFF",
      INIT_44 => X"FFEDBFFFFFFFFE603F8017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C9FFED78",
      INIT_45 => X"C007FF18F63F9FCFFFFFFFFEFFFF39F3F79FDFFFFFFE7FFFFCC6FFFFFFFF127F",
      INIT_46 => X"FFFFF021FFFFB6FFFFFFFFF005FF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFF809FFE73C0467F3FFFFFFF001FFCC7C01E7F7FFFFF000FFFE301FF",
      INIT_48 => X"BFFF9C1FFFFFFFDE07FFFEDBFFFFFFFFCE13FC80FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFC007FF90FC43900FFFFFFFDC77FC39F1E7901FFFFFEC3",
      INIT_4A => X"E7FFFFFF0FFFFF977FFFFFFF3F3FFFFA2FFFFFFFFF9B4FF803FFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09FFE73E0CE7F3FFFFFFFF1FFF001FFDE7",
      INIT_4C => X"FFC9FFF79FDFFFFFFC3FFFFF10FFFFFFFC007FFFE8BFFFFFFFFE6CBFE3A7FFFF",
      INIT_4D => X"FF885FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC107FF80F0039FCFFFFFFFFC7F",
      INIT_4E => X"FFFFFFF0FFF827BFDE7F7FFFFFF0FFF8FE73FFFFFFFEF9FFFEE3FFFFFFFFF990",
      INIT_4F => X"FFFFFFE60FCE387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB59FF26394CE7F3F",
      INIT_50 => X"03CC38FCFFFFFFFDD3FCFE8E7F79F9FFFFFCC9FFE9DD3FFFFFFFFBBFFFFBA7FF",
      INIT_51 => X"1FFFCECFFFFFFFFF901F38EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC107EC0",
      INIT_52 => X"FFF040F1C67F186003FFFFFFE767F3F039F9E007FFFFF333FF8E761FFFFFFFEE",
      INIT_53 => X"7FFFFFF8067FFF039FFFFFFFFE673D8C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFF973EE38600DDFCFFFFFFF81C7CC066007BFDFFFFFC0E7FF381E",
      INIT_55 => X"DFCFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF99E73787FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFF5EFF9FCEFFFFFFFFFFFFFFFDF30FCFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFBFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFCFFFFFC003FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE3FC7FFFFFFFFFFBFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFFDFFFFFFFFFFEFFFF",
      INIT_68 => X"FFFFFBFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF9FFFF",
      INIT_69 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_6A => X"9FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF",
      INIT_6C => X"FFFFBFFFFE3FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFF",
      INIT_6D => X"FFFFFDFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFEFFFFF8FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF9",
      INIT_71 => X"FFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFE1FF9FF87FFFBF",
      INIT_75 => X"3FE0FFFEFFFDFFE3FFFFFFF0FFFE7FE3FFF1FFFDFFFDFFFFFFFFFFFFFFFFFE7F",
      INIT_76 => X"BFFFFFF9FFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FF03FC",
      INIT_77 => X"FFE3FCFFF27FF3FFFBFFF3FF07FFFE7FC1FFF9FF07FF83FFF3FFF7FFFFFFFFFF",
      INIT_78 => X"FFFFFF87F87FC3FFE7FF07FFFDFF9FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_79 => X"FFFFFFEFFFFF8FFBFFFDFF0FFFEFFFC7FCDFFFF8FFF7FFE7FCDFFE67FFC7FFDF",
      INIT_7A => X"FFFF1FFF7FFFFFFC4FC4FE6FFF9FFF9FFFE3FE3FE7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFBFFFFE7FE7FF07F83FFFBFFF1FF1FFFFE1FE1FFF9FF3FFFB",
      INIT_7C => X"FE7FC7FFE7FFF9FFFDFFFC0FF33F3BF9BFFEFFFE7FFF8FF87F0FFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FFDFFC9FE6FFFEFFFDBFE7FFFFA7F27F",
      INIT_7E => X"FFFE5FDFFFF9FF1FFFCFFFF7FFF7FFF03FCFFC7FF3FFF9FFE0FFFE1FE5FCBFFF",
      INIT_7F => X"3F93F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE7FF7FE73F3FFFFBFFF2FF1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EFFF81FDFFFFF03F7FFFE7F9FFFF9FFFDFFFDFFFFFFF9FF8FFCFFFE7FF27FFF9",
      INIT_01 => X"9FFDFFFFC4FE0FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF9FFCFF9DFCEFFF",
      INIT_02 => X"FF27F93FFFBFFF1FF33FFFC0FCDFFF9FE77FFF3FFF7FFF7FFFFFFF1FF1FE7FFF",
      INIT_03 => X"7FE7FBBFFE7FF73FFF03F83F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE7FF3",
      INIT_04 => X"FFFFF9FFEFFE3FE1FFFEFFFDFFC1FFFF9FF07FFE7FC9FFE07FFDFFFDFFFFFFFE",
      INIT_05 => X"F7FFFFFFECFE0FE6FFFBFFC8FFFE7FE7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_06 => X"FFFFFFFFFBFFFFFFFFFFFDFFEFFFFBFFF7FF8FFFFEFFE3FFFDFF0FFF81FFF7FF",
      INIT_07 => X"FFFFFFFFFFDFFFFFFF03F03FC3FFE7FF87FFF9FF9FFBFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFF",
      INIT_09 => X"FFFF9FFFFFFFFFFFFFFF7FFFFFFE1FE3FF9FFF9FFF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFBFFEA8403FFFFFFF",
      INIT_0B => X"007FFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFE1000F",
      INIT_0C => X"FFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC00003FFFFFFFFFEFFE000",
      INIT_0D => X"FFFBFFD5AFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFFFFFFE00003FF9FFFFFF",
      INIT_0E => X"7FE7FFFFFFFFFEFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF80000FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFF80000",
      INIT_10 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_11 => X"FFBFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFF",
      INIT_12 => X"FFFDFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"F7FFBFDFB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"77FFFFFFCCFFFFFFFCFDF9FFFFFFBFFFFFFFFF3FFFFFFFFFBF7DFFFDCFFFE7FF",
      INIT_1B => X"F73FF99CFF800E00704FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFBFFE",
      INIT_1C => X"7FFFFC00FD9FFFFFFF33C007FFE7E04FFFFFFCFDFFFFFEFCFFFFFFFFFC09F003",
      INIT_1D => X"FFFE01FA6FCCFFE193FE773F4DC107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2",
      INIT_1E => X"FFFFFFFF800FFFFBF3304FFFFFCCC7803FFD9FF00FFFFFFBB3FFFFF801FFFFFF",
      INIT_1F => X"F7E7FFFFFFFFF92F083000FF800FF9DCE107E4FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFE883FFFE00E7FBFFFFF001F3BFFF007C97FFFFFECDFFFFF",
      INIT_21 => X"FFB33FFFFFD09FFFFFFFFF623FA4E44FFF113FE003F49F83FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF934FFFFB339E1FFFFFC003CCFFFC7FB11FFFF",
      INIT_23 => X"9FE001FFFFFEFDFFFFFF493FFFFFFFFC003E9BD33FFC00FF9CCFD37803FFFFFF",
      INIT_24 => X"E4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE013FFFFCCE1A7FFFFF002D33FFF",
      INIT_25 => X"D08A001FFF3FCB3FFFFFF9F7FFFFFD24FFFFFFFFF967E20F407FE003FE733C41",
      INIT_26 => X"4FF98CED37913FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF334FFFE333969FFFFF",
      INIT_27 => X"CE587FFFFF283F33FFFE7F20FFFFFFE4CFFFFFF497FFFFFFFFE41769BC40FFF4",
      INIT_28 => X"20F1B3FE133FE493841E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC013FFFFC",
      INIT_29 => X"FD90FFDFE73969FFFFFC947CEFFFFCFCB0FFFFFF987FFFFFD05FFFFFFFEF961C",
      INIT_2A => X"FFFF1E407E9BE4CFFC48FF966FD36311FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFE033FE1F9CE587FFFFF360F3BFFFF9F203FFFFFC31FFFFFF797FFF",
      INIT_2C => X"FFFDF9FFFFFFFD3905FA6F9B3FE103E67E3F4DDC77FFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFE6EFFA6CD3969FFFFFECCFCE7F3FE1C82FFFFFE4E3FF",
      INIT_2E => X"FFFF98FFFFFFF7E7FFFFFFF1E69369B800FF840F99FCED37FBFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFE3830E527FFFFFB93F3CFC8603369F",
      INIT_30 => X"F301FCC9FFFFFEF8FFFFFFC79FFFFFFFFF9838004633FFD39E67F3001FEFFFFF",
      INIT_31 => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFE1F3C61FFFFFE38FCF9",
      INIT_32 => X"FFFDFFFBF7EFFFFBDFFFFFFFFFFFFFFFBF7FFFFFFFFF7BFFFFFEFFFFEF7DFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF3B7FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FF",
      INIT_3E => X"0FFFE3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_40 => X"FFFFFFFE3C3FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFF",
      INIT_41 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFF9FFCFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF",
      INIT_44 => X"FFE7FFFFFFFFFFFFFFCFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFFFFFFCFFFFFF",
      INIT_45 => X"FFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFF0FF8FFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFF3FFF",
      INIT_48 => X"FFFFFCFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFCFFFFFFFFFFFFFE7FF7FFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFF",
      INIT_4A => X"F9FFFFFFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFCFFFFFE3FFFFFE1FFF9FFFCFFFFFFFFFF",
      INIT_4C => X"FFFFFE1FFFE7FF8FFF7FFCFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFCFFFFFFF",
      INIT_4D => X"FF3FFD3FF9FF83FF9FF87FFFFFFFFFFFFFFFFFFFF3FFFFF8FFFFFF03FFE7FFF0",
      INIT_4E => X"CFFF9FFFC3FFFFF83FFF9FFC1FF8FFC1FF3FFFF1FFFFFF9FFF9FFFFFFF3FFF7F",
      INIT_4F => X"0FF83FF07FFCFFE0FFC3FC07FE7FC0FFFFFFFFFFFFFFFFFFFFCFFFFFE1FE03FC",
      INIT_50 => X"FF93F80FF3BFFE7FFF7FFD3FFCFFFE7FE77FC9FF23FCFFFF83FFFFFE7FFE7FF8",
      INIT_51 => X"F87FF9FFF27FC4FF98FFF3FFD9FE67F8FFF87F33FFFFFFFFFFFFFFFFFFFF3FFF",
      INIT_52 => X"FFFFFCFFFFFE47FFFFC7FFF9FFFDFF807FE3FFF9FFCFFE77FDFFF3FFFC4FFFFF",
      INIT_53 => X"FFF39F80FFE5FFE7FFEFFFF9FE77FFCFFFE7FF9FF3FFE1FCFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFF3FFFFF01FFFFF8FFFE7FFF7FFFFFE07FFE7FF1FFCFFF1FFEF",
      INIT_55 => X"F3FFC7FFBFFFCE7F03FF9FFF9FFF9FFF07F9FFFF3FFC1FF07FCFFF9FF9FFFFFF",
      INIT_56 => X"7FF3FFFFFFFFFFFFFFFFFFFFCFFFFFE0FFFFFF1FFF9FFFDFFFFFF9BFFF9FF8FF",
      INIT_57 => X"FFFE7FE7FF8FFE7FFEFFFF39FFFFFE7FFE7FFF3FF81FF1FFFCFFE27F99FFBFFE",
      INIT_58 => X"FE77FE7FF9FFE7FFFFFFFFFFFFFFFFFFFF3FFFFF9FFFFFFF3FFE7FFF7FFFFFCF",
      INIT_59 => X"FDFFFFFF39FFF9FF99FE77F9CFF3FFFCE7FFFFF9FFF9FFFCFFCE7FE3FFF3FF9F",
      INIT_5A => X"C7FFCFFE77F99FFDFFE7FECFFFFFFFFFFFFFFFFFFFFCFFFFFEFFFFFFC0FFF9FF",
      INIT_5B => X"FF03FFE7FFFFFFFFFE47FFE7FF07F99FF23FCFFFF39FFFFFE7FFE7FFF3FF39FF",
      INIT_5C => X"FFE7FC4FFC9FFFBFF89FE47FFFFF9FF03FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFF9FFFFFFFFFFC3FFF9FFE3FF07FE3FFBFFFE4FFFFFF9FFF9F",
      INIT_5E => X"FFFE7FFE7FFF9FF83FE03FFEFFF07FC3FFDFFE7FFDFFFFFFFFFFFFFFFFFFFFCF",
      INIT_5F => X"FFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFE3FFFFFCFFFFC7FF",
      INIT_60 => X"F3FFFFFFFFFFFFFFF9FFFFFFFBFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FC00007FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FF",
      INIT_64 => X"FFFFFF9FFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFCFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_65 => X"FFFF420007E00000FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFFFFE7FFE1FFFFFFFFFFCFF",
      INIT_67 => X"FFFFFFFBFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFCFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFEFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFCFFCE7FE7FFFFFF9FFFC607FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFF39FFFFFEE7FFFFF3F3FFFFCEDFFFFFC9FF99FF9FFFFFFFFFFFFF7F3",
      INIT_78 => X"FFFFFFC00FFFFFFE79FC39F999FFFFFE7FFF849FFFFFF8FFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFCE13FFFF01FFFFFC00FFFFF927FFFFFA7F267FC3FFFFFF",
      INIT_7A => X"7E47FFFFFFFFFFFF1F0FFFFFF0002000E24FFFFFF9FFFC407FFFF033FFFFFFFF",
      INIT_7B => X"E7FFFFFFFFFFFFFFFFFFFFFFFFFF284FFFF8267FFFF333FFFFF4BFFFFF007C81",
      INIT_7C => X"FFFC01F667E20FFFFFFFFFFFFC117FFFFFFFCFFB9FC93FFFFFE7FFF081FFFFC7",
      INIT_7D => X"C603FFFF999FFFFFFFFFFFFFFFFFFFFFFFFFFCA1FFFFE4B0FFFFC4CFFFFC403F",
      INIT_7E => X"3FFFF1FE7FFFF2B79112199FFFFFFFFFFFF245FFFFFFE01FE67C003FFFE39FFF",
      INIT_7F => X"FFFFC041FF801FFFFFE73FFFFFFFFFFFFFFFFFFFFFFFFFF204FFFFE40BFFFF33",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"203FFFFCCCFFFFF001FFFFC01FE7ED001FFFFFFFFFFFC837FFFFFF9E7F39F3FC",
      INIT_01 => X"787E07CC13FFFFF9FFFF123FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFC847FFFF",
      INIT_02 => X"FF213FFFFC317FFFF003FFFFE3FFFFFF287CA67E7FFFFFFFFFFFFF24DFFFFFFE",
      INIT_03 => X"9B7FFFFFF9ECFB9F264FFFFFE7FFF801FFFFF24FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFC04FFFFC003FFFFCFCFFFFFE3FFFFFCA5F099F83FFFFFFFFFFFFC",
      INIT_05 => X"FFFFFFF8F045FFFFFFE79E4E7C993FFCFF9FFFE367FFFF993FFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFC61FFFFF393FFFF72BFFE788E7FFFC287E267B05FFF",
      INIT_07 => X"899CE17FFFFFFFFFC1C807FFFFFF8078003224FFF1FE7FFF201FFFFCE67FFFFF",
      INIT_08 => X"F39CFFFFFFFFFFFFFFFFFFFFFFFFFF91B7FFFFCE7FFFF8927FF8FF3DFFFF0006",
      INIT_09 => X"FFFFFF9CFA0670F4FFFFFFFFFF2727DFFFFFFE79F8C7CC93FFCFB9FFFC631FFF",
      INIT_0A => X"3FF3DEFFFFDE19FFFFFFFFFFFFFFFFFFFFFFFFFE40CFFFFF39FFFFCBE9FFE7FC",
      INIT_0B => X"8733FF8FF1FFFFF8F1E239D393FFFFFFFFFE3C1F3FFFFFF8E7C78F074FFF9C00",
      INIT_0C => X"7F3FFF7FFFFFC07FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF823BFFFFC07FFFF",
      INIT_0D => X"FFF39FFFFF80FFFF7FC7FFFFE7F19E3FC07FFFFFFFFFFFF3FCFFFFFFE39F3F8E",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E3FF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_1C => X"FDFFFFFC7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF80003F",
      INIT_1F => X"FFF83FF03FFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_21 => X"FFFFEFFFFFFFC7FFFC7FFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF9FFFFFFF3FFFF8FFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFEF",
      INIT_24 => X"FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF9FFFF3FF",
      INIT_25 => X"FC3FFFCFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFF",
      INIT_26 => X"FF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFF8FFFF3FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF",
      INIT_29 => X"FFFE7FFFFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFF9FFF",
      INIT_2A => X"F8FFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFE3FFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE7F",
      INIT_2E => X"FFFFFFFBFFFFFFFFFFFFDFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFF",
      INIT_2F => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF0FFB7FFFFFF9FFFF3FFFF7FFFF",
      INIT_30 => X"FFFE0FFFFFE0FFFFE7FFC7FFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFF",
      INIT_31 => X"7FFFFE0FFFEFFFAFFFFFE3FFFFFFFFFFFFFFFFFFFE7FFFF81FE07FFFFFE3FFFC",
      INIT_32 => X"03FF87FFF3FFFD1FFFFFF3FFFF9FFE0FFF81FFFDFFFE7FF80FFFFFE1FFF3FFF0",
      INIT_33 => X"07FFCFFFC1FFFFF81FFFBFFC3FFFFF07FFFFFFFFFFFFFFFFFFF9FFFFE67F8FFF",
      INIT_34 => X"FFC5FF3FFC0FFCFFFFCFFFFE7F81FFAFFFFEFFFB9FFC07FFE3FFF9FFE03FFFFF",
      INIT_35 => X"FFCFFE07FDCFFF3FFFF3FFFFFE7FFEFFF27F03F99FFFFFFFFFFFFFFFFFFFE3FF",
      INIT_36 => X"FFFFFF9FFFFE07FE7FF8BFF9FFFF3FFFC1FE07F81FFFFBFFF07FF9FFFFC7FFE7",
      INIT_37 => X"FFFE7FFF9FFF9FF81FF83FFCFFFE0FE03FE1FFFBFFF9FC0FF3FFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFE7FFFF99FF9FFFFFFE7FFFCFFFE67FFFFE4FFFFEFFF81FFF3",
      INIT_39 => X"9FFE67FFC7FFF9FFFE7FFE7FFFFFC0FFF3FFF33FE1FF07FFEFFF03FFFFC7FFFF",
      INIT_3A => X"FFFE3FFFFFFFFFFFFFFFFFFFF8FFFFE77FF3FFFFFF1FFFF3FFF9FFFFFF3FFFFF",
      INIT_3B => X"FFFCE7FFFEFFF39FFF9FFFF7FFF9FFFCFFFFFF33FFCFFF8FFFFFF9DFFFBFFC9F",
      INIT_3C => X"FFFEFFE7FFFFF99FFFFFFFFFFFFFFFFFFFE7FFFF99FFCFFFFFFE7FFFCFFFE77F",
      INIT_3D => X"FF3FFF99FFFFF91FFFFBFFE67FFE7FFFDFFFE7FFF3FFFFFDCFFF3FFE7FFFFFE7",
      INIT_3E => X"FCCFFFFF98FFFBFF9CFFFFE67FFFFFFFFFFFFFFFFFFF8FFFFF0FFF3FFFFFF9FF",
      INIT_3F => X"FFFFFFFFFFFCFFFF0FFFFFF0FFFFEFFF83FFFDFFFE7FFF9FFFCFFFFFF33FFCFF",
      INIT_40 => X"FFC1FFF3FFF87FFFFF07FFEFFF23FFFFC1FFFFFFFFFFFFFFFFFFFF7FFFFE7FFC",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFE7FFFF9FFF1FFFF7FFFCFFFE7FFF9FFF",
      INIT_42 => X"F9FFFFFFFFFF8FFFCFFFF7FFFFFC3FFFBFFC1FFFFF8FFFFFFFFFFFFFFFFFFFF8",
      INIT_43 => X"FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF7FF",
      INIT_44 => X"FFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFF8FFFFC00000FFFFFFFFFFF3FFFFFFFFFFFFFFFF9FFFFFF",
      INIT_46 => X"FFE7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF000003FFFFFFFFFFCFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF9FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFF",
      INIT_49 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF3FFFF",
      INIT_4A => X"FFFFC7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFF9FFFFFFFFCFFFFFFF3FFFFF8FFFFFFFF7FFFFFFCFFFFFFE7FFF9FC",
      INIT_54 => X"E79FFFE023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFCE7FFFFFFF33FFFFF",
      INIT_55 => X"FFCDFFFFF8F9FFFFFF9E7FFFFFFFF3FFFFF3C7FFFFE007FFFF38FFFFFFE7FFFF",
      INIT_56 => X"FFF39FFFFF8233FFE39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFFFF33FFFFF",
      INIT_57 => X"FFE4FFFFFFF0007FFFE003FFFFFE08CFFFFFFCC4FFFFC410FFFFF21FFFFC311F",
      INIT_58 => X"7FFFFFE7FFFF8003FFFFFC7FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11FFF",
      INIT_59 => X"FFFFE03FFFFE00FFFFFFF01DFFFFF9FFFFFFFFF3FFFFFFF39BFFFFFE3FFFF80C",
      INIT_5A => X"00FFFFFF39FFFFF01FFFFFE67FFFFE01FFF949FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFC67FFFF9F3FFFFFFC00FFFFFE7FFFFFFF807FFFFFFEE67FFFF",
      INIT_5C => X"FF30FFFFFCF9FFFFE027FFFFCF3FFFFF99FFFFF9F3FFE021FFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFE0DFFFFE7CFFFFFFC2DFFFFFF9FFFFFFFE78FFFFF",
      INIT_5E => X"FF9E1FFFFFFC53FFFFF1C3FFFF969FFFFF3C7FFFFE67FFFFF387FFB49FFFFFFF",
      INIT_5F => X"127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFF9F3FFFFFF0007FFFFE7FFFFF",
      INIT_60 => X"FFF9FFFFFFFE013FFFFFFC47FFFFC027FFFE4A7FFFFC027FFFFC3FFFFFC04FFE",
      INIT_61 => X"FFFE79FFFB49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE190FFFFE00FFFFFFF2DFFF",
      INIT_62 => X"FFFFC00FFF3FF7FFFFFFF9E7FFFFFFF30FFFFF1CEFFE7929FFFFF3CDFFFFF0FF",
      INIT_63 => X"3FFFFFE7FFFFFCA7FFEDA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40BFFFFB87FF",
      INIT_64 => X"FFFFCC87FFFFFF8C7FF87F9FFFFFFFE09FFFFFFF8C9FFFFC53FFF1E4B7FFFFC1",
      INIT_65 => X"C0CFFFFF3CFFFFFE0FFFFFF79FF3860FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07",
      INIT_66 => X"FFFFFFE24FFFFE161FFFFFFE31FFE5FE7FFFFFFF9E7FFFFFF8533FFFF1CFFFC7",
      INIT_67 => X"FFCF3FFF9C63BFFFFCF3FFFFC18FFFFF9F7FC8019FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFF399FFFF9793FFFFFE2D3FF870007FFFFFE79FFFFFFC30FFF",
      INIT_69 => X"FFFFFF3FFFFF8E7FFF73E67FFFF1CFFFFF1F8FFFFF1DFFF00FFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFCE33FFFF804FFFFFF1B67FFFFFFFFFFFFF867FF",
      INIT_6B => X"FFFFFFDFFFFFFFFFFFFFFFFBFFFFFFEFFFFFEF7FFFFFFFDFFFFFF7FFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEDFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFCFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF3FFFFFFFFC000FFFF",
      INIT_03 => X"F804007FFFE7FFFFFFFFFFFFFFCFFFFFFFFFFE03FFFF9FFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFF",
      INIT_05 => X"FF3FFFFFFFC3FFF07FFF9FFFFFFFFFFFFFFF3FFFFFFFFFC001FFFF7FFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFCFFFFFFFE7FFFF8FFFE7FFFFFFFFFFFFFFCFFFFFFFFFF1F83FFFD",
      INIT_08 => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFF3FFFFFFF3FFFFF9FFF9FFFFFFFFFFFFFFF3FFFFFFFF",
      INIT_0A => X"CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFF3FFF9FFFFFFFFFFCFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF",
      INIT_0D => X"FFFFF3FFFDFFF1FFFFFF8FFFEFFFC1FFFFFF7FFF3FFF3FFE7FFFFFFFFF9FFFFF",
      INIT_0E => X"1FFE7FFF8FFFFFFDFFFCFFFFFFFFFFFFFFFFFDFFFFFFFFFE1FFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFCFFFE3FF83FFFFFE3FFFBFFE67FFFFF9FFFCFFF87FF0FFFFFF",
      INIT_10 => X"FF89FFFFF83FF9FFFC1FFFFFE0FFF3FFFE7FFF9FFFE7FFF7FFF1FFFFFF3FFFFF",
      INIT_11 => X"FFF0FFFFFFFFFFFFFFFFFFFF3FFFC7FCCFF1FFF87FFEFFF9DFF01FF3FFF3FFC0",
      INIT_12 => X"C7FFCFFF3BFEF7E3FFCCFFE7FFE73FFFFF13FFCFFFF0FFF83FFF0FFFDFFF83FF",
      INIT_13 => X"FF7FFCCFF0FF83FFFFFFFFFFFFFFFFFFFCFFFE0FF1FFC7FFE4FFFBFFF1FFC07F",
      INIT_14 => X"FFC7FFFFFF4FFFBFFE7FF9FF8FFF3FFF9FFF9FFF07FCEFFF3FFF93FFE67FF89F",
      INIT_15 => X"FF99FFF77FF9FFFBFF81FCCFFFFFFFFFFFFFFFFFFFF3FFF93FE3FF9FFF9BFFEF",
      INIT_16 => X"FFFE27FFBFFE7FFFFFF9BFFEFFF8FFF3FF3FFE3FFE7FFF3FF81FF3FFFCFFFEEF",
      INIT_17 => X"FFF3FFF8FFFE7FFFC0FFF7FFE3FFFFF3FFFFFFFFFFFFFFFFFFFFCFFFF27F1FFF",
      INIT_18 => X"FF81FCFFFFFFF81FFEFFF98FFFFFE07FF3FFCFFFC7FFFFF1FFF9FFFE7FFFFFE7",
      INIT_19 => X"FCFFFFFFCFFFCFFFE3FFFCFFFE27FFDFFF0FFFFFCCFFFFFFFFFFFFFFFFFFFF3F",
      INIT_1A => X"FFFFFFFCFFFE0FF31FFFFFE7FFFBFFE03FFFFF81FFEFFF3BFFCFFFFFCFFFE7FF",
      INIT_1B => X"FF31FF9FFFF9FFFFFF9FFF3FFF3FFFF9FFF9CFFE7FFCFFFFFF83FFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFF3FFF9FFE0FFFFFF9FFFEFFFC1FFFFFE7FFF3FFCCFF99FFF",
      INIT_1D => X"F83FE07FFFFC0FFE7FFF03FFFFFB3FFCFFFCEFFFF3FFE73FFDFFF33FFFFE1FFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF7FFC7FFFFFFFFFF3FFFDFFFFFFFFFFCFF",
      INIT_1F => X"FFFFFFFBFFF7FC00FFFFF87FF9FFFC0FFFFFC07FF3FFF91FFE27FFC9FFF7FFC0",
      INIT_20 => X"0FFFDFFF87FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_21 => X"FBFFFFFFFFFFFFFFCFFFFFF001FFFFFFFFE7FFFFFFFFFFCFFFCFFFE0FFF81FFF",
      INIT_22 => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFC003FFFFFFFF",
      INIT_23 => X"0FFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFF",
      INIT_24 => X"FFFFFCFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF00",
      INIT_25 => X"CFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF9",
      INIT_28 => X"FFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFBFFFFFFDFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDDFFFFF",
      INIT_31 => X"FFE73FFFFFFFF9FFFFFFCF7FFFFFFF3FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_32 => X"FFFFFFFE7FFCFFFFFFE7FFFFFE4FFFFFF9C7FFFFFF103FFFFFFB9FFFFFF0FFFF",
      INIT_33 => X"FFFF93FFFFFCCCFFFFFFFFE7FFFFFF000FFFFFFC7FF192FFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFE79FFE7FFFFFF8FFFFF8907FFFFE73FFFFFFCC6FFFFFFE007",
      INIT_35 => X"FFFFFFE67FFFF8007FFFF109FFFFFF000FFFFFFFD9FFFFE001FF8043FFFFFFFF",
      INIT_36 => X"3FFFFFFFFFFFFFFFFFFFFFFFF8003C00FFFFFC9FFFFE443FFFFF9DFFFFFFF39F",
      INIT_37 => X"FFFFFFE67FFFFFF8001FFFFE39FFFFE413FFFFFC4C3FFFFFFC73FFFF8887FFD9",
      INIT_38 => X"FF674FFF00FFFFFFFFFFFFFFFFFFFFFFFFFE4FF1E7FFFFC63FFFFFA3FFFFE00F",
      INIT_39 => X"8FFFFFF9C3FFFFFC99FFFFFFF9FBFFFFCCE7FFFF840FFFFFF3327FFFFFE047FF",
      INIT_3A => X"FFFF181FFFFD9DBFFDFBFFFFFFFFFFFFFFFFFFFFFFFFF99FE7FFFFFC3C7FFFF7",
      INIT_3B => X"E000FFFF8003FFFFE73FFFFFF267FFFFFFE00FFFFF319FFFFF3CFFFFFFCCCDFF",
      INIT_3C => X"FFFF3007FFFFFEE7FFFFF600FFE00FFFFFFFFFFFFFFFFFFFFFFFFFE73FCFFFFF",
      INIT_3D => X"00FF9FFFFFFE79FFFFFCFFFFFF1CFFFFFFCFDFFFFFFFDF3FFFFE407FFFF039FF",
      INIT_3E => X"FFFF8807FFFFFCCCFFFFFFF99FFFFFD9DFFF993FFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_3F => X"FFFFFFFFF041FF3FFFFF90DFFFFE79FFFFF933FFFFFF3F3FFFFFFF00FFFFF849",
      INIT_40 => X"93FFFFF137FF9FCDDFFFFFF333FFFFFFE047FFFF667FFE64FFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFF9C3FE3FFFFE007FFFF963FFE3CE6FFFFFFEFCFFFFFFFC",
      INIT_42 => X"F9FFFFFFC64FFFFEC40FFC3FF1FFFFFFC087FFFFFFF9FFFFFC10FF7D93FFFFFF",
      INIT_43 => X"F03FFFFFFFFFFFFFFFFFFFFFFFFFE73FFC7FFFFC93FFFFE783FF8E7C3FFFFFF9",
      INIT_44 => X"F83FFFFFE4E3FFFFFF000FFFF8113FF0FC70FFFFFF309FFFFFFFE7FFFFF21BF8",
      INIT_45 => X"FFFFD863E78E7FFFFFFFFFFFFFFFFFFFFFFFFB9CFFF07FFFFA1FFFFF9E67FE7F",
      INIT_46 => X"FE01FFFCC00CFFFFFF87C7FFFFFFE7FFFFE31CFFE7E3F3FFFFFCC31FFFFFE39E",
      INIT_47 => X"7FFFFFFFFBFFFFFFEFCE7E3FFFFFFFFFFFFFFFFFFFFFFFE0038019FFFE206FFF",
      INIT_48 => X"FFFC003FFFF9E7FFFFC1FFFFFFFF3FDFFFFFFF9FFFFF9F79FFFFBFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF83FF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFCFFFFFFFF07FFC0FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_62 => X"FFFEFFFFFFFFFFFFFFFFFFF3FFFFFFF0FFFFF07FFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFCFFFFFFFCFFFFFF8FFFFF7FFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF3FFFFFFF7FFFFFF3FFFFDF",
      INIT_67 => X"FFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_6A => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF3FF",
      INIT_6B => X"FFFFFFCFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF8FFFFF",
      INIT_6D => X"FFFC1FFFFF07FFFF3FFFE0FF87FFFFF3FFFFDFFFF3FFFFFFFFFFFBFFFFFFFFFF",
      INIT_6E => X"FFFFFFFBFFFFFFFFFFFEFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_6F => X"FFFFFFBFFFFFF27F83FC1FFFFCFFFF93FE9FDFFF07FFFF7FFFC3FFFFF1FFFFEF",
      INIT_70 => X"FF93FFFFBFFFF0FFCFFFFFE1FFFFFBFFFDFFFFF87FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFEFFFFFFDCFE07F3FFFFF3FFFFEFFF7E3FFC9FFFFDFFFF4FFF",
      INIT_72 => X"F7FFFFBFFFFEEFFFFEFFFFC1FF1FF7FFF3FFFFEFFFF3FFFFFDFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF73FFFFE7FFFFCFFFFC3FE1F8FFFF3FFF",
      INIT_74 => X"F7FFE0FFFFDFFFF07F03FC3FFFFBFFFFE7FC3F8FFFCFFFFFBFFFC7F07FC7FFFF",
      INIT_75 => X"C0FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDCFFFFF9FFFFF3FFFE4FF87",
      INIT_76 => X"FFFFBBFCFFFFFF23FFFF7FFF99FEBFE07FFFEFFFFE1FF6FE3FF83FFFFEFFFF5F",
      INIT_77 => X"FFFBFFFD3FFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF73FFFFF3FFFFC",
      INIT_78 => X"FFFCFFFFF3FFFEEFF3FFFFFDCFFFFDFFFE7FFFFFB3FFFFBFFFF07FC9FDFFE0FF",
      INIT_79 => X"03FFFF3FFFFFEFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFD8FF",
      INIT_7A => X"FFFFFF07FFFFFBFFFFCFFFF93FCCFFFFF73FFFF7FFF9DFFFFCEFFFFEFFFFDFFF",
      INIT_7B => X"FBFFFF7FFC1FFFFCEFFFFFBFFF83FFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_7C => X"FFFFFFFFEFFFFFFE3FFFFFE7FFFF3FFFF0FF83FFFFCCFFFFDFFFF67FFFFB3FFF",
      INIT_7D => X"FFFFE0FFFFEFFFFC8FF3FFFFFB3FFFFEFFFE3FFFFE1FFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFCFFFFFFFF3FFFFF87FFFF7FFFC3",
      INIT_7F => X"FFFDFFFFFFFFFFC7FFFFBFFFF07FCFFFFFE1FFFFFBFFFDFFFFFCFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      I1 => I1(0),
      I2 => DOUTA(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF",
      INIT_01 => X"F2FFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFE3FFFFFFFFEFFFFFEFFFF7FFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFCFFFFFFF",
      INIT_03 => X"FF3FFFFFFC01FFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_04 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFF003FFFFF",
      INIT_06 => X"FC00FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF",
      INIT_07 => X"FEFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_08 => X"FFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFE7FFFFFFFE7F7FFFDC67FFFFFFFFCFFFFFFFFFFE7FFFFFFE7FFFCF3",
      INIT_0F => X"FCD9FF92CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE7",
      INIT_10 => X"7FFFFFFF007FFFFFFF119FFFFFFF801FFFF001FFFFFFFFF007FFFFFFF33BFFFF",
      INIT_11 => X"FFC78FFFFFF347FE193FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC2",
      INIT_12 => X"FFFFFFF000FFFFFFFFCFFFFFFFFE187FFFFFFFF7FFFFE287FFFFFFFFFDFFFFFF",
      INIT_13 => X"FFF7FFFFFFFF807FFFFFE53FFCC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFE3F3FFFFFFFF3FFFFFFFFE4FFFFFFFFFDFFFFF981FFFFFFF",
      INIT_15 => X"487FFFFFFFFBCFFFFFFFFE79FFFFFE003FF021FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFF9CFFFFFFFFFC7FFFFFFFEF7FFFF8",
      INIT_17 => X"FF800FFFE121FFFFFFFFE003FFFFFFF807FFFFFDFCFFF247FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFF1FFFFFF",
      INIT_19 => X"FC11FFFFFFFFE3FFFFCE07FFFFFFFFFDFFFFFFFFE79FFFFFF413FF871FFFFFFF",
      INIT_1A => X"CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFCFFFFFFF",
      INIT_1B => X"FF3FFFFFFFF081FFFFFFFF8FFFFF9A7FFFFFFFFFF7FFFFFFFF003FFFFFD04FF8",
      INIT_1C => X"FFFF4D3FE303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE403FFFFFF",
      INIT_1D => X"F07FFFFFFFFCFFFFFFFFF01FFFFFFFFEBFFF1E407FFFFFFFFFCFFFFFFFFF1FFF",
      INIT_1E => X"FFFFFF3FFFFFFD04FFCC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7",
      INIT_1F => X"FFFFFFFF8F34FFFFFFFFF3FFFFFFFFDF7FFFFFFF3A7FFC79E7FFFFFFFFFF7FFF",
      INIT_20 => X"FFFFFCFFFFFFFFFCFFFFFFF4D3E332BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFE3899FFFFFFFFCFFFFFFFFF3DFFFFFFFCEDFFF3E41FFFFF",
      INIT_22 => X"E78E1FFFFFFFFFF1FFFFFFFFF1FFFFFFC74F9C0E7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8E733FFFFFFFF0FFFFFFFFC07FFFFFFF139FF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFDF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFC01FFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFD7FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFF003FFFF001FFFE7C7FFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF",
      INIT_40 => X"F9FFFFFFFFFC07FFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFF808FFFFCFE7FFFFF",
      INIT_41 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFEFFFFFFFFFE387CFFFFFF8F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFF8FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFF9FFFFFFFFF3F0F3FFFFFCFE7FFFF9FFFFFFFFFFFFFF3",
      INIT_45 => X"FFFFFFFFCFFFFFFFFFFFFFFFFE3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF9C73CFFFFFE73CFFFFE7FFFFF",
      INIT_47 => X"FFF9FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF9FF9FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFE71CF3FFFFF9879F",
      INIT_49 => X"FFFFFF3FFFFFE7FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFC7FCF",
      INIT_4B => X"FFFFFBFF3FFFFFFFFFFFFF9FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_4D => X"FFFE7FFC3FFFFFCFFCFFFCBFF3FFCFFE7FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FF07F81FF9FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFF9FFF07FFFFF1FF3FFC07F83FE0FF9FFF87FFFFFC3FF3FF9FFC1",
      INIT_50 => X"FCFFE3FFA3FC9FE27FE3FC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFE7FF99FD9FFC3FCFFF9FFCCFF33FE7FFC0FFFFFE47",
      INIT_52 => X"33F81FFB9FF3FF87FFCFFF3FCFFF87E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE77F03FF2FF3FFE7FFDBFCEFF9FFF",
      INIT_54 => X"FF1FFE7FFCCFF17FE3FFCFFE5FF83FE0FFBFFE7FCFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9DFFFFFDFFCFFFCFFE0",
      INIT_56 => X"F3FFF1FF11FE3FF9FFF33FFFFF87FF3FF93FC0FF23FE7FF9FF1FFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE77FFFFF7F",
      INIT_58 => X"9DFFFFFCFFCFFFE7FCE7FCFFE7FFCE7FFFFE7FFEFFE67F3FFDCFF9FFE7FE7FFF",
      INIT_59 => X"FF9FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF",
      INIT_5A => X"FFFFFF9FFF67FFFFF3FF3FFFDFF3BFF8FF9FFF33FFFFF9DFFBFF01FCEFF73FF3",
      INIT_5B => X"F33FCCFFCFFE7FC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFE7FFC1FFFFFCFFEFFFF3FE4FF93FF7FFCCFFFFFE67FEFFE7F",
      INIT_5D => X"C3FFBFFDFFE0FF87FF3FF9FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFF8FFFFFF3FF1FFFCFF87FC07FDFFF83FFFFF",
      INIT_5F => X"FFF3FFFFFF9FFEFFFFFFCFFF3FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFBFFFFFF7",
      INIT_61 => X"FFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF9FFFFF",
      INIT_63 => X"FFFE7FFE7FFFFFFFFF3FFFFFFFFFFFFFEFFF00001FC00007FC0003FFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFF9FFF8FFFFFFFFFDFFFFFFFFFFFFFFBFF800007F80001FF0001F",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_67 => X"FFFFFFFFE7FFFFFFFFFFFFEFFFE3FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"F800FFFFFF81CFFFFFC0FFFE7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DE7FFFFF3F83978F1FFFFFFFFF",
      INIT_6C => X"3FFFFFFFFFE1F3FFFFFE013FFFFE403FF929FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3B9FFFF9CFE000E00",
      INIT_6E => X"111FE7FFCFFFFFFFFFFF888FFFFFFC80FFFFF933FFC487FFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93E7FFFE",
      INIT_70 => X"FE001FFFFC48FF9FFF3FFFFFFFFFFE73BFFFFFF273FFFFCDDFFE020FFFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFF9FE7FFFF927FC7F3CFFFFFFFFFFF9CEFFFFFFE80FFFFE000FFE42",
      INIT_73 => X"FEDDFFF911FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFE409FFFF909F81FC001FFFFFFFFFE003FFFFFF862FFF",
      INIT_75 => X"FFFC9DFFFFF127FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9327FFFE010E27FF8FFFFFFFFFFF90EFFF",
      INIT_77 => X"FFFE13BFFFFFF210FFFFE107FF808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4C9FFFFF87FB9FFC9FFFFFFF",
      INIT_79 => X"F67FFFFFFFFE78CEFFFFFF984BFFFFC70FFE423FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79027FFFFC0FFE7F",
      INIT_7B => X"FFE49FF9FF9CFFFFFFFFF1E003FFFFFE073FFFFB9DBFF9607FFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E6C9FF",
      INIT_7D => X"FFC39FE7FFFE333FE7F8F1FFFFFFFFE79FCFFFFFFC9E7FFFEC17FFE7C7FFFFFF",
      INIT_7E => X"879FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFF9E1F9FFFF1CE7F9FC7F3FFFFFFFF9E003FFFFFFE7CFFFF8707FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFC3FFF4BFFFFFE1FFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"4FFDFFFE7FFF7FFFF9BFFFFFFFFFFFFFFFFF3FC7FFF8FFFFFFFFFFFFFFF7FFCF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1FFFF7FFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => I4(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFEFFFFFFDFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF",
      INIT_15 => X"FFFFFC7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFF3FFFF8FFFFFFEDFF8FFFFF3FFFFEFFFDFFFFFFFFFFF8FFFFF",
      INIT_18 => X"FFFEFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFEFFFF3FE57FFFE7FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFCFFFFEBFFF0FFD3FC3FFFFE7FFFC1FFE1FFBFF3F",
      INIT_1A => X"F07F83FC3FFFF9FFFFFFFFFC3FFFF7FFFAFFFFFE3FFFFBFFF87F41FFFFD7FFFF",
      INIT_1B => X"FFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFA7FFF9FF77F87FFFF9FFFE63F",
      INIT_1C => X"FE7FFF19FFCBFC0FF2FFFFE7FFE1FDFFEAFFFF3FFFF3FFFFFA7FFFDFFFDDFF1F",
      INIT_1D => X"FFFFF9FA7F83FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE7FFF4FFF9FF7FFF",
      INIT_1E => X"FE07F87FFFF9FFFF3FFFB5F97FE1FFFF9FFF87F03F9BFFFFFFFF87F85FDDFFFF",
      INIT_1F => X"C07FE3FFFEFFFD77F3FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFF87FF83",
      INIT_20 => X"FFFE3FFF3FF43FD5FFFFEFFFFAFFFC47E3FF97FFFE3FFEDFEDFE5FFFFBFFFEFF",
      INIT_21 => X"FFEFFFFF3F49FD0FFFF3FFFA3FD7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7",
      INIT_22 => X"FFFFFFFF3FFFF8FFFBFFC7FE7FFFFFDFFFF8FFF69FB9F89FFFF9FFFBFFFFFC7F",
      INIT_23 => X"EFFFFFCFFFFFBFFFF0FFFFF63FFFD7FFDA7FDFFFFFBFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFC7FFFE1FFE6BF3FFDBFFFFE7FFFEBFFDC7ED7E7BFFFE7FF",
      INIT_25 => X"99FFFF9FFF9FFFFF77FFFDFFFF09FFFFCDFFFFFFFF6BFE7FFFFCFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF9FFFD8FF27F63FFFF9FFFF2FFFABFBDF",
      INIT_27 => X"1FFE9FEE7E4FFFFEFFFF7FFFFC4FFFFFFFFE47FFFF37FFFDFFFD5FF9FFFFF3FF",
      INIT_28 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF3FFF0FFE7FE9FFFFE7FFFC",
      INIT_29 => X"FFFF9FFFF3FFFCFF97FE7FFFFBFFF9FFFFF07FFFF7FFFCFFFFFF5FFFFFFFF0FF",
      INIT_2A => X"FFDFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFE7FFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFE7FFFFFFFF7FF3FFBFFFFE7FFE7FFFFE9FFFF5FFFF3FFFFF07F",
      INIT_2C => X"FFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF",
      INIT_2D => X"F1FFFFFFFFFFFD5EA9FFFFF9FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFBFFFFFFFFFFFFFFFDFFFA8FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFCFFFFFFFFFFFC00001FFFFE7FFFFFFFFFFEB961BFFFE7FFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFEFF3F3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFE517FABFFFF9FFFFFFFFFFEFFFFD7FFFB",
      INIT_32 => X"BD4A7FFFE3FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFEFFF7F5AAFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFA",
      INIT_34 => X"FFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF9FF",
      INIT_36 => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFCFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFDD7FEFDFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF7F9BDFFFFFFFFFFDFFFFFBBFFFFFFFF",
      INIT_3F => X"0FD7FEFF7FFFFF9FFFFFFA4FFFFFFFF4E7FFFF01FFFFFFFFFE3BFF9E7FFFFFFF",
      INIT_40 => X"C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF339FFF8FE047FFBFFFFFFF3FFFFC",
      INIT_41 => X"FFFFCE7FE01FBF3800FFFFFFF7BFFFF3BFFFFFFFE60FFFFCD7FFFFFFFFF9EFFF",
      INIT_42 => X"FFFFDAD7FAC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8B7FE95AD67800FFFF",
      INIT_43 => X"0AF7F7FFFFFFFF9FFF84FE7FEFE7FFFFFFCFFFFF823FFFFFFFE9BFFFF03FFFFF",
      INIT_44 => X"FFC87FFFFFFFFCED5FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABFFE9B4",
      INIT_45 => X"E22FFF1CE377CFDFFFFFFFDE7FFE3FF9EFBF9FFFFFDF3FFFFC847FFFFFFF26FF",
      INIT_46 => X"FFFFE244FFFF3DFFFFFFFFFA84FF66FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFF8C3FFCF7A40F2F7FFFFFFF3BBFF86FE38EDE7FFFFFB8D7FFE703FF",
      INIT_48 => X"5FFF8837FFFFFF8ED3FFFC07FFFFFFFFEB13FF41FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFE00FFF29FC54C81FFFFFFFA8AFFFFE7A13845FFFFFF43",
      INIT_4A => X"87FFFFFF8FFFFF227FFFFFFEBE7FFFF11FFFFFFFFFC63FFB11FFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE55FFCA7E22F41FFFFFFFFF3FFE496CFCEE",
      INIT_4C => X"FC6DFFF39F9FFFFFFE7FFFFF11FFFFFFFC0EBFFFC07FFFFFFFFE873FE70FFFFF",
      INIT_4D => X"FF9E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE137FF25F063CFDFFFFFFFFC3F",
      INIT_4E => X"FFFFFFF1FFF3879FCE7E7FFFFFF87FFC7E77FFFFFFFC71FFFDFBFFFFFFFFF9F8",
      INIT_4F => X"FFFFFFEE47CF787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC69FFC55840F7F7F",
      INIT_50 => X"96023DF7FFFFFFFBD9FDFC0EFF3AF9FFFFFEEBFFEFECDFFFFFFFF17FFFFBD7FF",
      INIT_51 => X"1FFFEE1FFFFFFFFFB95E1845FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE937EC0",
      INIT_52 => X"FFFF4DF9C8FFA324E3FFFFFFE737F3F9B898E193FFFFE7A3FF47E53FFFFFFF47",
      INIT_53 => X"FFFFFFF9063FFF010FFFFFFFFEC3F9998FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFC13FE3C7008DFFFFFFFFFC0EFC80EC007BFAFFFFF80C7FE780E",
      INIT_55 => X"23EFFFE07FFFFFFFF10FFFFE6FFFFFFFFFFFFEF3B27FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFCEFFFFA95FFFFFFFFFFFE8FAF1FFDFFDFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFCF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_5C => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FEFFFFFFD47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFF9FFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFE7FFFFC343FFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFDFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD3F83FFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF1FFEFFFFFFFFFFCFFFF",
      INIT_68 => X"FFFFF3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF3FFFF",
      INIT_69 => X"FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INIT_6A => X"8FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF",
      INIT_6C => X"FFFF1FFFFE3FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFF",
      INIT_6D => X"FFFFFCFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFE7FFFF9FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF9",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFC7FD2FFDFFE7FFF3F",
      INIT_75 => X"1FE1FFFCFFF9FFF3FFFFFFF07FFF7FE7FFF9FFF9FFFDFFFFFFFFFFFFFFFFFCFF",
      INIT_76 => X"5FF9FFF3FFC5FFFFFFE7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF8FE07FC",
      INIT_77 => X"FFE7F91FE73FFFFFF3FFE3FFB3FFFF7FEBFFFBFF27FFC5FFF3FFF7FFFFFFFDFF",
      INIT_78 => X"FFFFFFCFFC3FC1FFCFFE8FFFFBFF8FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF",
      INIT_79 => X"FFFFFFC7FFFF87F3FF92FFBFFFCFFF8FFB7FFFFDFFF7FFEFFD9FFE4FFFC7FFDF",
      INIT_7A => X"9FFF3FFF3FFFFFFE1FCAFECFFF3FFFBFFFF7FE7FC7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFF9FFFFEBFF7FF03F81FFF3FFE8FFBFFFFF3FDBFFFBFE37FF1",
      INIT_7C => X"FEFFEFFFF3FFFCFFFDFFF85FF3BFF5F9BFFC7FF9BFFF9FF87F8FFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFF8FF98FCDFFFCFFF83FC7FFFF4FE07F",
      INIT_7E => X"FFFF3FCBFFF9FE8FFF87FFF3FFF7FFF05FE7FEFFF3FFF3FFC1FFFE8FF9FF1FFF",
      INIT_7F => X"BFBBF67FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE77FBFE27F9FFFF3FFF67EEF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFFF83FDFFFFFB3FF3FFFFF8FFFF3FFFDFFF8FFFEFFFCFF9FF87FFCFFE63FFF8",
      INIT_01 => X"3FFDEFFFE3FF4789FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF3FFFFFE9FEC7FF",
      INIT_02 => X"FE23F8BFFF3FFE4FF73FFFC0F88FFFDFE27FFE7FFF7FFF7FFFFFFF3FF3FCFFFF",
      INIT_03 => X"FFE7F9BFFCFFF3BFFF83F07E07FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFC7FF3",
      INIT_04 => X"7FFFF9FFFFFE3FF0FFFCFFFCFFE9FFFFFFF07FFF7F8DFFF0FFF9FFFCFFFFFFFF",
      INIT_05 => X"F7FFFFFFE1FDD7D87FFDFFA9FFFF7FF7E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_06 => X"FFFFFFFFF9FFFFCFFFFFFBFFF7FFF3FFE3FFC7FFFE7FE3FFFBFFAFFF5AFFFBFF",
      INIT_07 => X"FFFFFFFFFFDFFFFFFF85F81FC5FFCFFF8FFFFBFFFB937FFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_09 => X"FFFFBFFFFFFFFFFFFFFF7FFFFFFDBFFC7FCFFF3FFEFFFFFFFFFFEFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF7FF7FFFFFFFFFF3FFC173F9FFFFFFF",
      INIT_0B => X"00FFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC7FFFFFFFFFF45477",
      INIT_0C => X"FFFFBE3D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFE00007FFFFFFFFFCFFE010",
      INIT_0D => X"FFF3FFEEF8F1FFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFFFFFFF7BFF1FF1FFFFFF",
      INIT_0E => X"7FCFFFFFFFFFFFA8DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF3FFDAFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFFFFFFFFFFC0000",
      INIT_10 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_11 => X"FF5FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE3FFFFF",
      INIT_12 => X"FFFCFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FCDB796F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"A3FFFFFFFCF3FFFFFDFCF3FFFFFF5FFFFFFFFFFFFFFFFFFFDE3B587DEFFFF3FF",
      INIT_1B => X"E3BFF92AFF0305F97AE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFF5B7E",
      INIT_1C => X"77FFFE414C3FFFFFFF35A6FFFFC3E465FFFFFEF0FFFFFE707FFFFFFFFEBCA7EB",
      INIT_1D => X"FFFF4DF46F9EFFCA03FF739E0D8197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_1E => X"FFFFFFFF637FFFF9FF8CA7FFFFBAC7665FFE3FFA4FFFFFF3A7FFFFF8E1FFFFFF",
      INIT_1F => X"F3FFFFFFFFFFFC87251303FF1C1FFD9E64A7E4FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFDD5BFFFC7DCEB1FFFFF130FF1FFE3FFE53FFFFFE0CFFFFF",
      INIT_21 => X"FF877FFFFFC10FFFFFFFFFF7FCAC4EF7FE007FFD41D39F27FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF26FFFF0DF95DFFFFF9C17FE7FFC4DDABFFFF",
      INIT_23 => X"CFC603FFFFFEFCFFFFFF193FFFFFFFF8407A1BFBFFF801FFD3A64B78AFFFFFFF",
      INIT_24 => X"EA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81BFFFEDFE467FFFFE55FDF9FFF",
      INIT_25 => X"8A3548FFFFBFD3FFFFFFF3F3FFFFFD747FFFFFFFFE6FF9464EFFE027FF631D29",
      INIT_26 => X"8FFD0C74E7AB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE6FFFE667C51FFFFF",
      INIT_27 => X"EF127FFFFEAC3FFBFFFE7F409FFFFFC4DFFFFFF72DFFFFFFFFF85B8B1DE0FF80",
      INIT_28 => X"327313FF463FFD39625F45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE03FFFB0",
      INIT_29 => X"F985FFEFF7FC41FFFFFC8C3FCFFFFC7D307FFFFFB33FFFFFDABFFFFFFFD7E00F",
      INIT_2A => X"FFFE8FD07F9BEE4FF831FFC707C27017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFE353FF3BDFE517FFFFF94F7F9FFFF4F203FFFFFC70FFFFFF2EFFFF",
      INIT_2C => X"FFFCFFFFFFFFF9FD2CF06F333FF82FF35D1F2DC0C3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFF25FF1D63FC59FFFFFCE4FFE3E1FF3C9EFFFFFE267FF",
      INIT_2E => X"FFFFDCCFFFFFF3FBFFFFFFE8F45285BDCCFF0027DFF87477F3FFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE98FFF1C30E5A7FFFFF983F79FC582760DF",
      INIT_30 => X"E780EDF07FFFFE787FFFFF8BEFFFFFFFF7DF2800E75FFF879FFC11800FCFFFFF",
      INIT_31 => X"FF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF361FFEC3F3845FFFFFD10FCFB",
      INIT_32 => X"FFFBFBFFF7CFFFFF9FFFFFFFFFFFFFFF3FFFFFFFFFFEF7FFFBBC7FFF5EF9FFEF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCFB7FFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFF8A1FF",
      INIT_3E => X"1FFFF527FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_40 => X"FFFFFFFCF17FFFF6FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF3FFFFFFF",
      INIT_41 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFBFDFFFD83AFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_44 => X"FFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFE31F3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFF1FFFFFFFFFFFFFFF3FFFFFFFFFFFFF8FFCFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFF9FFF",
      INIT_48 => X"FFFFFEFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFF3FFFFFDFFFFFFCFFFEFFFF7FFFFFFFFFFEFFFFFFFF",
      INIT_4A => X"FBFFE7FFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFD3FFF9FFFDFFFFFFFFFF",
      INIT_4C => X"FFFFFF3FFFFFFF17FEFFFA7FCFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_4D => X"FFBFFCFFFBFFF1FD7FFCFFFFFFFFFFFFFFFFFFFFF7FFFFFC7FFFFF27FFE7FFF1",
      INIT_4E => X"C7FF9FFFE3FFFFF85FFF3FF91FF37FE2FFBFFFF7FFFFFFFFFFBFFECFFF9FFEFF",
      INIT_4F => X"0FFC7FF8FFFFFFF07FC3FC0FF47FECFFFFFFFFFFFFFFFFFFFFDFFFFFE7FF07F8",
      INIT_50 => X"FFB7F00FF37FFE7FFEBFE6FFE0FFFEFFE67F99FF37FEFFFFC3FFFFFE3FFEFFFC",
      INIT_51 => X"FC7FF9FFE37FCA7FC5FFFFFFA7FE6FF93FD8FF3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFEE7EB7FCFFFFBFFFBFF80FFF9FFFBFFDFFF3FF88FFBFFFC67ECFF",
      INIT_53 => X"FFF3BFC0FFF1FFEFFFC7FF29FE7FFFDFFFE7F95FEBFF6DFEDFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFF03FFFFFDFFFE7FFEBFF49FF0FFFEFFF9FF9FFF8FFCF",
      INIT_55 => X"F9FFE3FF3FFFFCFEF9FF9FFF9FFFDFFF3FF8FFFFFFF81FF17FEFFFBFF8FFFFFF",
      INIT_56 => X"FFE1FFFFFFFFFFFFFFFFFFFFDFFFFFC17FFFFFBFFF9FFFCFFFFFF17FFFBFFEFF",
      INIT_57 => X"FFFE7FE77FDFFF7BFCFFFF3BFFFFFF7FFEFFFE7FF13FE3FFFFFFE77F81FF9FFE",
      INIT_58 => X"FCE7FE7FF9FFC7FFFFFFFFFFFFFFFFFFFF3FFFFFBFFFFFF67FFE7FFFFFFFFFEF",
      INIT_59 => X"FCFFFFFF19FFFBFF99FEFFFCDFFBFFFCCFFFFFFDFFFBFFFCFFCEFFC7FFFFFFBF",
      INIT_5A => X"EFFFEFFCFFF1DFFBFFEFFDDFFFFFFFFFFFFFFFFFFFFDFFFFFE7FFFFF807FFBFF",
      INIT_5B => X"FFF1FFEFFFFFFFFFFECFFFE7FE27FCDFE37FCFFFF13FFFFFF7FFE7FFFBFF3BFF",
      INIT_5C => X"FFCFFEC7FC8FFF3FF8DFF2FFF3FF9FF83FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFF9FFFFFFFFFFC7FFF9FFDFFF0FFC1FF3FFFC0FFFFFFCFFF3F",
      INIT_5E => X"FFFEFFFCFFFFBFFD3FE07FFCFFF8FFC3FFDFFEFFD2FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFDFFFFFFFFFFF7FFAFFEFFFFC7FF",
      INIT_60 => X"FBFFFFFFFFFFFFFFF1FFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FE9000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFF9FFFFFFFFFFFFF9FFFFFFFFFFFFFFF3FFF97FFFFFFFFFF3FFFFFFFFFFF",
      INIT_65 => X"FFFE19DFAFF00000FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFE7FFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFF1FFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFF7FFFFF800001FEDBFB3FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFC7FFF",
      INIT_69 => X"F7FFF3FFFFFFFFFFDFFFFFFAB17EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC7FFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFDFFDFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFB7FFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFCFFCE7E67FFFFFF9FFFCF57FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFF41FFFFFECFFFFFF3F7FFFFE6DFFFFFCBFFBBFF9FFFFFFFFFFFFF7F1",
      INIT_78 => X"FFFFFF8B8BFFFFFC82EC00F99DFFFFFE7FFF001FFFFCFCFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFC76FFFFF00FFFFFC40FFFFF307FFFFD07F8AFFE3FFFFFF",
      INIT_7A => X"3F47FFFFFFFFFFFF2E4FFFFFFA24F863E647FFFFF9FFFE727FFFF3C3FFFFFFFF",
      INIT_7B => X"27FFFFFFFFFFFFFFFFFFFFFFFFFF7C6FFFF9917FFFFBB3FFFFE40FFFFF60BD88",
      INIT_7C => X"FFFC8CFEEF924FFFFFFFFFFFFD2C7FFFFFFFDFF1DFC96FFFFFE7FFFA4CFFFFE8",
      INIT_7D => X"C0C5FFFF9BCFFFFFFFFFFFFFFFFFFFFFFFFFFD2D7FFFF3DDFFFFEC4FFFFCD4BF",
      INIT_7E => X"3FFFF9027FFFF2B3888F298FFFFFFFFFFFF32CFFFFFFCE3FCA7EA67FFFF5897F",
      INIT_7F => X"FFFF8E77FFF48FFFFFC77FFFFFFFFFFFFFFFFFFFFFFFFFF6F1FFFFF253FFFF83",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"053FFFFEECFFFFE8C1FFFFC00E879F39BFFFFFFFFFFFDD97FFFFFFA43F9DF35C",
      INIT_01 => X"807C07E813FFFFF9FFFF617FFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFDB87FFFF",
      INIT_02 => X"FF673FFFFD3A3FFFFA03FFFFE3F7FFFF693C937C7FFFFFFFFFFFFF725FFFFFFE",
      INIT_03 => X"C93FFFFFF245F3DFB24FFFFFE7FFFB0BFFFFE40FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFC38FFFFE1E3FFFFECDFFFFEF7FFFFFCA8F00DF93FFFFFFFFFFFFC",
      INIT_05 => X"FFFFFFFFF061FFFFFFE83F2B1CDF3FFE7F9FFFC153FFFF19BFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFC61FFFFC7E7FFFF26BFFC39083FFFF621C267997FFF",
      INIT_07 => X"89DC297FFFFFFFFFC3CDA7FFFFFF1CFF1B5B44FFE3FE7FFE507FFFFC467FFFFF",
      INIT_08 => X"E31CFFFFFFFFFFFFFFFFFFFFFFFFFFB517FFFFD0EFFFF198FFF1E802FFFFE10C",
      INIT_09 => X"FFFFFF1CF20063E0FFFFFFFFFFA777DFFFFFFCFBFC67EC93FFCF59FFF9B03FFF",
      INIT_0A => X"7FF38DFFFFEC79FFFFFFFFFFFFFFFFFFFFFFFFFF52CFFFFF0BFFFFC248FFE7FD",
      INIT_0B => X"4F27FF9FF2FFFFFCF8C31DC1DBFFFFFFFFFE7C9F3FFFFFF14FE7CF864FFF1EC7",
      INIT_0C => X"3F3FFEF863FFCF7FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF9339FFFF8A7FFFF",
      INIT_0D => X"FFE79FFFFF00DFFFFFCFFFFFE7E91C37E07FFFFFFFFFFFF8FDFFFFFFE3BF3FCE",
      INIT_0E => X"FFFE7FFFBBFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF2F7FF",
      INIT_0F => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C7FFFFFFFF",
      INIT_1A => X"83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88",
      INIT_1C => X"F8FFFFFEB49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5893FFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF47307F",
      INIT_1F => X"FFFCDFF8FFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_21 => X"FFFFCFFFFFFFCBFFFAFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFBFFFFFFE3FFFFCFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFEF",
      INIT_24 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF8FFFFBFF",
      INIT_25 => X"FE3FFFC7FFFFFFFFFFFFFFFC7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFF8FFFF9FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_29 => X"FFFE3FFFFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFC7FFFFFFFFFFFE3FFFDFFF",
      INIT_2A => X"F0FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF3FFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFC3FFFDFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFEFF",
      INIT_2E => X"FBFFFFF9FFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFD7FFFFFFF",
      INIT_2F => X"FDFFFFFFFFF9FFFFFFFFFFFFFFFFFFFF9FFFFF8FFC9FFFEFF1FFFF3FFFDFFFFF",
      INIT_30 => X"FFFF07FFFFE0FFFFEFFF83FFFBFFFEFFFFDFFF9FFFFFF9FFFEFFFDBFFFFFFFFF",
      INIT_31 => X"FFFFFFCFFFC7FF5FFFFFC7FFFFFFFFFFFFFFFFFFFF3FFFF81FC03FFFFFE7FFFC",
      INIT_32 => X"F9FF0FFFF3FFF8BFFFFFBBFFFFBFFC6FFF2BFFFDFFFF7FFB1FFFFFC3FFFBFFF0",
      INIT_33 => X"37FFEFFFCCFFFFF91FFFBFFC1FFFFE47FFFFFFFFFFFFFFFFFFFCFFFFFE7FD9FF",
      INIT_34 => X"FFC8FF9FFC07FE3FFFCFFFFF7F83FFCFFFFEFFF59FFE1FFFF1FFFDFFE7FFDFFF",
      INIT_35 => X"FFCFFFF3FECFFFBFFFE7FE1FFF7FFE7FF5FF81FD9FFFFFFFFFFFFFFFFFFFF7FF",
      INIT_36 => X"FFFFFFCFFFFF67FCFFF7FFF1FFFF3FFFD0FC07F81FFFF9FFF37FFCFFFF83FFF7",
      INIT_37 => X"FFFF3FFFFFFF3FF9BFF9BFFFFFFC9FF77FC7FFF9FFF5FC07F3FFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFF3FFFFBDFFDFFFFFFC7FFFCFFFE07F99FCC7FFFC7FFD9FFF1",
      INIT_39 => X"BFFC47FFEFFFF9FFFF7FFF7FFFFFE8FFFBFFEC7F8CFE23FFF7FF07EFFFEFFFFF",
      INIT_3A => X"FFFF1DFFFFFFFFFFFFFFFFFFFDFFFFC67FF7FFFFFF9FFFFBFFFBDFFFFF3BFFFF",
      INIT_3B => X"FFFCFFFFFE7FF1DFFFDFFFE3FFFDFFFCFFFFFE73FFEFFFDFFFFFF8FFFF5FFC8F",
      INIT_3C => X"3FFE7FF7FFFFF9C7FFFFFFFFFFFFFFFFFFF3FFFF18FFDFFFFFFCFFFFCFFFCE7F",
      INIT_3D => X"FFBFFF88FFFFF83FFFFBFFCCFFFF3FFF8FFFF7FFF3FFFFF8EFFFBFFF33FFFFE7",
      INIT_3E => X"FC8FFFFF9DFFF7FFCDFFFFE33FFFFFFFFFFFFFFFFFFFDFFFFF07FF1FFFFFF1FF",
      INIT_3F => X"FFFFFFFFFFFC7FFF0FFFFFE1FFFFE7FF97FFFDFFFF3FFFDFFFC7FFFFE27FFEFF",
      INIT_40 => X"FFC9FFF3FFF87FFFFF63FFE7FF23FFFF83FFFFFFFFFFFFFFFFFFFE3FFFFCFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFEFFFFFBFFF0FFFF7FFF9FFFF7FFFBFFF",
      INIT_42 => X"FFFFFEFFFFFFDFFFEFFFF9FFFFFE1FFF9FFC3FFFFFEFFFFFFFFFFFFFFFFFFFF9",
      INIT_43 => X"FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FF",
      INIT_44 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFEFFFFF7FFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFDFFFF9ADE68FFFFFFFFFFF3FFFFFFFFFFFFFFFF3FFFFFF",
      INIT_46 => X"FFE7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF9FFFFFFFFEFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE000003FFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7FF",
      INIT_49 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFD56F7FFFFFFFFFFFF1FFFF",
      INIT_4A => X"FFFFEFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_4B => X"BFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFF9FFFFFFFFCFFFFFFF3FFFFF0FFFFFFFE3FFFFFFDFFFFFFF7FFFF27",
      INIT_54 => X"FB9BFFE047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FFFFFEE7FFFFFFE7BFFFFF",
      INIT_55 => X"FEE9FFFFFB27FFFFFFBC7BFFFFFFF3FFFFFAEDFFFFD8B7FFFE9DAFFFFFE7FFFF",
      INIT_56 => X"FFE739FFFFCD07FFB39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E7FFFFF19FFFFF",
      INIT_57 => X"FFF5FFFFFFFAB3FFFFEF73FFFFFF3017FFFFF80BFFFFCB0FFFFF761FFFFDC08F",
      INIT_58 => X"7FFFFFE67FFFD38BFFFFFCF7FC89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08FFF",
      INIT_59 => X"FFFFF03FFFFC4DFFFFFFE203FFFFFDFFFFFFFFF9FFFFFFE219FFFFFF3FFFF9C2",
      INIT_5A => X"24FFFFED71FFFFE01FFFFFCE7FFFFE49FFF327FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFC67FFFF967FFFFFFC967FFFFF3FFFFFFFC27FFFFFFC467FFFF",
      INIT_5C => X"FE3CDFFFFC71FFFFE427FFFFDF3FFFFF9FFFFFF9F3FFE0A7FFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFE0CFFFFEFDFFFFFFF013FFFFFCFFFFFFFF78FFFFF",
      INIT_5E => X"FF8E0FFFFFFC91FFFFFAE1FFFF961FFFFF1C3FFFFE67FFFFE7C3FF06DFFFFFFF",
      INIT_5F => X"4B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30FFFFF843FFFFFFCB67FFFFF7FFFFF",
      INIT_60 => X"FFFCFFFFFFFE399FFFFFFEE7FFFFED13FFFE087FFFFC147FFFF93FFFFF9D6FFE",
      INIT_61 => X"FFFF3DDFF201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0397FFFE64FFFFFFF013FF",
      INIT_62 => X"FFFFE31FFFBFE7FFFFFFF8E67FFFFFF30FFFFFBE7FFD796DFFFFF7DFFFFFF9FF",
      INIT_63 => X"7FFFFFC7FFFFF857FFE937FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6F5FFFFFA7FF",
      INIT_64 => X"FFFFC8A7FFFFFF4C7FFC7FDFFFFFFFE7DFFFFFFFDC9FFFFEA9FFF9E6B7FFFFCE",
      INIT_65 => X"814FFFFF7CFFFFFF07FFFFE3DFE38487FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0F",
      INIT_66 => X"FFFFFFC28FFFFF2A8FFFFFFC84FFEDEF3FFFFFFFCE7FFFFFF8527FFFFBEFFFEF",
      INIT_67 => X"FFE3BFFFBE271FFFFC33FFFFA19FFFFFC67F8A791FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFF1A3FFFFF383FFFFFF4D1FF8F31F3FFFFFE79FFFFFFE30CFF",
      INIT_69 => X"FFFF9E3FFFFF1CFFFEF3E37FFFF0DFFFFF2F9FFFFE39FFE00E7FFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF80FFFFFFFB377FFBFFFBFFFFFFC77FF",
      INIT_6B => X"FFFFF7DFFFFFFFFCFFFFFEF9FFFFDFCDFFFFDFBFFFFFFFBFFFFDF3FFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF03FFFFFFFF3EFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I2,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFCFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFCFFFFFFFFFF0BFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFB807BFFF",
      INIT_03 => X"FEE340FFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFDDDFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFF",
      INIT_05 => X"FFBFFFFFFFCBFFE0FFFFDFFFFFFFFFFFFFFF1FFFFFFFFFF006FFFE3FFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFE3FFFF47FFF7FFFFFFFFFFFFFFC7FFFFFFFFF81E7FFFF",
      INIT_08 => X"FDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF5FFF",
      INIT_09 => X"FFFFFD7FFFFFFFFFFFFFF3FFFFFFFBFFFFF1FFFDFFFFFFFFFFFFFFF1FFFFFFFF",
      INIT_0A => X"C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFF",
      INIT_0B => X"FFEEFFFFFFE7FFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFF7FFF7FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF",
      INIT_0D => X"FFFFFBFFFBFFE3FFFFFF8FFFD7FFC9FFFFFEFFFFFFFFDFFCFFFFFFFFFFCFFFFF",
      INIT_0E => X"DFFE7FFFA7FFFFFA7FFC7FFFFFFFFFFFFFFFF8FFFFFFFFFE3FFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFEFFFF7FFB1FE7FFF1FFF5FFE27FE5FFCFFFDFFF87FE0FFFFFF",
      INIT_10 => X"FFD1FFFFFA3FFCFFFC8FFFFFE1FFF1FFFF7FFFAFFFFBFFE3FFF7FFFFF95FFFFF",
      INIT_11 => X"FFEF7FFFFFFFFFFFFFFFFFFF3FFFEFFEE7F0FFF8FFFDFFF8AFF97FE3FFFFFFEA",
      INIT_12 => X"D3FFFFFF33FE6FF1FFECFFE7FFF23FFFFF31FFC7FFE1FFFC3FFF07FF8FFF83FF",
      INIT_13 => X"FE3FFCC7EAFF03FFFFFFFFFFFFFFFFFFFEFFFE1FFBBFE3FFF5FFF5FFF0FFDDBF",
      INIT_14 => X"FF8FFFFFFFDFFF5FFC7FFDFF87FF9BFF9FFF9FFEEFF8DFFF1FFFB1FFE07FFD9F",
      INIT_15 => X"FFB9FFF83FFCFFF33F81FE3FFFFFFFFFFFFFFFFFFFF3FFFD3FF1FF9FFF81FFDF",
      INIT_16 => X"FFFE67FF5FFEE7FFFFFDBFFDFFF87FF5FE3FFC7FFF7FFE3FFC1FFBFFFC7FFE7F",
      INIT_17 => X"FFF9FFFDFFFE3FFFE1FFE3FFE7FF1FF35FFFFFFFFFFFFFFFFFFFCFFFE6FF2FFF",
      INIT_18 => X"FF81FFE7FFFFF83FFDFFFDCFFFFFE27FFDFFF5FFE7FFFFFCFFFDFFFC7FFE7FC3",
      INIT_19 => X"F8FFFFFF87FFC7FFF3FFF87FFF17FF9FFF9FFFFFEE7FFFFFFFFFFFFFFFFFFFBF",
      INIT_1A => X"FFFFFFFCFFFE37FB9FFFFFF3FFF7FFE27FFFFF01FFDFFF3FFFCFFFFFDDFFF7FF",
      INIT_1B => X"FF3BFFDFFFF9FFFFFFDFFF1FFF9FFFF0FFF9DFFF3FFCFFFFFDB3FFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFBFFFCFFC5FFFFFF9FFFFFFFC3FFFFFF7FFFFFFC47FF9FFF",
      INIT_1D => X"F97EF7FFFFFC07FE7FFF43FFFFFE1FFC7FFDE7FFF1FFE77FF9FFF73FFFE337FF",
      INIT_1E => X"FFFF249FFFFFFFFFFFFFFFFFFFEFFFEBFFBBFFFFFE7FFFFFFFFFFFFFFBFFFFFF",
      INIT_1F => X"FFFFFFF7FFF9FE7BFFFFFABFF9FFFF5FFFFFC0FFF9FFF31FFE47FF89FFE3FFEC",
      INIT_20 => X"87FFDFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_21 => X"F7FFFFFFFFFFFFFFD7FFFFF003FFFFFFFFE7FFFFFFFFFFB7FFC7FFE1FFF80FFF",
      INIT_22 => X"CFFFF5FFFF3FFE3FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFC007FFFFFFFF",
      INIT_23 => X"1FFFFFFFFFD7FFFFFFFFFFFFFFBFFFFFEBBFFFFFFFFFDFFFFFFFFFFFFFFF1FFF",
      INIT_24 => X"FFFFFCFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF00",
      INIT_25 => X"CFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFF1FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFD",
      INIT_28 => X"FFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFE7FFFFFFBFFFFFFFFCFFF86BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FF1FFFFFF9FFFFFFDBFFFFFEFBFFFFFFFFFFFFFFFFF7FFFFFF3FFFFFFDFFFFFF",
      INIT_31 => X"FFF23FFFFFFFF9FFFFFFCE93FFFFFF3FFF2DFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_32 => X"FFFFFFFE7FF87FFFFFE7FFFFFCC7FFFFF1C7FFFFFF253FFFFFFD07FFFFE0FFFF",
      INIT_33 => X"FFFF93FFFFFC0EFFFFFFFFE3FFFFFEDCDFFFFDFEFFFD217FFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFE580FF7FFFFFF0FFFFFC31BFFFFEF3FFFFFFCAFFFFFFFCBDF",
      INIT_35 => X"FFFFFF667FFFFC4FFFFFF32BFFFFFF301FFFFFFFDBFFFFE691FFD605FFFFFFFF",
      INIT_36 => X"BFFFFFFFFFFFFFFFFFFFFFFFFCE7389CFFFFF9BFFFFF204FFFF9BEFFFFFFF19F",
      INIT_37 => X"FFFFFFE67FFFFFF8811FFFE749FFFFE023FFFFFE021FFFFFFCE7FFFF8103FF8B",
      INIT_38 => X"FE766FFF76FFFFFFFFFFFFFFFFFFFFFFFFFC4DF09BFFFFEE7FFFFF83FFFFE03F",
      INIT_39 => X"CFFFFF998BFFFFFC19FFFFFFE60A7FFFFDF7FFFFCE1FFFFFFB33FFFFFFC1A3FF",
      INIT_3A => X"FFFF910FFFF889BFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF9BFF3FFFFFA3C7FFFE7",
      INIT_3B => X"F20D7FFFD00BFFFFE71FFFFFF0F3FFFFFFF20FFFFF229FFFFF3CFFFFFFECC9FF",
      INIT_3C => X"FFFF9207FFFFFCE7FFFFE311FFF34FFFFFFFFFFFFFFFFFFFFFFFFF667FE7FFFF",
      INIT_3D => X"0C7FCFFFFFCFF9FFFFFE7FFFFE8EFFFFFFEF8FFFFFFFCF1FFFFE007FFFE243FF",
      INIT_3E => X"FFFF0607FFFFFE4CFFFFFFFD9FFFFF8DCFFFDFBFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_3F => X"FFFFFFFFFE10FF9FFFFF293FFFFF69FFFFF13BFFFFFF1F3FFFFFFF007FFFFC5D",
      INIT_40 => X"4BFFFFF173FF0F9FDFFFFFFB23FFFFFFC673FFFE363FFF66FFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFF9E9FF7FFFFC00FFFFF8C1FFF38E4FFFFFFC7EFFFFFFF9",
      INIT_42 => X"F9FFFFFFCA6BFFFECC9FFDBFE9FFFFFFEC0FFFFFFFF9DFFFF980FEB9DBFFFFFF",
      INIT_43 => X"F94FFFFFFFFFFFFFFFFFFFFFFFFFE7AFFE7FFFFCBBFFFFE7D3FF8F3D1FFFFFF1",
      INIT_44 => X"F17FFFFFE3F7FFFFFF70FFFFFA507FF6FC78FFFFFF30CFFFFFFDE7FFFFE611FC",
      INIT_45 => X"FFFFCDE3F39E3FFFFFFFFFFFFFFFFFFFFFFFFF9EF7E0FFFFF8DFFFFF9E7FFE3D",
      INIT_46 => X"FE01FFFCC01EFFFFFFC3E7FFFFFFE7FFFFE18C7FD3E7E3FFFFFE47BFFFFFE401",
      INIT_47 => X"FFFFFFBFF7FFFFE7CFDE7D1FFFFFFFFFFFFFFFFFFFFFFFC653C03BFFFF4057FF",
      INIT_48 => X"FFF87E1FFFFFE7FFFFC18BFFF83FFFEFFFFFFFFFFFFFFFBFFFFF1FFFFFFFFF3E",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEF85FF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFDFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFCFFFFFFFFB9FF4D7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_62 => X"FFFCFFFFFFFFFFFFFFFFFFF1FFFFFFF87FFFE4FFFFF9FFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFE7FFFFFFDFFFFFF0FFFFE3FFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF9FFFFFFFBFFFFFFFFFFF9F",
      INIT_67 => X"FFFFFFFE3FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFF3FFFFFFFF",
      INIT_6A => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFBFF",
      INIT_6B => X"FDFFFFC7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF27FFFF",
      INIT_6D => X"FFFE9FFFFEEFFFFF3FFFF1FF2FFFFFEFFFFF9FFFEEFFFFFFFFFFF3FFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFAFFFFFEFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_6F => X"FFFFFF3FFFFFF63F81F8DFFFFE7FFFCFFC1FFFFF8FFFFE7FFF85FFFFE5FFFFCF",
      INIT_70 => X"FF33FFFFBFFFE4FFC7FFFFF9FFFFFBFFFAFFFFFD3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFEFFFFFF89FC07FDFFFFF9FFFF3FFE3C3FFFCFFFFCFFFE0FFF",
      INIT_72 => X"F3FFFF9FE5FFCFFFFC7FFFB9FF3FEBFF07FFFFF7FFE7FFFFE1FFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF67F89FC7FFFFE7FFFE7FF4F17FFE5FFF",
      INIT_74 => X"F3FFF77FFFDFFFF07F07FA1FFFFBFFFFF7FFFF87FF0FFFFFDFFFC7F17F87FFFF",
      INIT_75 => X"E1FE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDDFFFFF9FFFFF1FFFE2FF03",
      INIT_76 => X"7FFFBFFCDFFFFF35FFFE7FFF8BFF1FF0FFFFCFFFFC0FF1FF1FFC3FFFFF7FFEBF",
      INIT_77 => X"FFFBFFFF3FFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFE77FFFFF7FFFFC",
      INIT_78 => X"FFFE7FFFF9FFFCF7F33FFFFED7FFF8FFFE7FFFFF19FFFF1FFFE23FDBFBFFEFFF",
      INIT_79 => X"17FFFEFFFFFFF7FFE87FFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFCDFF",
      INIT_7A => X"FFFFFFABFFFFF1FFFFE7FFFB9FDD7FFFF7DFFFF3FFF9BFFFFDC7FFFEFFFFCBFE",
      INIT_7B => X"FBFFFFB3F84FFFFE57FFFFBFFF4FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_7C => X"FFFFFFFFCFFFFFFD1FFFFFCFFFFF9FFFF0FF17FFFFC5FFFFCFFFF3FFFFF3DFFF",
      INIT_7D => X"FFFFF1FFFFEFFFFDDFF7FFFFF9BFFFFCFFFE0FFFFE1FFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFF3FFFFC7FFFC7FE1FFFFFC7FFFF7FFFC3",
      INIT_7F => X"FFFCFFFF9FFFFFEFFFFFBFFFF87FEFFFFFE1FFFFF3FFFDFFFFFC7FFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I2,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      I1 => I1(0),
      I2 => DOUTA(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFF9FFFFFFFFFFFFFF3F",
      INIT_01 => X"ADFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFF7FFFFFFFFCFFFFFCFFFF3FFFFEFFF",
      INIT_02 => X"FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_03 => X"FF9FFFFFFC03FFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF3FFF",
      INIT_04 => X"FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFC7FFFFFFB8FFFFFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFE7F9FFFFF",
      INIT_06 => X"FA017FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF",
      INIT_07 => X"FCFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFF",
      INIT_08 => X"FFFCFFFFFFF9DFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFDFFFFFFFFFFFFF5FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFCEFFFFFFFFE7FBFFF809FFFFFFFFFB99FFFFFFFFEFFFFFFFB37FFE67",
      INIT_0F => X"F9C8FFE89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFCC",
      INIT_10 => X"3FFFFFFF30BFFFFFFF083FFFFFFFA43FFFE221FFFFFFFFF147FFFFFFE607FFFF",
      INIT_11 => X"FFB547FFFFFB27FF227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC67",
      INIT_12 => X"FFFFFFF05DFFFFFFFFC7FFFFFFFC00FFFFFFFFE3FFFFE17FFFFFFFFFFCFFFFFF",
      INIT_13 => X"FFE3FFFFFFFFDEFFFFFFF0FFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFE7FBFFFFFFFF3FFFFFFFFE7FFFFFFFFF8FFFFF823FFFFFFF",
      INIT_15 => X"817FFFFFFFF79FFFFFFFFF0FFFFFFF477FF403FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC86FFFFFFFDC7FFFFFFFFE7FFFFFFFC63FFFFE",
      INIT_17 => X"FF3927FFD1A3FFFFFFFFC003FFFFFFFC87FFFFFBFFFFF107FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE002FFFFFFFE8FFFFFF",
      INIT_19 => X"F830FFFFFFFFC7FFFFA68FFFFFFFFFF8FFFFFFFFCC0FFFFFFEF7FF50EFFFFFFF",
      INIT_1A => X"E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BDFFFFFFFFCFFFFFFF",
      INIT_1B => X"FF3FFFFFFFE163FFFFFFFF2FFFFFF49FFFFFFFFFE3FFFFFFFF0F9FFFFFF21FF8",
      INIT_1C => X"FFFFCF7FC437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA27FFFFFF",
      INIT_1D => X"E37FFFFFFFFC7FFFFFFFF0ABFFFFFFFD1FFF1EC9FFFFFFFFFF9FFFFFFFFF7FFF",
      INIT_1E => X"FFFFFE7FFFFFFF27FDF59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3",
      INIT_1F => X"FFFFFFFF0F027FFFFFFFF1FFFFFFFFEE7FFFFFFFB77FFCFBE9FFFFFFFFFE3FFF",
      INIT_20 => X"FFFFF9FFFFFFFFF9FFFFFFEC05F7BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFDBDC1FFFFFFFFCFFFFFFFFFFDFFFFFFFE4CFFF9EEBFFFFF",
      INIT_22 => X"E7971FFFFFFFFFE0FFFFFFFFE4FFFFFFCF9FDE1D7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF5E64FFFFFFFFF1FFFFFFFFE13FFFFFFEA33FF",
      INIT_24 => X"FFFFE5FFFFFF7FFFFFFFFFFFCFFFFFFFFFEFFFFFFF3FBF7FFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFDFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE677FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0EFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFEA4FFFF805FFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFAFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFF807FFFF102FFFFDB3FFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FBFFFFFFFFFA0FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFF8F4FFFFC44FFFFFF",
      INIT_41 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF7FFFFFFFFE34FDFFFFFF021FFFFF7FFFFFFFFFFFFFEFFFF7FBFFF",
      INIT_43 => X"FFFFFFFFFFFD7FFF0FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFFF1F9F9FFFFFB7C3FFFFDFFFFFFFFFFFFFFB",
      INIT_45 => X"FFFFFFFFCFFFFFFFFFFFFDFFFC3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDCF1CFFFFFF23CFFFFF7FFFFF",
      INIT_47 => X"FFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8FF9FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF0E79FFFFF9C7BF",
      INIT_49 => X"FFFFFE1FFFFFF7FFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFBC7FEF",
      INIT_4B => X"FFFFF7FFBFFFFFFDFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFC7FFFFFFFF",
      INIT_4C => X"BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_4D => X"FFFEFFFE7FFFFF8FFCFFF33FF5FFE7FF3FFFFFFFFFFFFFCFFFFFFF7FF7FE6FFE",
      INIT_4E => X"FF87F81FF8FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFDFFE27FFFFF3FF1FFE67F37FE1FF9FFF8FFFFFFE3FFBFF8FFC1",
      INIT_50 => X"FEFFE3FF63F9DDB47FB3F89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFF9FCEFFE3FEFFFBFFEE7F5BFF3FFE8FE17FF07",
      INIT_52 => X"39FC0FF1DFFBFFC7FF5FF577EFFFA7F73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF77F29FF5FF9FFF3FFE9FDEFFDFFF",
      INIT_54 => X"7FBFFF7FFDEFE63FE7FFEFFF6FFC1FF47F9FFADFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FECFFFFFE7FFCFFF2",
      INIT_56 => X"F3FFF3FF91FE3FF8FFFF1FFFFFC7FFBFFDBFE47F13FF7FD9FFBFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7BFFFFE7F",
      INIT_58 => X"DFFFFFFBFFCFFFE7FCE7FC7FF3FFDCFFFFFEFFFCFFF6FF7FF9CFFCFFE7FC3FFF",
      INIT_59 => X"FF9FE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_5A => X"FFFFFF9FFE27FFFFF7FF1FFF8FF11FFCFF8FFF79FFFFF39FFFFF01FDEFE33FFB",
      INIT_5B => X"F03FC1DFCFFF3F90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFF7FFF3FFFFFFFFC7FFE7FC4FF81FE7FFEC7FFFFDC7FCFFE0F",
      INIT_5D => X"85FF3FFDFFF1FF07FF1FFCFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFF3FFBFFFDFFD3FE07FDFFF87FFFFF",
      INIT_5F => X"FFF9FFFFFF6FFC7FFFFFFFFFBFFCFF73FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE7FFFFFFDFFFFFE3",
      INIT_61 => X"FFFFFFFF8FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFC6BF4FFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF3FFFFF",
      INIT_63 => X"FFFC7FFF3FFFFFFFFF7FFFFFFFFEFFFFC7FE00003FC00003FA0383FFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFBFFF8FFFFFFFFF8FFFFFFFFFFFFFFBFFC0040FF01000FA90A0F",
      INIT_66 => X"FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_67 => X"FFFFFFFFEFFFFFFFFFFFFFE7FFE7FFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_68 => X"FFF3FFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08FFFFFF",
      INIT_6A => X"F9DE7FFFFFE19FFFFFE4FFFEFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD207FFFFF3FDDEBD3EFFFFFFFFF",
      INIT_6C => X"7FFFFFFFFFC351FFFFFF042FFFFE19FFFB1BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE641FFFFE2C679F737",
      INIT_6E => X"E2DFE7FFCFFFFFFFFFFF958FFFFFFD913FFFFB23FFE467FFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC627FFFF",
      INIT_70 => X"FF1F1FFFFCE9FF9FFF3FFFFFFFFFFE673FFFFFF363FFFF9CCFFE1617FFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFD4E7FFFF9AFFA7FBDFFFFFFFFFFF85CFFFFFFE45BFFFF000FFE66",
      INIT_73 => X"FC88FFF881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFF409FFFF16ABC9FF00DFFFFFFFFFC22BFFFFFFD54FFF",
      INIT_75 => X"FFFCDCFFFFF853FFE0C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB27FFFCE0BE67FF8FFFFFFFFFFF98EFFF",
      INIT_77 => X"FFFED39FFFFFF7267FFFF18BFF888FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C9FFFFF87F99FFFBFFFFFFF",
      INIT_79 => X"F67FFFFFFFFC785CFFFFFFD987FFFFE60FFEC69FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D927FFFFC0FFE7F",
      INIT_7B => X"FFC61FF9FF3CFFFFFFFFF1E44BFFFFFE27BFFFFF9C1FF9297FFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F429FF",
      INIT_7D => X"FFD3DFE7FFFE1B3FE7F8F3FFFFFFFFEFBFEFFFFFFCDEFFFFEC87FFE7C7FFFFFF",
      INIT_7E => X"8F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFF1F1F9FFFF1CF7F9F83E5FFFFFFFFCC10BFFFFFFE78FFFF878FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I3(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5",
      INIT_01 => X"FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFF",
      INIT_0C => X"FD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFC7FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_14 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFD6BFFFFFFFFFFFFFFFFFFBFFF",
      INIT_15 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFF5AFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFBFFFFDFFF87FE1FF0FFFFF1FFFF1FFFEFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC7FFE7FEAFFFFFFFFFFFFFFD6BFFF",
      INIT_19 => X"FFFF5AFFFFFFFFFFFFFFFFFFEFFFFF1FFE07FC3F83FFFFCFFFF83FFF1FF9FF3F",
      INIT_1A => X"F03FC3FC7FFFFEFFFDFFFFF87FFFEFFFF9FFFFFF7FFFF1FFF0FF81FFFF8FFFFF",
      INIT_1B => X"FFFE1FFFFFFFFD6BFFFFFFFFFFFFFFFFFFBFFFFC7FFF1FFE7FEFFFFF3FFFF07F",
      INIT_1C => X"FCFFFF9FFFDDFE4FF6FFFFFBFFF7FFFFCCFFFF7FFFF3FFFFF8FFFFE7FFC4FF4F",
      INIT_1D => X"1FFF43FCFF87F9FFFFFFFFF5AFFFFFFFFFFFFFFFFFFEFFFFF7FFFEFFCBFFBFFF",
      INIT_1E => X"FE0FF8FFFFF3FFFF3FFF9BFCBFEFFFFFEFFFCFE03F1BFFFEFFFF8FFFBFF4FFFF",
      INIT_1F => X"E03FC3FFFC7FFE0FF3FE1FE7FFFFFFFFD6BFFFFFFFFFFFFFFFFFFBFFFFCFFF81",
      INIT_20 => X"FFFF7FFE3FF9DFC3FFFFC7FFFC7FFE0FE0FF0FFFFFFFFF3FC0FF7FFFFFFFFE1F",
      INIT_21 => X"FFFFFFFDFF37FE0FFFFDFFF37FE7FFFF8FFFFFFFFF5AFFFFFFFFFFFFFFFFFFEF",
      INIT_22 => X"FFFFFFFFBFFFFDFFF9FFE7FF7FFFFF3FFFF1FFFB3F01FCBFFFFEFFFDFFFFFCFF",
      INIT_23 => X"F7FFFFCFFFFFFFFFF67FFFFB3FFFEFFFDCFFDFFFFE7FFFFFFFFD6BFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFEFFFFF3FFEE7F99FFCFFFFCFFFFF3FFDCFE6FCE7FFFFBFF",
      INIT_25 => X"3BFFFFEFFFDFFFFFBFFFFDFFFF03FFFFDFFFFF1FFF73FE7FFFF9FFFFFFFFF5AF",
      INIT_26 => X"FFFFFFD6BFFFFFFFFFFFFFFFFFFBFFFFCFFFC9FF4FF33FFFF3FFFEE7FF77F99F",
      INIT_27 => X"1FFC0FCCFF0FFFFF3FFE7FFFFC6FFFFBFFFC17FFFF73FFFE7FFCCFFCFFFFF7FF",
      INIT_28 => X"F3FFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFEFFFFFFFFF87FE7FC3FFFFCFFFFC",
      INIT_29 => X"FFFF3FFFFFFFFC7F87FC3FFFFCFFFDFFFFF87FFFEFFFFDFFFFFC9FFFF1FFF8FF",
      INIT_2A => X"FFE7FFFBFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEF",
      INIT_2B => X"FFFFFFFFFFFFFCFFFFFFFFFFFF5FF9FFFFFBFFEFFFFFF3FFFF3FFFF7FFFFF83F",
      INIT_2C => X"FFFFFFE7FFFF1FFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_2D => X"FBFFFFFFFFFFFD5EACFFFFF3FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFEFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFE7FFFFFFBFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFEFFFFFFFFFFF800001FFFFCFFFFFFFFFFFFFFDEFFFFFBFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC00C07FFFFFFFFFFFFFF5AFFFFFFFF",
      INIT_31 => X"6BFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFF7FAFFFFF3FFFFFFFFFFC00000FFFFC",
      INIT_32 => X"42B57FFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFC7FF80A54FFFFFFFFFFFFFFD",
      INIT_33 => X"FFFFFFFFF5AFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFF9",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF3FF",
      INIT_36 => X"FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFE7FFFFFF7BFFFFFFFFFDFFFFEFFFFFFFFFFFBEFFF7FFFFFFFFFFD6BFFFFF",
      INIT_3E => X"FF5AFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEFFFFF7DFFFFFFFF",
      INIT_3F => X"07CFFFFFFFFFFF000FFFFCCFFFFFFFF907FFFF80FFFFFFFFFE33FFDB7FFFFFFF",
      INIT_40 => X"A9FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFF1FFF9DFF6C77FFFFFFFFF003FF8",
      INIT_41 => X"FFFFC7FFF79F803801FFFFFFE77FFFE19FFFFFFFF3DFFFFC7BFFFFFFFFFDE7FF",
      INIT_42 => X"FFFF800FF487FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFF327FE622833C00FFFF",
      INIT_43 => X"96F7FBFFFFFFFF1FFFCE7EFFEFE7FFFFFFDFFFFFF33FFFFFFFCC1FFFF26FFFFF",
      INIT_44 => X"FFC53FFFFFFFFE701FC80BFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFCC5FFC0B9",
      INIT_45 => X"F107FFA5F37FDFEFFFFFFFDC7FFF79FBFBBF9FFFFFEF7FFFFE40FFFFFFFE337F",
      INIT_46 => X"FFFFF960FFFF10FFFFFFFFF10DFFB4DFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFC45FFE87C8C37FBFFFFFFE31CFFC27EFCEFE7FFFFF99EFFFC78BFF",
      INIT_48 => X"7FFF080FFFFFFF8C4FFFFC83FFFFFFFFFD97FE807FFFFFFFFD6BFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFCA07FF8DF821D3CFFFFFFFE00BFC81FA13A39FFFFFD24",
      INIT_4A => X"F7FFFFFF9FFFFF267FFFFFFF7DBFFFF04FFFFFFFFFBC4FF2C3FFFFFFFFF5AFFF",
      INIT_4B => X"FFFFD6BFFFFFFFFFFFFFFFFFFFFFF2C9FFEC7F05F7F3FFFFFFFE1FFF321EF8ED",
      INIT_4C => X"FEE1FFE3BF9FFFFFFE3FFFFE08FFFFFFFE007FFFCC3FFFFFFFFE453FE737FFFF",
      INIT_4D => X"FFD0AFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFE267FF99E057DFEFFFFFFFF87F",
      INIT_4E => X"FFFFFFE5FFF137DF8EFE7FFFFFFA7FFCFF3BFFFFFFFEF0FFFFE1FFFFFFFFFBB1",
      INIT_4F => X"FFFFFFE787FF707FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFF89DFF493E25F7FBF",
      INIT_50 => X"0FC11D00FFFFFFF98BFEFCDFFE3805FFFFFFE9FFC398FFFFFFFFFB5FFFF7A7FF",
      INIT_51 => X"0FFFE4CFFFFFFFFF8A9E306DFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFE257C09",
      INIT_52 => X"FFF29DF9E47F9033F3FFFFFFF627E3F83004E7E7FFFFF7B7FF87623FFFFFFE6C",
      INIT_53 => X"FFFFFFFCBB3FFF838FFFFFFFFE0F38C91FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFC22BC67CF01CBFEFFFFFFF80CF98066003DFDFFFFFC0E3FE7C1C",
      INIT_55 => X"A7E7FFF0FFFFFFFFFFFFFFFF9F9FFFFFFFFBFFFAFF3FFFFFFFFF5AFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFEBFFFBF9D0FFFFFFFFFFFF078FB97FC03FFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6B",
      INIT_58 => X"FFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFBFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFF1FFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFF",
      INIT_63 => X"5AFFFFFFFFFFFFFFFFFFE7FFFFA081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFDFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFE7FE3FFFFFFFFFF1FFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFFDFFCFFFFFFFFFFC7FFF",
      INIT_68 => X"FFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFBFFFF",
      INIT_69 => X"FFFFE7FFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF",
      INIT_6A => X"CFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFF",
      INIT_6C => X"FFFF1FFFFC3FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF",
      INIT_6D => X"FFFFF8FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFC7FFFFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF5AFFFFF",
      INIT_70 => X"FFD6BFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFBFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFFFFDFFFCFFDFFFF1F",
      INIT_75 => X"1FC1FFFC7FFCFFF1FFFFFFF07FFEFFF7FFFBFFFBFFF8FFFFFFFFFFFFFFFFFEFF",
      INIT_76 => X"5FF9FFFBFFE7FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFF1FE07FC",
      INIT_77 => X"FFC3FCFFF67FF7FFF1FFF7FFA7FFFE7FDBFFFFFF8FFFC3FFE7FFE3FFFFFFF3FF",
      INIT_78 => X"FFFFFFC7F83F83FFEFFF07FFFEFFCFFBFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FF",
      INIT_79 => X"FFFFFFC7FFFF0FF1FFE4FFCFFFC7FFCFFCCFFFF8FFEFFFFFF98FFCEFFF8FFF8F",
      INIT_7A => X"9FFE4FFE3FFFFFFECFEC7F47FFBFFCDFFFF3FF3FC3FFFFFFFF5AFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFF1FFFFCFFE7FF83FC3FFF1FFF4FFBFFFFE3FE1FFFFFF7FFF1",
      INIT_7C => X"FFFFC3FFE7FFFDFFF8FFFC0FFBFF3FFFDFFE7FFD7FFFC7FCFF9FFFFFFFFD6BFF",
      INIT_7D => X"FFFFF5AFFFFFFFFFFFFFFFFFFC7FFFF1FF9FF90FCDFFFC7FFC7FE3FFFF97F03F",
      INIT_7E => X"FFFEDF9DFFFFFF3FFFCFFFE7FFE3FFE03FEFFEFFE1FFFBFFC1FFFF5FF4FE1FFF",
      INIT_7F => X"7FDFFBFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFCFFF7FF67FBFFFF1FFE67F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C7FF83F8FFFFF97E7FFFFFFDFFFF9FFF8FFF8FFFFFFF9FFDFF87FFEFFF13FFFD",
      INIT_01 => X"BFF8FFFFE0FE07C0FFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFF3FFCFF98FE4FFF",
      INIT_02 => X"FF47F11FFF1FFE2FE67FFFE1FD8FFFFFF63FFF3FFE3FFE3FFFFFFE3FFBFEFFFF",
      INIT_03 => X"3FF3F1DFFEFFE37FFF87F81E03FFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFCFFFB",
      INIT_04 => X"7FFFF3FFCFFC1FF0FFFC7FF8FFE1FFFF9FF8FFFFFF90FFE6FFF8FFF8FFFFFFFE",
      INIT_05 => X"E3FFFFFFD0FECFE47FF9FFC5FFFE7FE7FCFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC",
      INIT_06 => X"FFFFFFFFF1FFFFFFFFFFFFFFFFFFF1FFFFFFCFFFFF7FF7FFFBFF87FF81FFE7FF",
      INIT_07 => X"FFFFFFFFFF8FFFFFFF83F01F83FFEFFF0FFFFDFFDFF1FFFFFFFFD6BFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFE3FFFFFFDEFDCFF3FFFBFFFBFFFFFFFFFFFFFFFFFFF5A",
      INIT_0A => X"FFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF1FFD57BFFFFFFFFF",
      INIT_0B => X"007FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE7FFFFFFFFFFEFFE7",
      INIT_0C => X"FFFF80000FFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFC00001FFFFFFFFFC7FF000",
      INIT_0D => X"FFF1FFAA5243FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFE04001FFBFFFFFF",
      INIT_0E => X"FFEFFFFFFFFFFD000AFFFFFFFFD6BFFFFFFFFFFFFFFFFFF1FFFF00021FFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF8FFFFFFFFFF80000",
      INIT_10 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_11 => X"FFBFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF",
      INIT_12 => X"FFF8FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFF",
      INIT_15 => X"D6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"EFF39FFF9BFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"63FFFFFFCDFFFFFFF9FBFBFFFFFFBFFFFFFFFFBFFFFFFFFF7F3CFEF8FFFFF7FF",
      INIT_1B => X"E33FFA05FF9CCC0236C1FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFEFFFFFFC43F",
      INIT_1C => X"FFFFFE00F89FFFFFFFB3C90FFFE7F303FFFFFC68FFFFFC087FFFFFFFFC406011",
      INIT_1D => X"FFFC08FAC7DDFFF907FEF7BF58FA2FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFE6",
      INIT_1E => X"FFFFFFFF0B4FFFF3FB02BFFFFFD6634CDFFEBFE067FFFFF907FFFFF1FBFFFFFF",
      INIT_1F => X"E3E7FFFFFFFFFD2789B813FFA65FFBCEF133CEFFFFFFFFFF5AFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFC413FFFCFCD047FFFFE000FB3FFF007E93FFFFFCD8FFFFF",
      INIT_21 => X"FF367FFFFF8A4FFFFFFFFFB03C22E08BFE887FE033844FC3FFFFFFFFFD6BFFFF",
      INIT_22 => X"FFF5AFFFFFFFFFFFFFFFFFFFFFFD62FFFF123DCBFFFFFC107EEFFFEF3D95FFFF",
      INIT_23 => X"CFE003FFFFFC78FFFFFE2A7FFFFFFFFC8072B1997FF805FFBDCF563913FFFFFF",
      INIT_24 => X"E64FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFF4CBFFFECEF537FFFFF6249BBFFF",
      INIT_25 => X"CADB041FFF9FF1BFFFFFFBE3FFFFF8E87FFFFFFFFA37C22F25BFCF07FEF7BA44",
      INIT_26 => X"DFFB0EF1239A3FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFB22FFFF403D0DFFFFF",
      INIT_27 => X"9F407FFFFF407FB9FFFF3FC63FFFFFEF9FFFFFE2A1FFFFFFFFE88FA93C21FF82",
      INIT_28 => X"A4F137FE087FE9BB948E00FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFE00BFFFC9",
      INIT_29 => X"FBB0FFEFF7BD0DFFFFFFD03EC7FFFEFF01FFFFFF993FFFFF889FFFFFFFFFA438",
      INIT_2A => X"FFFF1E90FEB1CEDFF926FFA30FD634AAFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFF44BFE3F9EF027FFFFFA00FB1FFFF9FC87FFFFFE78FFFFFE0A7FFF",
      INIT_2C => X"FFF8FDFFFFFFF87B91F2C7107FE4BBE69C3E58AEABFFFFFFFFD6BFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFE45FF8648BD0DFFFFFC69FEF7F3FF1FC87FFFFF077FF",
      INIT_2E => X"FFFF99DFFFFFE3F7FFFFFFF1ECC66B182DFFB2C79800C9A3F1FFFFFFFFFF5AFF",
      INIT_2F => X"FFFFFD6BFFFFFFFFFFFFFFFFFFFFFCD8FFE1879F3F7FFFFF1D7FB8F8C933A43F",
      INIT_30 => X"F700DEE37FFFFFF0FFFFFFC7DFFFFFFFEFBD4C00CF37FFCBFE6003800FC7FFFF",
      INIT_31 => X"FFFF9FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFF80FFFDE3E7CC9FFFFFE11FEF1",
      INIT_32 => X"FFFCF3F3FBC7FFF7BFFFFFFFF9FFFFFF7EFFFFFFFFFEF7FFFFFFFFFF1FF8FFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFF",
      INIT_3A => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFD6",
      INIT_3C => X"FFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF89FFFFC13FF",
      INIT_3E => X"3FFFF7C3FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_40 => X"FFFFFFFC4A3FFFFFFFFFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFF",
      INIT_41 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFBFFFFFFFFFFFFF3FFDFFFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_44 => X"FFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFC7FE3FFFFFFFFF5AFFFFFFFFFCFFFFFF",
      INIT_45 => X"FFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFF1FF87FFFFFFFFD6BFFFFFF",
      INIT_47 => X"F5AFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFFFBFFF",
      INIT_48 => X"FFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFE7FFBFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFD6BFFFFFFFFFFFFFFFBFFFFFFDFFFE7FFFFFFFFFFFFFFE7FFFFFFF",
      INIT_4A => X"F9FFF7FFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFCFFFFFE7FFFFFE1FFF9FFFCFFFFFFFFFF",
      INIT_4C => X"FFFFFFCFFFE7FF0FFFFFF9FFCFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFAFFFDFFFDFFBFF83FFFFFFFFD6BFFFFFFFFF3FFFFF87FFFFF13FFE7FFF1",
      INIT_4E => X"CFFF9FFFD3FFFFF83FFF9FFC9FF0FFE1FFBFFFFBFFFFFFBFFFBFFFD3FFFFFE3F",
      INIT_4F => X"0FF87FF0FFFEFFE0FF83FE07FE7FC9FFFFFFFFF5AFFFFFFFFFCFFFFFE9FE03FD",
      INIT_50 => X"FF93F80FF37FFE7FFF6FF2FFF67FFE7FF67FC1FE73FEFFFF87FFFFFE3FFEFFFC",
      INIT_51 => X"F87FFBFFF1BFEC7F81FFFBFFF1FE47F13FF8FF37FFFFFFFFD6BFFFFFFFFF3FFF",
      INIT_52 => X"FFFFFCFFFFFE4FFFFFE7FFF9FFFCFFC07FD9FFF9FF8FFF67F9CFFBFFFECFFFFF",
      INIT_53 => X"FFF33F807FE0FFEFFFC7FFFBFE73FFEFFF87FEDFF7FFE3FC7FFFFFFFFF5AFFFF",
      INIT_54 => X"FFFD6BFFFFFFFFF3FFFFF01FFFFF8FFFE7FFF7FFE3FF0FFFE7FF0FFCFFF9FFCF",
      INIT_55 => X"F1FFC7FF3FFFCE7E07FF9FFFBFFF9FFE07FCFFFFBFFC1FF07FCFFF9FF9FFFFFF",
      INIT_56 => X"7FE3FFFFFFFFF5AFFFFFFFFFCFFFFFC7FFFFFF1FFF9FFFFFFFFFFB1FFF9FF9FF",
      INIT_57 => X"FFFE7FE77F9FFE3FFCFFFF39FFFFFE7FFEFFFE7FF11FF3FFFEFFE67F81FF1FFE",
      INIT_58 => X"FC67FE7FF9FFE7FFFFFFFFD6BFFFFFFFFF3FFFFF9FFFFFFE3FFE7FFF3FFFFFCF",
      INIT_59 => X"FFFFFFFFBFFFF9FF8CFE7FF9CFFBFFFCE7FFFFF9FFFBFFFCFFCE7FE3FFFBFF9F",
      INIT_5A => X"E7FFFFFE77FB9FFFFFE7FF8FFFFFFFFF5AFFFFFFFFFCFFFFFF7FFFFFC0FFF9FF",
      INIT_5B => X"FF0FFFE7FFFFFFFFFE27FFE7FF27F99FF07FEFFFF33FFFFFE7FFEFFFF3FF39FF",
      INIT_5C => X"FFE7FEE7FF8FFF7FFD9FE67FFBFF9FF03FFFFFFFFD6BFFFFFFFFF7FFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFF9FFFFFFFFFF83FFF9FFE3FE07FE1FF3FFFE0FFFFFF9FFFBF",
      INIT_5E => X"FFFF7FFEFFFFBFF87FF03FFDFFF0FFC3FFCFFE7FE2FFFFFFFFF5AFFFFFFFFFCF",
      INIT_5F => X"FFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFBFFFE7FFFFFC7FFDFFEFFFF87FF",
      INIT_60 => X"FBFFFFFFFFFFFFFFFBFFFFFFF7FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BF",
      INIT_61 => X"FFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"F96FFF3FFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE7FF",
      INIT_64 => X"FFFFFF9FFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFCFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_65 => X"FFFFBDFFFFE00000FFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INIT_66 => X"7FFFFFFFFFFFFFFE7FFFFFFFFFFFFCFFFFFFFFFFFFFFFEFFFE3FFFFFFFFFFEFF",
      INIT_67 => X"FFFFFFF7FFFFFC00000FD00047FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFF87FFF",
      INIT_69 => X"EFFFFFFFFFFFFFFFCFFFFFF04A607FFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFCFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFF",
      INIT_6C => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5",
      INIT_6E => X"FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_76 => X"FFFFFFFC7FEE7FE7FFFFFF9FFFE623FFFFFE7FFFFFFFFFD6BFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFF07FFFFFDCFFFFFFBFFFFFFCC4FFFFFE1FF11FF8FFFFFFFFFFFFFBFB",
      INIT_78 => X"FFFFFFCC07FFFFFEF1D9983998FFFFFE7FFFC94FFFFFFDFFFFFFFFFF5AFFFFFF",
      INIT_79 => X"FD6BFFFFFFFFFFFFFFC80FFFFE039FFFFC8CFFFFF127FFFFF2FF867FE3FFFFFF",
      INIT_7A => X"FE27FFFFFFFFFFFF7F1FFFFFF9E33000F647FFFFF9FFFCB03FFFF3C3FFFFFFFF",
      INIT_7B => X"4FFFFFFFFFF5AFFFFFFFFFFFFFFF287FFFF9487FFFF333FFFFE11FFFFF097880",
      INIT_7C => X"FFFCA1F665C04FFFFFFFFFFFFC0A3FFFFFFFCFF39FE93FFFFFE7FFFD10FFFFC7",
      INIT_7D => X"CC81FFFFDBDFFFFFFFFFD6BFFFFFFFFFFFFFFC91BFFFF56CFFFFC80FFFFC8E9F",
      INIT_7E => X"3FFFF0FC7FFFF687888E0B8FFFFFFFFFFFF62DFFFFFFC73FC87C853FFFF216FF",
      INIT_7F => X"FFFF9E3BFF400FFFFFEFBFFFFFFFFF5AFFFFFFFFFFFFFFF291FFFFC017FFFF00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => addra(16),
      I1 => addra(17),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  O2 <= \^o2\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"309FFFFCCCFFFFE1F8FFFFC01E6E5E069FFFFFFFFFFFD993FFFFFF1E3FB9F1FC",
      INIT_01 => X"70FC07C9D3FFFFF9FFFF343FFFFEA7FFFFFFFFFD6BFFFFFFFFFFFFFFCA4FFFFF",
      INIT_02 => X"FF293FFFFC183FFFF133FFFFF3FFFFFF037D8D7C7FFFFFFFFFFFFF624FFFFFFE",
      INIT_03 => X"813FFFFFF984F39F324FFFFFE7FFFC06FFFFF2CFFFFFFFFFF5AFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFF10FFFFE0E1FFFFEFCFFFFE63FFFFFDA9F291FDFFFFFFFFFFFFFD",
      INIT_05 => X"FFFFFFFDF028FFFFFFE73E662ED93FFC7F9FFFC41BFFFF9B1FFFFFFFFFD6BFFF",
      INIT_06 => X"FFFF5AFFFFFFFFFFFFFFFC63FFFF9783FFFF72FFFE7141FFFFC033E2F7F87FFF",
      INIT_07 => X"C81CE47FFFFFFFFFE3D843FFFFFF9EF9919364FFF1FE7FFF580FFFFCEE7FFFFF",
      INIT_08 => X"F3BCFFFFFFFFFD6BFFFFFFFFFFFFFFF087FFFFC06FFFF89AFFF1FF3BFFFF327C",
      INIT_09 => X"FFFFFF18FA2076E4FFFFFFFFFF0F67CFFFFFFEFBFC67C913FFCFB9FFFE94FFFF",
      INIT_0A => X"7FF39F7FFFFE3BFFFFFFFFF5AFFFFFFFFFFFFFFEDACFFFFF71FFFFEA49FFE7FC",
      INIT_0B => X"E7A3FFDFF0FFFFF8F9E13DE393FFFFFFFFFE3C1F7FFFFFF8EFC3C70FCFFF3E20",
      INIT_0C => X"3F3FFEFFFDFFE07FFFFFF9FFFFFFFFFFD6BFFFFFFFFFFFFFF9679FFFFC07FFFF",
      INIT_0D => X"FFF79FFFFF80FFFFBFC7FFFFE7F31F7FC07FFFFFFFFFFDF1FCFFFFFFE79F3FCC",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFE1C7FF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AF",
      INIT_13 => X"FFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFF3E7FFFFFFFF",
      INIT_1A => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFF87",
      INIT_1C => X"F8FFFFFCDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC06FFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFF",
      INIT_1E => X"6BFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF83F87F",
      INIT_1F => X"FFFC7FFC3FFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_20 => X"FFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFF",
      INIT_21 => X"FFFFC7FFFFFFE7FFF87FFF9FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFD6BFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF3FFFFFFF3FFFFDFFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFC7",
      INIT_24 => X"FFFFFFFF1FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFCFFFF1FF",
      INIT_25 => X"FE3FFFEFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFCFFFFFFF",
      INIT_26 => X"FF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFF0FFFFBFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFCFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFDFFFFF",
      INIT_29 => X"FFFF3FFFFFFFFFFFFFFFEFFFFE7FFFFFFFFFFFFFFFE7FFFFFFFFFFFE3FFFBFFF",
      INIT_2A => X"F8FFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFD6BFFFFF",
      INIT_2B => X"FF5AFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFE3FFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFCFF",
      INIT_2E => X"FC7FFFF1FFFFFFFFFFFF8FFFEFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFFFFFFF",
      INIT_2F => X"F3FFFFFFFFFDFFFFFFFFF5AFFFFFFFFFDFFFFF1FFC9FFFFFF3FFFF9FFFEBFFFF",
      INIT_30 => X"7FFE0FFFFFE0FFFFCFFFC3FFFFFFFFFFFFBFFFFFFFFFFCFFFCFFFE3FFFFFFFFF",
      INIT_31 => X"7FFFFF5FFFFFFF5FFFFFE3FFFFFFFFD6BFFFFFFFFF3FFFF9BFE33FFFFFC3FFFE",
      INIT_32 => X"87FF0FFFF9FFFBBFFFFFDBFFFF3FFE4FFF01FFF8FFFEFFFC1FFFFFE1FFF3FFF0",
      INIT_33 => X"33FFCFFFF1FFFFFC3FFFFFFC1FFFFF27FFFFFFFF5AFFFFFFFFFCFFFFE73FDFFF",
      INIT_34 => X"FFE1FF3FFC0FFE3FFFE7FFFAFF81FF7FFFFC7FFB9FFE67FFF3FFFBFFF07FFFFF",
      INIT_35 => X"FFCFFE03FCCFFF3FFFF7FD7FFEFFFFFFFC7F03FCDFFFFFFFFD6BFFFFFFFFF7FF",
      INIT_36 => X"FFFFFFCFFFFF03FE7FF77FF3FFFF9FFFC1FE07FC3FFFF1FFFB7FF9FFFF83FFEF",
      INIT_37 => X"FFFF0FFF9FFF9FFE4FF03FFCFFFC0FE07FE1FFFFFFF8FE0FF3FFFFFFFFF5AFFF",
      INIT_38 => X"FFFFD6BFFFFFFFFF3FFFF98FF8FFFFFFCFFFFE7FFE47FFFFC27FFFE7FF81FFF3",
      INIT_39 => X"3FFCE7FFEFFFFCFFFEFFFE7FFFFFC4FFF3FFF27F9FFF07FFCFFF87FFFFC7FFFF",
      INIT_3A => X"FFFF7FFFFFFFFF5AFFFFFFFFFDFFFFEE3FE7FFFFFFBFFFF9FFFBFFFFFFBFFFFF",
      INIT_3B => X"FFFEF7FFFC7FFB9FFFBFFFE3FFFBFFF9FFFFFF73FFCFFF9FFFFFF9BFFF3FF8CF",
      INIT_3C => X"FFFDFFE7FFFFF9FFFFFFFFFD6BFFFFFFFFF3FFFF99FFEFFFFFFC7FFFE7FFEFFF",
      INIT_3D => X"FF9FFF81FFFFF19FFFF1FFC67FFE7FFF8FFFEFFFF3FFFFFDCFFF3FFE33FFFFEF",
      INIT_3E => X"FCCFFFFF9DFFF1FFDFFFFFF67FFFFFFFF5AFFFFFFFFFDFFFFE07FF3FFFFFFBFF",
      INIT_3F => X"FFFFFFEFFFFE7FFF0FFFFFE0FFFFC7FFC3FFF9FFFF3FFFBFFFEFFFFFF73FFCFF",
      INIT_40 => X"FFE1FFFBFFF03FFFFE07FFFFFF37FFFFC9FFFFFFFFD6BFFFFFFFFE3FFFFE7FFC",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFF9FFFE7FFFFFDFFFFF3FFFFFFFF3FFF9FFFEFFFF3FFF",
      INIT_42 => X"F9FFFEFFFFFFFFFFCFFFEBFFFFFE3FFFFFFE1FFFFF1FFFFFFFFF5AFFFFFFFFFD",
      INIT_43 => X"FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFCFFFFFFFFDFFFEFFF",
      INIT_44 => X"FFFFFFFFFFEFFFFFFFFFFFFFFF3FFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFD6B",
      INIT_45 => X"FFFFFFF5AFFFFFFFFFDFFFFE52101FFFFFFFFFFF9FFFFFFFFFFFFFFFFBFFFFFF",
      INIT_46 => X"FFCFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFD6BFFFFFFFFF7FFFE000003FFFFFFFFFFE7FFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFCFFF",
      INIT_49 => X"FFFFFF3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INIT_4A => X"FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFF",
      INIT_50 => X"5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFF9FFFFFFFFEFFFFFFF3FFFFF97FFFFFFE3FFFFFF9FFFFFFE7FFF8CE",
      INIT_54 => X"F78FFFC007FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFF73FFFFF",
      INIT_55 => X"FECCFFFFF106FFFFFFCE3FFFFFFFF9FFFFF9CFFFFFC06FFFFF7CFFFFFFE7FFFF",
      INIT_56 => X"FFE39EFFFF9D09FFC39FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFC0FFFFFF91FFFFF",
      INIT_57 => X"FFE4FFFFFFF9047FFFC63FFFFFFE7427FFFFFD22FFFFE38DFFFFF19FFFF8C2FF",
      INIT_58 => X"7FFFFFE7FFFFC9DFFFFFFEEFFE03FFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF11FFF",
      INIT_59 => X"FFFFE53FFFFE51FFFFFFCEC3FFFFFCFFFFFFFFF1BFFFFFE101FFFFFF77FFFCC2",
      INIT_5A => X"98FFFFF339FFFFF38FFFFFE77FFFFF31FFF24FFFFFFFFFFD6BFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFC6FFFFF9F3FFFFFFCA4FFFFFF3FFFFFFF9C7FFFFFFCC27FFFF",
      INIT_5C => X"FF34DFFFFE71FFFFE487FFFFCF1FFFFF99FFFFFCE3FFCD01FFFFFFFFF5AFFFFF",
      INIT_5D => X"FFD6BFFFFFFFFFFFFFFFFFFF1CFFFFE7CFFFFFFF21FFFFFFCFFFFFFFE7CFFFFF",
      INIT_5E => X"FFDF1FFFFFFE19FFFFFBE3FFFF9A1FFFFF3C3FFFFF6FFFFFE7C7FF369FFFFFFF",
      INIT_5F => X"C27FFFFFFFFF5AFFFFFFFFFFFFFFFFFFA08FFFFF9E7FFFFFF0873FFFFF3FFFFF",
      INIT_60 => X"FFFCFFFFFFFF791FFFFFFC47FFFFE723FFFE587FFFFCF4FFFFFCBFFFFF8E47FC",
      INIT_61 => X"FFFF3D9FF16DFFFFFFFFFD6BFFFFFFFFFFFFFFFFFE031FFFFE01FFFFFFF21FFF",
      INIT_62 => X"FFFFC027FFFFE3FFFFFFFDF67FFFFFFB8FFFFFBEDFFEF921FFFFF3DFFFFFF0FF",
      INIT_63 => X"7FFFFFE7FFFFF947FFCD27FFFFFFFFF5AFFFFFFFFFFFFFFFFFFCA33FFFF933FF",
      INIT_64 => X"FFFFCC9FFFFFFF80FFF87FCFFFFFFFF71FFFFFFF9E3FFFFE23FFF1E403FFFFCE",
      INIT_65 => X"82CFFFFF3DFFFFFE0FFFFFE3DFE3140FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFEA7",
      INIT_66 => X"FFFFFFC49FFFFE525FFFFFFE31FFE1DF3FFFFFFF9F7FFFFFFCBB3FFFFBE7FFCF",
      INIT_67 => X"FFE79FFF9C331FFFFCF7FFFF818FFFFFCE7F8C709FFFFFFFFF5AFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFF1B1FFFF8393FFFFFE213FFC6080FFFFFFF5DFFFFFFE78EFF",
      INIT_69 => X"FFFFFF3FFFFF0CFFFF33C37FFFF1CFFFFE1F07FFFE18FFF01FFFFFFFFFFD6BFF",
      INIT_6A => X"FFFFF5AFFFFFFFFFFFFFFFFFFFE33FFFFC07FFFFFF1867FFFFFFDFFFFFFCF7FF",
      INIT_6B => X"FFFFF3FFFFFFFFFFFFFFFE7FFFFFFFF7FFFFFFBFFFFFFFBFFFFCFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A",
      INIT_77 => X"FFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFCFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFF",
      INIT_02 => X"D6BFFFFFFFFF3FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFB0037FFF",
      INIT_03 => X"FC4B88BFFFE7FFFFFFFFFFFFFFC7FFFFFFFFFD27FFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFF",
      INIT_05 => X"FFBFFFFFFFC7FFF87FFF9FFFFFFFFFFFFFFFBFFFFFFFFFE001FFFE7FFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFEFFFFFFFE3FFFF0FFFE7FFFFFFFFFFFFFFEFFFFFFFFFF2657FFFB",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFCFFFFFFFFFFFFFFFFFFF3FFF",
      INIT_09 => X"FFFFFCFFFFFFFFFFFFFFFBFFFFFFF1FFFFF1FFF9FFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_0A => X"EFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFF7FFF9FFFCFFFFFFFFFFEFFFFFFFFFFFFFEFFFE7FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFAFFFFFFFFF5AFFFFFFFFFCFFFF",
      INIT_0D => X"FFFFF3FFF9FFF0FFFFFFDFFFCFFFC3FFFFFFFFFFBFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_0E => X"BFFF7FFFDFFFFFFEFFFEFFFFFFFFFFFFFFFFF9FFFFFFFFFC9FFFFFFFFD6BFFFF",
      INIT_0F => X"FFF5AFFFFFFFFFCFFFF3FF03FE7FFF3FFF3FFF27FFFFFCFFFEFFFC3FF07FFFFE",
      INIT_10 => X"FF91FDFFF13FF9FFFC9FFFFFC1FFFBFFFCFFFFDFFFE7FFE7FFFBFFFFFF7FFFFF",
      INIT_11 => X"FFF1FFFFFFFFD6BFFFFFFFFF3FFF87FC67F8FFFC7FFC7FFDFFF01FE1FFFBFFEC",
      INIT_12 => X"87FFEFFFBFFCF7F3FFCE7FF7FFF33FFFFF23FFEFFFE0FFFC1FFF07FF9FFF87FF",
      INIT_13 => X"FE7FFECFE5FF87FFFFFFFF5AFFFFFFFFFCFFFF5FF9FFC3FFE4FFF3FFF1FFE27F",
      INIT_14 => X"FF87FFFFFECFFF3FFE3FF9FFC7FF3FFFDFFFDCFE17FDE7FFBFFF89FFE67FF99F",
      INIT_15 => X"FFBDFFEF3FFCFFF13F83FCDFFFFFFFFD6BFFFFFFFFF3FFFCBFE3FFFFFFD1FFC7",
      INIT_16 => X"FFFE07FF3FFF7FFFFFFD9FFCFFF87FE3FE3FFE3FFE7FFF3FF81FF1FFFEFFFE7F",
      INIT_17 => X"FFFBFFFCFFFE7FFFE1FFE3FFE3FEEFF3BFFFFFFFF5AFFFFFFFFFCFFFE47F8FFF",
      INIT_18 => X"FF01FCEFFFFFF01FFC7FFBDFFFFFC07FFBFFCBFFE3FFFFF3FFF9FFFC7FFFFFE3",
      INIT_19 => X"F8FFFFFFC7FFEFFFE1FFFCFFFF63FFCFFF8FFFFFCCFFFFFFFFD6BFFFFFFFFF3F",
      INIT_1A => X"FFFFFFFCFFFC47F3BFFFFFE3FFF1FFF67FFFFF03FFCFFF3FFF87FFFFCEFFE7FF",
      INIT_1B => X"FF3BFF9FFFF9FFFFFF0FFFBFFF1FFFF9FFF9DFFF3FFCFFFFFF13FFFFFFFF5AFF",
      INIT_1C => X"FFFFFD6BFFFFFFFFF3FFFCFFC4FFFFFFDFFFC7FFE3FFFFFF7FFFBFFCEFFC1FFF",
      INIT_1D => X"F83FE07FFFFECFFF7FFE23FFFFF03FFEFFFCF7FFF3FFE67FF8FFF3BFFFFC1FFF",
      INIT_1E => X"FFFFFCFFFFFFFFF5AFFFFFFFFFCFFFF3FF87FFFFFFFFFF9FFF8FFFFFFDFFFEFF",
      INIT_1F => X"FFFFFFF3FFF9FDC67FFFFC7FFDFFF82FFFFFC0FFF3FFF1BFFFC7FF91FFE3FFE4",
      INIT_20 => X"8FFF8FFFC7FFFFFFFFFFFFFFD6BFFFFFFFFF3FFFFFFFFFFFFFFFFFFC7FFFFFFF",
      INIT_21 => X"F1FFFFFFFFFFFFFFEFFFFFF001FFFFFFFFF7FFFFFFFFFF3BFFEFFFF0FFF81FFF",
      INIT_22 => X"FFFFFFFFFFFFFE3FFF7FFFFFFFFFFFFFFF5AFFFFFFFFFCFFFFFFC003FFFFFFFF",
      INIT_23 => X"0FFFFFFFFFC7FFFFFFFFFFFFFF7FFFFFFFCFFFFFFFFF9FFFFFFFFFFFFFFFBFFF",
      INIT_24 => X"FFFFFE7FFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFD6BFFFFFFFFF3FFFFFE00",
      INIT_25 => X"CFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFF",
      INIT_27 => X"BFFFFFFFFF3FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFF9",
      INIT_28 => X"FFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6",
      INIT_29 => X"FFFFFFFF5AFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFF7FFFFFFFFFFFFDF7FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFE79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_31 => X"FFE77FFFFFFFF9FFFFFF80A7FFFFFF3FFE64FFFFFFFFFF5AFFFFFFFFFFFFFFDF",
      INIT_32 => X"FFFFFFFC7FFCFFFFFFE3FFFFF4EFFFFFF1EFFFFFFF2BFFFFFFF199FFFFE4FFFF",
      INIT_33 => X"FFFF93FFFFFC1CFFFFFFFFF7FFFFFFF8FFFFFFFEFFE011FFFFFFFFFD6BFFFFFF",
      INIT_34 => X"F5AFFFFFFFFFFFFF39FFF3FFFFFF0FFFFF90BBFFFFE73FFFFFFC65FFFFFFC017",
      INIT_35 => X"FFFFFFE6FFFFF8007FFFF209FFFFFF80CFFFFFFF91FFFFF009FFC009FFFFFFFF",
      INIT_36 => X"3FFFFFFFFFD6BFFFFFFFFFFFF9F3FC00FFFFF91FFFFFA8CFFFFF9FFFFFFFFB9F",
      INIT_37 => X"FFFFFFCE7FFFFFF8003FFFE101FFFFEC27FFFFFC80BFFFFFFCE3FFFFD153FFC9",
      INIT_38 => X"FE674FFF2C7FFFFFFFFF5AFFFFFFFFFFFFFE4FF01BFFFFC77FFFFF93FFFFE64F",
      INIT_39 => X"DFFFFFF9C7FFFFFC19FFFFFFFDF5FFFFEDE7FFFFCC0FFFFFFB3A7FFFFFE2C7FF",
      INIT_3A => X"FFFFB01FFFF991BFF9FBFFFFFFFFFD6BFFFFFFFFFFFFF99FE3FFFFF83EFFFFE7",
      INIT_3B => X"E090FFFF8F31FFFFE7AFFFFFF267FFFFFFF00FFFFF359FFFFE1CFFFFFFECADFF",
      INIT_3C => X"FFFFB03FFFFFFFE7FFFFE607FFE7CFFFFFFFFFF5AFFFFFFFFFFFFFE63FC7FFFF",
      INIT_3D => X"9C7F8FFFFFFE7FFFFFFE7FFFFF1EFFFFFFCF8FFFFFFF8FBFFFFE927FFFE171FF",
      INIT_3E => X"FFFF1003FFFFFECEFFFFFFFB9FFFFF999FFFDBBFFFFFFFFFD6BFFFFFFFFFFFF8",
      INIT_3F => X"FFFFFFFFEE38FF1FFFFF893FFFFE00FFFDF93BFFFFFFBF3FFFFFFE3CFFFFF85D",
      INIT_40 => X"B3FFFFB327FF0F8FBFFFFFFB23FFFFFFE63FFFFE643FFF66FFFFFFFFFF5AFFFF",
      INIT_41 => X"FFFD6BFFFFFFFFFFFFF9CBFE7FFFFF267FFFF881FFE3CE4FFFFFFC7CFFFFFFFD",
      INIT_42 => X"F9FFFFFFD837FFFECCDFFC3F6BFFFFFFE427FFFFFFF9FFFFF880FF399BFFFFFF",
      INIT_43 => X"F12FFFFFFFFFF5AFFFFFFFFFFFFFE73FFC7FFFFCD3FFFFF787FF8F3C1FFFFFFB",
      INIT_44 => X"F93FFFFFE7F7FFFFFE090FFFF8093FF0FE21FFFFFF90DFFFFFFFE7FFFFE611F8",
      INIT_45 => X"7FFF98F7E78C3FFFFFFFFFD6BFFFFFFFFFFFFD9CEFE07FFFF10FFFFFDE4FFF3F",
      INIT_46 => X"FF01FFFCE00CFFFFFF87EFFFFFFFE7FFFFE3AEFFE7E3F7FFFFFECF3FFFFFF001",
      INIT_47 => X"3FFFFFC005FFFFF7E7DEFC7FFFFFFFFF5AFFFFFFFFFFFFE023C019FFFE401FFF",
      INIT_48 => X"FFFBFFFFFFFDF7FFFFBEF7FFF1FF3FDFFFFFFF9FFFFFBF7BFFFF9FFFFFFFFFBE",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFCF7FFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BF",
      INIT_4E => X"FFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFF",
      INIT_59 => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5",
      INIT_5B => X"FFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFEFFFFFFFE03FFA07FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFF",
      INIT_62 => X"FFFC7FFFFFFFFFFFFFFFFFFBFFFFFFF9FFFFF8FFFFFCFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFC7FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFEFFFFFFFC7FFFFF1FFFFF3FFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF5AFFFFFF",
      INIT_66 => X"FD6BFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFF3FFFFCF",
      INIT_67 => X"FFFFFFFF3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF1FFFFFFFF",
      INIT_6A => X"C7FFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFBFF",
      INIT_6B => X"FFFFFFEFFFFDFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFFDFFFFF",
      INIT_6D => X"FFFE3FFFFF13FFFFBFFFF1FFEFFFFFFFFFFFCFFFFDFFFFFFFFFFF1FFFFFFFFFF",
      INIT_6E => X"FFFFFFF7FFFFFDFFFFFC7FFFFFFFFDBFFFFFFFFD6BFFFFFFFFFFFFFFFFFFC7FF",
      INIT_6F => X"FFFFFF1FFFFFE33FFDFC0FFFFEFFFF99FF0F8FFF8FFFFF3FFF83FFFFE3FFFFC7",
      INIT_70 => X"FF87FFFF1FFFF07FE7FFFFC1FFFFF7FFFDFFFFF27FFFFFFFF5AFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFC7FFFFF8CFC0FFBFFFFFBFFFEF7FF3E7FFCCFFFF8FFFFA7FF",
      INIT_72 => X"E3FFFF1FF9FCDFFFFC7FFFD9FF9FF3FFA7FFFFCFFFF3FFFFF8FFFFFFFFD6BFFF",
      INIT_73 => X"FFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFE33F83FEFFFFFEFFFFC1FF0F8FFFBBFFF",
      INIT_74 => X"E3FFE0FFFF8FFFF8FF87FF9FFFF1FFFFF7FE7F8FFF9FFFFF3FFFCFF83F83FFFF",
      INIT_75 => X"C1FC0FFFFFFFFD6BFFFFFFFFFFFFFFFFFFC7FFFFF8CFFFFFCFFFFFBFFFF07F03",
      INIT_76 => X"FFFF19FDFFFFFF93FFFF3FFFC3FD5FE4FFFFC7FFFE1FFA7E3FFC3FFFFCFFFF0F",
      INIT_77 => X"FFF1FFFDFFFFF3FFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFE23FFFFE3FFFFE",
      INIT_78 => X"FFFEFFFFFBFFFC67F7FFFFF9CFFFFCFFFEFFFFFF39FFFF1FFFF07FEDFCFFC4FF",
      INIT_79 => X"27FFFF3FFFFFCFFFF47FFFCFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFC7FFFFF8DFF",
      INIT_7A => X"FFFFFF87FFFFF1FFFFEFFFFC9FEEFFFFFB3FFFE3FFFBBFFFFFE7FFFC7FFF8DFE",
      INIT_7B => X"F1FFFE77F8BFFFFCEFFFFF1FFF81FFFF33FFFFFFFF5AFFFFFFFFFFFFFFFFFFF1",
      INIT_7C => X"FFFFFFFFC7FFFFFE1FFFFFCFFFFFBFFFE1FF87FFFFE9FFFF8FFFE27FFFF1BFFF",
      INIT_7D => X"FFFFE1FFFFC7FFF9DFFBFFFFF13FFFFC7FFF5FFFFC0FFFFFFFFD6BFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFF1FFFFFFDFFFFFFDFFFFEFFFFE7FF1FFFFF8FFFFE3FFFE1",
      INIT_7F => X"FFF8FFFFFFFFFFCFFFFF1FFFF87FFFFFFFF0FFFFF1FFFCFFFFF87FFFFFFFF5AF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => addra(16),
      I1 => addra(17),
      O => \^o2\
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      I1 => I1(0),
      I2 => DOUTA(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \^o1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFD6BFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF",
      INIT_01 => X"0D7FFFFFFFFFE3FFFFFFFFFFFFFFFC7FFFF3FFFFFFFFC7FFFFC7FFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFEFFFFFFF",
      INIT_03 => X"FFBFFFFFFE01FFFFFFFFFF8FFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF1FFF",
      INIT_04 => X"FFFFFC7FFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFEFFFFFFFC0FFFFFFFFFFE3FFFFFFFFFFFFFFFCFFFFFFF807FFFFF",
      INIT_06 => X"FC00FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFF1FFFFFFF",
      INIT_07 => X"FE7FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF3FFFFF",
      INIT_08 => X"FFFC7FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF5AFFFFFFFF",
      INIT_0B => X"6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_0D => X"FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"1FFFFFFFFE7FFFFFFFF00FFFF8E8FFFFFFFFFC63FFFFFFFFCFFFFFFF77FFFEF7",
      INIT_0F => X"FC9CFFC1DFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFCB",
      INIT_10 => X"FFFFFFFF933FFFFFFFA27FFFFFFFD9CFFFE303FFFFFFFFE23FFFFFFFE405FFFF",
      INIT_11 => X"FF88F7FFFFF86FFF607FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25",
      INIT_12 => X"FFFFFFF980FFFFFFFFEFFFFFFFFD83FFFFFFFFF3FFFFC6BFFFFFFFFFFCFFFFFF",
      INIT_13 => X"FFF3FFFFFFFFC0FFFFFFFD3FFE41FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFF1F3FFFFFFFFBFFFFFFFFF6FFFFFFFFFCFFFFFD83FFFFFFF",
      INIT_15 => X"62FFFFFFFFF9DFFFFFFFFF31FFFFFE003FFA33FFFFFFFFF5AFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE79FFFFFFFFEFFFFFFFFFC7FFFFFFFC73FFFF8",
      INIT_17 => X"FF00CFFFE20FFFFFFFFFC001FFFFFFFC0FFFFFF9FCFFC8C3FFFFFFFFD6BFFFFF",
      INIT_18 => X"FF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE001FFFFFFFF1FFFFFF",
      INIT_19 => X"FE1BFFFFFFFFE7FFFFC60FFFFFFFFFFCFFFFFFFFC3CFFFFFE6CBFF870FFFFFFF",
      INIT_1A => X"4DFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFEFFFFFFF",
      INIT_1B => X"FFBFFFFFFFE070FFFFFFFF9FFFFFBEFFFFFFFFFFF3FFFFFFFF801FFFFF9B6FFC",
      INIT_1C => X"FFFE7DBFE007FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA5FFFFFFF",
      INIT_1D => X"ED3FFFFFFFFEFFFFFFFFE313FFFFFFFE1FFFBFE3FFFFFFFFFFDFFFFFFFFF8FFF",
      INIT_1E => X"FFFFFF7FFFFFF9B4FDEC1FFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INIT_1F => X"FFFFFFFF0700FFFFFFFFFBFFFFFFFFCF3FFFFFFFF8FFFC7FCFFFFFFFFFFF3FFF",
      INIT_20 => X"FFFFFDFFFFFFFFFDFFFFFFE6CBE3F11FFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFC99D9FFFFFFFFEFFFFFFFFF78FFFFFFFEE8FFF3FC3FFFFF",
      INIT_22 => X"EFDC0FFFFFFFFFF0FFFFFFFFF2FFFFFF93EF8ECEFFFFFFFFFD6BFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9CE13FFFFFFFF8FFFFFFFFCE7FFFFFFF2B3FF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFF",
      INIT_25 => X"FFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFD6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEBFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFCF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFE78FFFFC03FFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF013FFFF0E1FFFFA27FFFFFFFF",
      INIT_3F => X"9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFC07FFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFF9F47FFFFFF7FFFFF",
      INIT_41 => X"FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFF7FFFFFFFFC48FEFFFFFF983FFFFFFFFFFFFFFFFFFFFFFFEFFBFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFF8FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F9F3FFFFFCFE3FFFF9FFFFFFFFFFFFFF3",
      INIT_45 => X"FFFFFFFFEFFFFFFFFFFFFFFFFE3FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CE3EFFFFFE33CFFFFE7FFFFF",
      INIT_47 => X"FFF9FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFE61E73FFFFFF8F3F",
      INIT_49 => X"FFFFFE3FFFFFE7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFC7FCF",
      INIT_4B => X"FFFFF7FF3FFFFFFFFFFFFF9FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF",
      INIT_4D => X"FFFE7FFE3FFFFFDFFEFFFF7FFFFF87FE7FFFFFFFFFF9FFEFFFFFFEFFE7FF9FFF",
      INIT_4E => X"FF8FF81FF9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFBFFE0FFFFFF3FFBFFC0FF87FC1FFDFFFC7FFFFFC7FFBFFDFFC0",
      INIT_50 => X"FEFFF3FF57FC8FE3FFE1F99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFE7FF9CFE6FFC7FC7FF13FCCFF33FE7FFE5FF07FE2F",
      INIT_52 => X"3BF80FF9BFFBFF8FFF6FF5BFCFFF87F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE73F53FF4FF3FFF3FFE1FCFFF9FFF",
      INIT_54 => X"7F3FFE7FFDC7EEFFF1FFEFFE0FF83FE0FF1FFE5F9FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF7FFCFFCFFFCFFE0",
      INIT_56 => X"F9FFFBFF23FE7FFDFFE79FFFFFCFFFBFFD3FCCFF03FE7FF9FF3FFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE7BFFFFF3F",
      INIT_58 => X"9CFFFFFDFFE7FFE7FCEFFC7FF7FFCCFFFFFC3FFCFFE07F3FFCCFFCFFE7FE3FFF",
      INIT_59 => X"FF9FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF",
      INIT_5A => X"FFFFFF9FFE33FFFFFFFF9FFF8FF39FFDFFCFFF39FFFFF3BFF3FF81FCFFF73FF7",
      INIT_5B => X"FB1FC8FFCFFE7FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFE7FFC1FFFFFCFFC7FFE3FE47F21FE3FFC4FFFFFE67FFFFF3F",
      INIT_5D => X"81FFFFF9FFE1FF83FFBFF9FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFF9FFF8FFFFFFFFFBFFFCFFC3FE0FF8FFF87FFFFF",
      INIT_5F => X"FFF1FFFFFF1FFFFFF7FFC7FF7FFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFC7FFFFFFFFFFFFE3",
      INIT_61 => X"FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFF3FFFFF",
      INIT_63 => X"FFFCFFFF3FFFFFFFFE7FFFFFFFFFFFFFFFFE00001FE00003FC0003FFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFF3FFF8FFFFFFFFFCFFFFFFFFFFFFFF7FFC0000FF00001FF0000F",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_67 => X"FFFFFFFFF7FFFFFFFFFFFFC7FFE3FFFFFFFFE3FFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF73FFFFF",
      INIT_6A => X"F1207FFFFFDF9FFFFFF07FFC7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9207FFFFF3FCC6B90FFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFE289FFFFFE227FFFFE007FF959FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE441FFFFDC7F39EE73",
      INIT_6E => X"22BFE7FFDFFFFFFFFFFF8467FFFFFC8C3FFFFB74FF8CAFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97E7FFFF",
      INIT_70 => X"FE409FFFFECDFF9FFF7FFFFFFFFFFEF31FFFFFFA77FFFFDC9FFF0207FFFFFFFF",
      INIT_71 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFF9BE7FFFF907F87F1CFFFFFFFFFFFBCC7FFFFFE143FFFE0007FECA",
      INIT_73 => X"FE4DFFFA09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFE409FFFF3037C1FCE31FFFFFFFFFEC19FFFFFFA71FFF",
      INIT_75 => X"FFFE9CFFFFF907FFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93A7FFFC60DE67FF8FFFFFFFFFFFB1C7FF",
      INIT_77 => X"FFFEC73FFFFFE6037FFFF08FFF890FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4E9FFFFF87F99FFC3FFFFFFF",
      INIT_79 => X"E27FFFFFFFFC784E7FFFFF9985FFFFC707FE021FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC39327FFFFC8FFE7F",
      INIT_7B => X"FFE49FF9FF99FFFFFFFFF8E331FFFFFF073FFFFB09FFFBAB7FFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E449FF",
      INIT_7D => X"FFCB9FE7FFFC333FE7FCFBFFFFFFFFC79FE7FFFFFC1E7FFFE023FFEFCFFFFFFF",
      INIT_7E => X"879FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFF0E0F9FFFF9CE3F9F87E3FFFFFFFF9E6F1FFFFFFE79FFFF8707FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => I2(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^o1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(17),
      O => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \^ram_ena\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ram_ena <= \^ram_ena\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFC0FFF0BFFFFFC1FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"0FF9FFFC3FFF4FFFFC3FFFFFFFFFFFFFFFFFAFDBFFFCBFFFFFFFFFFFFFC3FF83",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFC3FFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => I1(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ram_ena\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(14),
      I3 => addra(16),
      O => \^ram_ena\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_1_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      I1(0) => I1(0),
      O1 => O1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      I1 => I1,
      I5(0) => I5(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11\
    port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      I1(0) => I1(0),
      O1 => O1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12\
    port map (
      DOADO(0) => DOADO(0),
      I1 => I1,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      I4(1 downto 0) => I4(1 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\
    port map (
      DOUTA(0) => DOUTA(0),
      I1 => I1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4\
    port map (
      DOUTA(0) => DOUTA(0),
      I1(0) => I1(0),
      I2 => I2,
      O1 => O1,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5\
    port map (
      I1 => I1,
      I3(0) => I3(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6\
    port map (
      DOUTA(0) => DOUTA(0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7\
    port map (
      DOUTA(0) => DOUTA(0),
      I1(0) => I1(0),
      O1 => O1,
      O2 => O2,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8\
    port map (
      I2(0) => I2(0),
      O1 => O1,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9\
    port map (
      I1(1 downto 0) => I1(1 downto 0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_generic_cstr is
  signal \n_0_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[11].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[12].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[13].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[5].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[6].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[9].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[10].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[7].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[8].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[9].ram.r\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\has_mux_a.A\: entity work.blk_mem_gen_1_blk_mem_gen_mux
    port map (
      DOADO(0) => \n_0_ramloop[13].ram.r\,
      I1(1) => \n_0_ramloop[10].ram.r\,
      I1(0) => \n_1_ramloop[10].ram.r\,
      I2(0) => \n_0_ramloop[9].ram.r\,
      I3(0) => \n_0_ramloop[6].ram.r\,
      I4(1) => \n_0_ramloop[3].ram.r\,
      I4(0) => \n_1_ramloop[3].ram.r\,
      I5(0) => \n_0_ramloop[2].ram.r\,
      I6 => \n_0_ramloop[12].ram.r\,
      I7 => \n_0_ramloop[8].ram.r\,
      I8 => \n_0_ramloop[5].ram.r\,
      I9 => \n_0_ramloop[1].ram.r\,
      O1(0) => sel_pipe_d1(2),
      addra(3 downto 0) => addra(17 downto 14),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_1_blk_mem_gen_prim_width
    port map (
      DOUTA(0) => p_0_out,
      ENA => \n_0_ramloop[7].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9\
    port map (
      I1(1) => \n_0_ramloop[10].ram.r\,
      I1(0) => \n_1_ramloop[10].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
\ramloop[11].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10\
    port map (
      DOUTA(0) => \n_0_ramloop[11].ram.r\,
      ENA => \n_0_ramloop[7].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11\
    port map (
      DOUTA(0) => \n_0_ramloop[11].ram.r\,
      ENA => \n_1_ramloop[8].ram.r\,
      I1(0) => sel_pipe_d1(2),
      O1 => \n_0_ramloop[12].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12\
    port map (
      DOADO(0) => \n_0_ramloop[13].ram.r\,
      I1 => \n_1_ramloop[9].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\
    port map (
      DOUTA(0) => p_0_out,
      ENA => \n_1_ramloop[8].ram.r\,
      I1(0) => sel_pipe_d1(2),
      O1 => \n_0_ramloop[1].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\
    port map (
      I1 => \n_1_ramloop[9].ram.r\,
      I5(0) => \n_0_ramloop[2].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\
    port map (
      I4(1) => \n_0_ramloop[3].ram.r\,
      I4(0) => \n_1_ramloop[3].ram.r\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\
    port map (
      DOUTA(0) => \n_0_ramloop[4].ram.r\,
      I1 => \n_0_ramloop[7].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4\
    port map (
      DOUTA(0) => \n_0_ramloop[4].ram.r\,
      I1(0) => sel_pipe_d1(2),
      I2 => \n_1_ramloop[8].ram.r\,
      O1 => \n_0_ramloop[5].ram.r\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5\
    port map (
      I1 => \n_1_ramloop[9].ram.r\,
      I3(0) => \n_0_ramloop[6].ram.r\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6\
    port map (
      DOUTA(0) => \n_1_ramloop[7].ram.r\,
      O1 => \n_0_ramloop[7].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7\
    port map (
      DOUTA(0) => \n_1_ramloop[7].ram.r\,
      I1(0) => sel_pipe_d1(2),
      O1 => \n_0_ramloop[8].ram.r\,
      O2 => \n_1_ramloop[8].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8\
    port map (
      I2(0) => \n_0_ramloop[9].ram.r\,
      O1 => \n_1_ramloop[9].ram.r\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_1_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_1_blk_mem_gen_generic_cstr
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end blk_mem_gen_1_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_1_blk_mem_gen_top
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_1.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_1.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 176802;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 176802;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 18;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 176802;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 176802;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 18;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "22";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     8.346747 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_1_blk_mem_gen_v8_2_synth
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_1 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_1 : entity is "blk_mem_gen_v8_2,Vivado 2014.4.1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_1 : entity is "blk_mem_gen_1,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of blk_mem_gen_1 : entity is "blk_mem_gen_1,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=blk_mem_gen_1.mif,C_INIT_FILE=blk_mem_gen_1.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=176802,C_READ_DEPTH_A=176802,C_ADDRA_WIDTH=18,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=176802,C_READ_DEPTH_B=176802,C_ADDRB_WIDTH=18,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=22,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     8.346747 mW}";
end blk_mem_gen_1;

architecture STRUCTURE of blk_mem_gen_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "22";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.346747 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 176802;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 176802;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 176802;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 176802;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\blk_mem_gen_1_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17) => '0',
      addrb(16) => '0',
      addrb(15) => '0',
      addrb(14) => '0',
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
