{"vcs1":{"timestamp_begin":1764072229.572892142, "rt":29.99, "ut":24.68, "st":1.25}}
{"vcselab":{"timestamp_begin":1764072259.863311207, "rt":0.80, "ut":0.45, "st":0.21}}
{"link":{"timestamp_begin":1764072260.854654121, "rt":1.25, "ut":0.67, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764072227.762023584}
{"VCS_COMP_START_TIME": 1764072227.762023584}
{"VCS_COMP_END_TIME": 1764072262.579855494}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb -ntb_opts uvm ./src/bus_item.sv ./src/bus_sequencer.sv ./src/bus_driver.sv ./src/my_seq.sv ./src/my_test.sv ./src/top.sv -o ./sim/simv"}
{"vcs1": {"peak_mem": 544220}}
{"vcselab": {"peak_mem": 237576}}
