// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2501[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2549[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception12560[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<371>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3527>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<436>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r308, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r308, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L20
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 9;
	or.b32  	%r309, %r3, %r1;
	or.b32  	%r310, %r309, %r5;
	mul.wide.u32 	%rd67, %r310, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r311, 1;
	st.global.u32 	[%rd6], %r311;
	setp.gt.u32 	%p3, %r300, 255;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r301, %r300;
	setp.gt.s32 	%p5, %r301, 511;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r301, %r300;
	and.b32  	%r312, %r6, 63;
	setp.ne.s32 	%p7, %r312, 0;
	setp.gt.u32 	%p8, %r302, 31;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r303, %r302;
	setp.lt.s32 	%p11, %r303, 64;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass40
	sub.s32 	%r313, %r303, %r302;
	mul.hi.s32 	%r314, %r6, 1374389535;
	shr.u32 	%r315, %r314, 31;
	shr.s32 	%r316, %r314, 3;
	add.s32 	%r317, %r316, %r315;
	setp.eq.s32 	%p13, %r313, %r317;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L261
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r304, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L263
	ld.param.u32 	%r305, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r305, %r304;
	setp.gt.s32 	%p16, %r305, 8192;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L273
	ld.param.u32 	%r306, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r305, %r304;
	and.b32  	%r318, %r7, 127;
	setp.ne.s32 	%p18, %r318, 0;
	setp.lt.s32 	%p19, %r306, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L279
	ld.param.u32 	%r307, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r307, %r306;
	setp.gt.s32 	%p22, %r307, 8192;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L289
	sub.s32 	%r319, %r307, %r306;
	and.b32  	%r320, %r319, 127;
	setp.eq.s32 	%p24, %r320, 0;
	setp.eq.s32 	%p25, %r319, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_13;
$L__BB0_197:                            // %pass149
	and.b32  	%r144, %r1, 3;
	shr.u32 	%r145, %r1, 2;
	mul.lo.s32 	%r321, %r144, %r145;
	and.b32  	%r322, %r321, 7;
	cvt.rn.f32.s32 	%f185, %r322;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p366, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_209;
// %bb.198:
	@%p366 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_199;
$L__BB0_205:
	mov.b32 	%r147, %f750;
	and.b32  	%r323, %r147, 8388607;
	or.b32  	%r3480, %r323, 1065353216;
	mov.b32 	%f745, %r3480;
	add.s32 	%r324, %r147, -1073741824;
	and.b32  	%r3481, %r324, -8388608;
	setp.eq.s32 	%p34, %r3481, 0;
	@%p34 bra 	$L__BB0_208;
// %bb.206:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_207:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r325, %r3481, 192937984;
	add.s32 	%r326, %r3480, %r325;
	mov.b32 	%f197, %r326;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3481, %r3481, %r325;
	mov.b32 	%r3480, %f745;
	setp.ne.s32 	%p35, %r3481, 0;
	setp.ne.s32 	%p36, %r3480, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_207;
$L__BB0_208:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r147, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_209;
$L__BB0_199:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r146, %f154;
	setp.lt.u32 	%p29, %r146, 1073741824;
	@%p29 bra 	$L__BB0_204;
// %bb.200:
	setp.lt.u32 	%p30, %r146, -2147483647;
	@%p30 bra 	$L__BB0_202;
// %bb.201:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_204;
$L__BB0_202:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_204;
// %bb.203:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_204:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_209:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r327, %f151;
	and.b32  	%r154, %r327, -2147483648;
	@%p39 bra 	$L__BB0_211;
// %bb.210:
	mov.b32 	%r328, %f746;
	or.b32  	%r329, %r154, %r328;
	mov.b32 	%f746, %r329;
$L__BB0_211:                            // %__nv_fmodf.exit
	shl.b32 	%r157, %r1, 1;
	and.b32  	%r344, %r157, 2;
	mul.lo.s32 	%r158, %r344, %r145;
	cvt.rn.f32.s32 	%f239, %r158;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p367, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p367 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r345, %r9, 8388607;
	or.b32  	%r3446, %r345, 1065353216;
	mov.b32 	%f705, %r3446;
	add.s32 	%r346, %r9, -1073741824;
	and.b32  	%r3447, %r346, -8388608;
	setp.eq.s32 	%p54, %r3447, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r347, %r3447, 192937984;
	add.s32 	%r348, %r3446, %r347;
	mov.b32 	%f251, %r348;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3447, %r3447, %r347;
	mov.b32 	%r3446, %f705;
	setp.ne.s32 	%p55, %r3447, 0;
	setp.ne.s32 	%p56, %r3446, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r349, %f168;
	and.b32  	%r16, %r349, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r350, %f706;
	or.b32  	%r351, %r16, %r350;
	mov.b32 	%f706, %r351;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r360, %r158, %r145;
	cvt.rn.f32.s32 	%f291, %r360;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p368, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p368 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r361, %r18, 8388607;
	or.b32  	%r3448, %r361, 1065353216;
	mov.b32 	%f709, %r3448;
	add.s32 	%r362, %r18, -1073741824;
	and.b32  	%r3449, %r362, -8388608;
	setp.eq.s32 	%p74, %r3449, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r363, %r3449, 192937984;
	add.s32 	%r364, %r3448, %r363;
	mov.b32 	%f303, %r364;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3449, %r3449, %r363;
	mov.b32 	%r3448, %f709;
	setp.ne.s32 	%p75, %r3449, 0;
	setp.ne.s32 	%p76, %r3448, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r365, %f18;
	and.b32  	%r25, %r365, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r366, %f710;
	or.b32  	%r367, %r25, %r366;
	mov.b32 	%f710, %r367;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r157, %r145;
	and.b32  	%r382, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r382;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p369, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p369 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r383, %r30, 8388607;
	or.b32  	%r3450, %r383, 1065353216;
	mov.b32 	%f713, %r3450;
	add.s32 	%r384, %r30, -1073741824;
	and.b32  	%r3451, %r384, -8388608;
	setp.eq.s32 	%p94, %r3451, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r385, %r3451, 192937984;
	add.s32 	%r386, %r3450, %r385;
	mov.b32 	%f357, %r386;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3451, %r3451, %r385;
	mov.b32 	%r3450, %f713;
	setp.ne.s32 	%p95, %r3451, 0;
	setp.ne.s32 	%p96, %r3450, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r387, %f35;
	and.b32  	%r37, %r387, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r388, %f714;
	or.b32  	%r389, %r37, %r388;
	mov.b32 	%f714, %r389;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r390, %f367;
	and.b32  	%r391, %r390, -2147483648;
	or.b32  	%r392, %r391, 1056964608;
	mov.b32 	%f368, %r392;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r393, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r394, %r393, 1;
	setp.eq.b32 	%p102, %r394, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r395, %r393, 2;
	setp.eq.s32 	%p103, %r395, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r396, %r393, 1;
	and.b32  	%r397, %r396, 2;
	setp.eq.s32 	%p104, %r397, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r398, %r28, %r145;
	and.b32  	%r399, %r398, 3;
	cvt.rn.f32.s32 	%f397, %r399;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p370, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p370 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r400, %r39, 8388607;
	or.b32  	%r3452, %r400, 1065353216;
	mov.b32 	%f717, %r3452;
	add.s32 	%r401, %r39, -1073741824;
	and.b32  	%r3453, %r401, -8388608;
	setp.eq.s32 	%p114, %r3453, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r402, %r3453, 192937984;
	add.s32 	%r403, %r3452, %r402;
	mov.b32 	%f409, %r403;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3453, %r3453, %r402;
	mov.b32 	%r3452, %f717;
	setp.ne.s32 	%p115, %r3453, 0;
	setp.ne.s32 	%p116, %r3452, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r404, %f54;
	and.b32  	%r46, %r404, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r405, %f718;
	or.b32  	%r406, %r46, %r405;
	mov.b32 	%f718, %r406;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r407, %f419;
	and.b32  	%r408, %r407, -2147483648;
	or.b32  	%r409, %r408, 1056964608;
	mov.b32 	%f420, %r409;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r410, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r411, %r410, 1;
	setp.eq.b32 	%p122, %r411, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r412, %r410, 2;
	setp.eq.s32 	%p123, %r412, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r413, %r410, 1;
	and.b32  	%r414, %r413, 2;
	setp.eq.s32 	%p124, %r414, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r1, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_219;
// %bb.72:
	@%p366 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_73;
$L__BB0_215:
	mov.b32 	%r160, %f750;
	and.b32  	%r421, %r160, 8388607;
	or.b32  	%r3482, %r421, 1065353216;
	mov.b32 	%f749, %r3482;
	add.s32 	%r422, %r160, -1073741824;
	and.b32  	%r3483, %r422, -8388608;
	setp.eq.s32 	%p135, %r3483, 0;
	@%p135 bra 	$L__BB0_218;
// %bb.216:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_217:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r423, %r3483, 192937984;
	add.s32 	%r424, %r3482, %r423;
	mov.b32 	%f459, %r424;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3483, %r3483, %r423;
	mov.b32 	%r3482, %f749;
	setp.ne.s32 	%p136, %r3483, 0;
	setp.ne.s32 	%p137, %r3482, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_217;
$L__BB0_218:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r160, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_219;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r159, %f171;
	setp.lt.u32 	%p130, %r159, 1073741824;
	@%p130 bra 	$L__BB0_214;
// %bb.74:
	setp.lt.u32 	%p131, %r159, -2147483647;
	@%p131 bra 	$L__BB0_212;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_214;
$L__BB0_212:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_214;
// %bb.213:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_214:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_219:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_221;
// %bb.220:
	mov.b32 	%r425, %f750;
	or.b32  	%r426, %r154, %r425;
	mov.b32 	%f750, %r426;
$L__BB0_221:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p367 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r441, %r51, 8388607;
	or.b32  	%r3454, %r441, 1065353216;
	mov.b32 	%f725, %r3454;
	add.s32 	%r442, %r51, -1073741824;
	and.b32  	%r3455, %r442, -8388608;
	setp.eq.s32 	%p155, %r3455, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r443, %r3455, 192937984;
	add.s32 	%r444, %r3454, %r443;
	mov.b32 	%f511, %r444;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3455, %r3455, %r443;
	mov.b32 	%r3454, %f725;
	setp.ne.s32 	%p156, %r3455, 0;
	setp.ne.s32 	%p157, %r3454, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r445, %f726;
	or.b32  	%r446, %r16, %r445;
	mov.b32 	%f726, %r446;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p368 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r455, %r59, 8388607;
	or.b32  	%r3456, %r455, 1065353216;
	mov.b32 	%f729, %r3456;
	add.s32 	%r456, %r59, -1073741824;
	and.b32  	%r3457, %r456, -8388608;
	setp.eq.s32 	%p175, %r3457, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r457, %r3457, 192937984;
	add.s32 	%r458, %r3456, %r457;
	mov.b32 	%f561, %r458;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3457, %r3457, %r457;
	mov.b32 	%r3456, %f729;
	setp.ne.s32 	%p176, %r3457, 0;
	setp.ne.s32 	%p177, %r3456, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r459, %f730;
	or.b32  	%r460, %r25, %r459;
	mov.b32 	%f730, %r460;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p369 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r475, %r69, 8388607;
	or.b32  	%r3458, %r475, 1065353216;
	mov.b32 	%f733, %r3458;
	add.s32 	%r476, %r69, -1073741824;
	and.b32  	%r3459, %r476, -8388608;
	setp.eq.s32 	%p195, %r3459, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r477, %r3459, 192937984;
	add.s32 	%r478, %r3458, %r477;
	mov.b32 	%f613, %r478;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3459, %r3459, %r477;
	mov.b32 	%r3458, %f733;
	setp.ne.s32 	%p196, %r3459, 0;
	setp.ne.s32 	%p197, %r3458, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r479, %f734;
	or.b32  	%r480, %r37, %r479;
	mov.b32 	%f734, %r480;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r481, %f623;
	and.b32  	%r482, %r481, -2147483648;
	or.b32  	%r483, %r482, 1056964608;
	mov.b32 	%f624, %r483;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r484, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r485, %r484, 1;
	setp.eq.b32 	%p204, %r485, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r486, %r484, 2;
	setp.eq.s32 	%p205, %r486, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r487, %r484, 1;
	and.b32  	%r488, %r487, 2;
	setp.eq.s32 	%p206, %r488, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p370 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r489, %r77, 8388607;
	or.b32  	%r3460, %r489, 1065353216;
	mov.b32 	%f737, %r3460;
	add.s32 	%r490, %r77, -1073741824;
	and.b32  	%r3461, %r490, -8388608;
	setp.eq.s32 	%p215, %r3461, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r491, %r3461, 192937984;
	add.s32 	%r492, %r3460, %r491;
	mov.b32 	%f663, %r492;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3461, %r3461, %r491;
	mov.b32 	%r3460, %f737;
	setp.ne.s32 	%p216, %r3461, 0;
	setp.ne.s32 	%p217, %r3460, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r493, %f738;
	or.b32  	%r494, %r46, %r493;
	mov.b32 	%f738, %r494;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r495, %f673;
	and.b32  	%r496, %r495, -2147483648;
	or.b32  	%r497, %r496, 1056964608;
	mov.b32 	%f674, %r497;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r498, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r499, %r498, 1;
	setp.eq.b32 	%p224, %r499, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r500, %r498, 2;
	setp.eq.s32 	%p225, %r500, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r501, %r498, 1;
	and.b32  	%r502, %r501, 2;
	setp.eq.s32 	%p226, %r502, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r1, 15;
	mov.u32 	%r169, 999999999;
	@%p229 bra 	$L__BB0_223;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r510, %r1, 4;
	and.b32  	%r511, %r510, 240;
	or.b32  	%r512, %r511, %r2;
	mul.wide.u32 	%rd68, %r512, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r513, [%rd69];
	shl.b32 	%r514, %r513, 16;
	cvt.s32.s16 	%r86, %r513;
	shr.s32 	%r87, %r513, 16;
	or.b32  	%r515, %r514, 65535;
	setp.lt.u32 	%p230, %r515, 1114111;
	setp.lt.u32 	%p231, %r513, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_135;
$L__BB0_222:                            // %L1257
	mul.lo.s32 	%r519, %r87, 546;
	mad.lo.s32 	%r169, %r86, 33, %r519;
$L__BB0_223:                            // %pass555
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r336, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r337, %r336, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r433, %f469;
	or.b32  	%r338, %r337, 1056964608;
	mov.b32 	%r352, %f261;
	mov.b32 	%r374, %f313;
	and.b32  	%r434, %r433, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r338;
	and.b32  	%r353, %r352, -2147483648;
	and.b32  	%r375, %r374, -2147483648;
	or.b32  	%r435, %r434, 1056964608;
	mov.b32 	%r447, %f521;
	mov.b32 	%r467, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r354, %r353, 1056964608;
	or.b32  	%r376, %r375, 1056964608;
	mov.b32 	%f470, %r435;
	and.b32  	%r448, %r447, -2147483648;
	and.b32  	%r468, %r467, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r354;
	mov.b32 	%f314, %r376;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r449, %r448, 1056964608;
	or.b32  	%r469, %r468, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r449;
	mov.b32 	%f572, %r469;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r339, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r340, %r339, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r436, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r340, 1;
	cvt.rzi.s32.f32 	%r355, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r377, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r437, %r436, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r341, %r339, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r356, %r355, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r378, %r377, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r437, 1;
	cvt.rzi.s32.f32 	%r450, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r470, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r341, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r342, %r339, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r356, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r378, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r438, %r436, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r451, %r450, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r471, %r470, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r343, %r342, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r357, %r355, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r379, %r377, 2;
	setp.eq.s32 	%p145, %r438, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r439, %r436, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r451, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r471, 1;
	setp.eq.s32 	%p44, %r343, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r357, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r358, %r355, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r379, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r380, %r377, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r440, %r439, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r452, %r450, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r472, %r470, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r359, %r358, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r381, %r380, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r440, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r452, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r453, %r450, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r472, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r473, %r470, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r359, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r381, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r454, %r453, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r474, %r473, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r332, %f238;
	mov.b32 	%r335, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r454, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r474, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r331, %r335, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r429, %f500;
	mov.b32 	%r432, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r330, %r332, %r331;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r335, %r332;
	// end inline asm
	mov.b32 	%r370, %f344;
	mov.b32 	%r369, %f17;
	mov.b32 	%r373, %f341;
	mov.b32 	%r372, %f16;
	mov.b32 	%r416, %f75;
	mov.b32 	%r417, %f77;
	mov.b32 	%r419, %f76;
	mov.b32 	%r420, %f78;
	xor.b32  	%r428, %r432, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r368, %r370, %r369;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r371, %r373, %r372;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r415, %r417, %r416;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r418, %r420, %r419;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r427, %r429, %r428;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r430, %r432, %r429;
	// end inline asm
	mov.b32 	%r463, %f602;
	mov.b32 	%r462, %f95;
	mov.b32 	%r466, %f599;
	mov.b32 	%r465, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r461, %r463, %r462;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r464, %r466, %r465;
	// end inline asm
	mov.b32 	%r504, %f147;
	mov.b32 	%r505, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r503, %r505, %r504;
	// end inline asm
	mov.b32 	%r507, %f148;
	mov.b32 	%r508, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r506, %r508, %r507;
	// end inline asm
	shl.b32 	%r521, %r2, 1;
	shl.b32 	%r522, %r1, 6;
	and.b32  	%r523, %r522, 192;
	shr.u32 	%r524, %r1, 3;
	and.b32  	%r525, %r524, 2;
	and.b32  	%r526, %r145, 1;
	or.b32  	%r527, %r525, %r526;
	shl.b32 	%r528, %r527, 4;
	bfe.u32 	%r529, %r1, 3, 1;
	and.b32  	%r530, %r521, 14;
	or.b32  	%r531, %r530, %r529;
	or.b32  	%r532, %r528, %r523;
	or.b32  	%r533, %r532, %r531;
	or.b32  	%r534, %r533, %r5;
	mul.wide.u32 	%rd75, %r534, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r170, [%rd76];
	ld.global.u32 	%r171, [%rd76+1024];
	shl.b32 	%r535, %r300, 20;
	shl.b32 	%r536, %r304, 7;
	add.s32 	%r172, %r536, %r535;
	shl.b32 	%r537, %r1, 2;
	and.b32  	%r173, %r537, 60;
	and.b32  	%r174, %r537, 64;
	shl.b32 	%r175, %r4, 7;
	and.b32  	%r176, %r1, 16;
	shr.u32 	%r538, %r1, 4;
	and.b32  	%r539, %r157, 30;
	or.b32  	%r540, %r539, %r538;
	mul.lo.s32 	%r541, %r540, 257;
	and.b32  	%r542, %r3, 224;
	shr.u32 	%r543, %r2, 3;
	mad.lo.s32 	%r544, %r543, 257, %r542;
	or.b32  	%r545, %r543, 2;
	mad.lo.s32 	%r546, %r545, 257, %r542;
	or.b32  	%r547, %r543, 4;
	mad.lo.s32 	%r548, %r547, 257, %r542;
	or.b32  	%r549, %r543, 6;
	mad.lo.s32 	%r550, %r549, 257, %r542;
	or.b32  	%r551, %r543, 8;
	mad.lo.s32 	%r552, %r551, 257, %r542;
	or.b32  	%r553, %r543, 10;
	mad.lo.s32 	%r554, %r553, 257, %r542;
	or.b32  	%r555, %r543, 12;
	mad.lo.s32 	%r556, %r555, 257, %r542;
	or.b32  	%r557, %r543, 14;
	mad.lo.s32 	%r558, %r557, 257, %r542;
	or.b32  	%r559, %r543, 16;
	mad.lo.s32 	%r560, %r559, 257, %r542;
	or.b32  	%r561, %r543, 18;
	mad.lo.s32 	%r562, %r561, 257, %r542;
	or.b32  	%r563, %r543, 20;
	mad.lo.s32 	%r564, %r563, 257, %r542;
	or.b32  	%r565, %r543, 22;
	mad.lo.s32 	%r566, %r565, 257, %r542;
	or.b32  	%r567, %r543, 24;
	mad.lo.s32 	%r568, %r567, 257, %r542;
	or.b32  	%r569, %r543, 26;
	mad.lo.s32 	%r570, %r569, 257, %r542;
	or.b32  	%r571, %r543, 28;
	mad.lo.s32 	%r572, %r571, 257, %r542;
	or.b32  	%r573, %r543, 30;
	mad.lo.s32 	%r574, %r573, 257, %r542;
	mul.lo.s32 	%r575, %r144, 2184;
	mad.lo.s32 	%r576, %r531, 33, %r575;
	mad.lo.s32 	%r577, %r527, 546, %r576;
	setp.lt.u32 	%p233, %r1, 4;
	setp.eq.s32 	%p234, %r145, 4;
	setp.eq.s32 	%p235, %r145, 5;
	mul.lo.s32 	%r578, %r543, 258;
	and.b32  	%r579, %r2, 1;
	neg.s32 	%r580, %r579;
	setp.eq.b32 	%p236, %r579, 1;
	and.b32  	%r581, %r580, 2064;
	bfe.s32 	%r582, %r2, 1, 1;
	and.b32  	%r583, %r2, 2;
	setp.eq.s32 	%p237, %r583, 0;
	and.b32  	%r584, %r582, 1032;
	and.b32  	%r585, %r537, 12;
	bfe.s32 	%r586, %r1, 3, 1;
	and.b32  	%r587, %r1, 8;
	setp.eq.s32 	%p238, %r587, 0;
	and.b32  	%r588, %r586, 4144;
	bfe.s32 	%r589, %r2, 2, 1;
	and.b32  	%r590, %r2, 4;
	setp.eq.s32 	%p239, %r590, 0;
	and.b32  	%r591, %r589, 516;
	add.s32 	%r592, %r527, %r578;
	add.s32 	%r593, %r592, %r585;
	add.s32 	%r594, %r593, %r581;
	add.s32 	%r595, %r594, %r584;
	add.s32 	%r596, %r595, %r588;
	add.s32 	%r597, %r596, %r591;
	mul.wide.u32 	%rd77, %r597, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	selp.b64 	%rd79, 0, 516, %p239;
	selp.b64 	%rd80, 0, 4144, %p238;
	selp.b64 	%rd81, 0, 1032, %p237;
	selp.b64 	%rd82, 2064, 0, %p236;
	cvt.u64.u32 	%rd83, %r585;
	cvt.u64.u32 	%rd84, %r578;
	cvt.u64.u32 	%rd85, %r527;
	add.s64 	%rd86, %rd85, %rd84;
	add.s64 	%rd87, %rd86, %rd83;
	add.s64 	%rd88, %rd87, %rd82;
	add.s64 	%rd89, %rd88, %rd81;
	add.s64 	%rd90, %rd89, %rd80;
	add.s64 	%rd91, %rd90, %rd79;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd8, %rd78, %rd92;
	shl.b32 	%r598, %r302, 22;
	shl.b32 	%r599, %r306, 9;
	add.s32 	%r600, %r599, %r598;
	or.b32  	%r601, %r176, %r3;
	and.b32  	%r602, %r1, 15;
	or.b32  	%r603, %r601, %r602;
	or.b32  	%r177, %r603, %r5;
	cvt.s64.s32 	%rd9, %r600;
	add.s32 	%r604, %r2, %r541;
	mul.wide.u32 	%rd93, %r604, 4;
	add.s64 	%rd10, %rd78, %rd93;
	cvt.u64.u32 	%rd94, %r2;
	cvt.u64.u32 	%rd11, %r541;
	add.s64 	%rd95, %rd11, %rd94;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd12, %rd78, %rd96;
	add.s32 	%r605, %r544, %r1;
	mul.wide.u32 	%rd97, %r605, 4;
	add.s64 	%rd13, %rd78, %rd97;
	add.s32 	%r606, %r546, %r1;
	mul.wide.u32 	%rd98, %r606, 4;
	add.s64 	%rd14, %rd78, %rd98;
	add.s32 	%r607, %r548, %r1;
	mul.wide.u32 	%rd99, %r607, 4;
	add.s64 	%rd15, %rd78, %rd99;
	add.s32 	%r608, %r550, %r1;
	mul.wide.u32 	%rd100, %r608, 4;
	add.s64 	%rd16, %rd78, %rd100;
	add.s32 	%r609, %r552, %r1;
	mul.wide.u32 	%rd101, %r609, 4;
	add.s64 	%rd17, %rd78, %rd101;
	add.s32 	%r610, %r554, %r1;
	mul.wide.u32 	%rd102, %r610, 4;
	add.s64 	%rd18, %rd78, %rd102;
	add.s32 	%r611, %r556, %r1;
	mul.wide.u32 	%rd103, %r611, 4;
	add.s64 	%rd19, %rd78, %rd103;
	add.s32 	%r612, %r558, %r1;
	mul.wide.u32 	%rd104, %r612, 4;
	add.s64 	%rd20, %rd78, %rd104;
	add.s32 	%r613, %r560, %r1;
	mul.wide.u32 	%rd105, %r613, 4;
	add.s64 	%rd21, %rd78, %rd105;
	add.s32 	%r614, %r562, %r1;
	mul.wide.u32 	%rd106, %r614, 4;
	add.s64 	%rd22, %rd78, %rd106;
	add.s32 	%r615, %r564, %r1;
	mul.wide.u32 	%rd107, %r615, 4;
	add.s64 	%rd23, %rd78, %rd107;
	add.s32 	%r616, %r566, %r1;
	mul.wide.u32 	%rd108, %r616, 4;
	add.s64 	%rd24, %rd78, %rd108;
	add.s32 	%r617, %r568, %r1;
	mul.wide.u32 	%rd109, %r617, 4;
	add.s64 	%rd25, %rd78, %rd109;
	add.s32 	%r618, %r570, %r1;
	mul.wide.u32 	%rd110, %r618, 4;
	add.s64 	%rd26, %rd78, %rd110;
	add.s32 	%r619, %r572, %r1;
	mul.wide.u32 	%rd111, %r619, 4;
	add.s64 	%rd27, %rd78, %rd111;
	add.s32 	%r620, %r574, %r1;
	mul.wide.u32 	%rd112, %r620, 4;
	add.s64 	%rd28, %rd78, %rd112;
	add.s32 	%r621, %r577, %r543;
	mul.wide.u32 	%rd113, %r621, 4;
	add.s64 	%rd29, %rd78, %rd113;
	add.s32 	%r622, %r577, %r545;
	mul.wide.u32 	%rd114, %r622, 4;
	add.s64 	%rd30, %rd78, %rd114;
	add.s32 	%r623, %r577, %r547;
	mul.wide.u32 	%rd115, %r623, 4;
	add.s64 	%rd31, %rd78, %rd115;
	add.s32 	%r624, %r577, %r549;
	mul.wide.u32 	%rd116, %r624, 4;
	add.s64 	%rd32, %rd78, %rd116;
	add.s32 	%r625, %r577, %r551;
	mul.wide.u32 	%rd117, %r625, 4;
	add.s64 	%rd33, %rd78, %rd117;
	add.s32 	%r626, %r577, %r553;
	mul.wide.u32 	%rd118, %r626, 4;
	add.s64 	%rd34, %rd78, %rd118;
	add.s32 	%r627, %r577, %r555;
	mul.wide.u32 	%rd119, %r627, 4;
	add.s64 	%rd35, %rd78, %rd119;
	add.s32 	%r628, %r577, %r557;
	mul.wide.u32 	%rd120, %r628, 4;
	add.s64 	%rd36, %rd78, %rd120;
	add.s32 	%r629, %r577, %r559;
	mul.wide.u32 	%rd121, %r629, 4;
	add.s64 	%rd37, %rd78, %rd121;
	add.s32 	%r630, %r577, %r561;
	mul.wide.u32 	%rd122, %r630, 4;
	add.s64 	%rd38, %rd78, %rd122;
	add.s32 	%r631, %r577, %r563;
	mul.wide.u32 	%rd123, %r631, 4;
	add.s64 	%rd39, %rd78, %rd123;
	add.s32 	%r632, %r577, %r565;
	mul.wide.u32 	%rd124, %r632, 4;
	add.s64 	%rd40, %rd78, %rd124;
	add.s32 	%r633, %r577, %r567;
	mul.wide.u32 	%rd125, %r633, 4;
	add.s64 	%rd41, %rd78, %rd125;
	add.s32 	%r634, %r577, %r569;
	mul.wide.u32 	%rd126, %r634, 4;
	add.s64 	%rd42, %rd78, %rd126;
	add.s32 	%r635, %r577, %r571;
	mul.wide.u32 	%rd127, %r635, 4;
	add.s64 	%rd43, %rd78, %rd127;
	add.s32 	%r636, %r577, %r573;
	mul.wide.u32 	%rd128, %r636, 4;
	add.s64 	%rd44, %rd78, %rd128;
	add.s32 	%r637, %r145, -1;
	setp.lt.u32 	%p240, %r637, 3;
	or.pred  	%p241, %p233, %p240;
	or.pred  	%p242, %p241, %p234;
	and.b32  	%r638, %r1, 24;
	setp.eq.s32 	%p243, %r638, 24;
	or.pred  	%p244, %p235, %p243;
	selp.b32 	%r178, 1145324612, -286331154, %p241;
	or.pred  	%p1, %p242, %p244;
	add.s32 	%r639, %r597, 32;
	mul.wide.u32 	%rd129, %r639, 4;
	add.s64 	%rd45, %rd78, %rd129;
	add.s32 	%r640, %r597, 48;
	mul.wide.u32 	%rd130, %r640, 4;
	add.s64 	%rd46, %rd78, %rd130;
	add.s32 	%r641, %r597, 64;
	mul.wide.u32 	%rd131, %r641, 4;
	add.s64 	%rd47, %rd78, %rd131;
	add.s32 	%r642, %r597, 80;
	mul.wide.u32 	%rd132, %r642, 4;
	add.s64 	%rd48, %rd78, %rd132;
	add.s32 	%r643, %r597, 96;
	mul.wide.u32 	%rd133, %r643, 4;
	add.s64 	%rd49, %rd78, %rd133;
	add.s32 	%r644, %r597, 112;
	mul.wide.u32 	%rd134, %r644, 4;
	add.s64 	%rd50, %rd78, %rd134;
	add.s32 	%r645, %r597, 128;
	mul.wide.u32 	%rd135, %r645, 4;
	add.s64 	%rd51, %rd78, %rd135;
	add.s32 	%r646, %r597, 144;
	mul.wide.u32 	%rd136, %r646, 4;
	add.s64 	%rd52, %rd78, %rd136;
	add.s32 	%r647, %r597, 160;
	mul.wide.u32 	%rd137, %r647, 4;
	add.s64 	%rd53, %rd78, %rd137;
	add.s32 	%r648, %r597, 176;
	mul.wide.u32 	%rd138, %r648, 4;
	add.s64 	%rd54, %rd78, %rd138;
	add.s32 	%r649, %r597, 192;
	mul.wide.u32 	%rd139, %r649, 4;
	add.s64 	%rd55, %rd78, %rd139;
	add.s32 	%r650, %r597, 208;
	mul.wide.u32 	%rd140, %r650, 4;
	add.s64 	%rd56, %rd78, %rd140;
	add.s32 	%r651, %r597, 224;
	mul.wide.u32 	%rd141, %r651, 4;
	add.s64 	%rd57, %rd78, %rd141;
	add.s32 	%r652, %r597, 240;
	mul.wide.u32 	%rd142, %r652, 4;
	add.s64 	%rd58, %rd78, %rd142;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p246, %r176, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3474, %r89;
	mov.u32 	%r3475, %r89;
	mov.u32 	%r3476, %r89;
	bra.uni 	$L__BB0_224;
$L__BB0_195:                            // %L32557
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r143, %r89, 64;
	setp.ne.s32 	%p365, %r89, 192;
	mov.u32 	%r89, %r143;
	@%p365 bra 	$L__BB0_224;
	bra.uni 	$L__BB0_196;
$L__BB0_224:                            // %L1614
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_242 Depth 2
                                        //     Child Loop BB0_170 Depth 2
	add.s32 	%r653, %r89, %r300;
	setp.lt.s32 	%p245, %r653, %r301;
	@%p245 bra 	$L__BB0_225;
	bra.uni 	$L__BB0_196;
$L__BB0_225:                            // %pass761
                                        //   in Loop: Header=BB0_224 Depth=1
	cvt.u32.u64 	%r846, %rd11;
	or.b32  	%r847, %r89, %r2;
	shl.b32 	%r848, %r847, 20;
	and.b32  	%r849, %r848, 217055232;
	or.b32  	%r850, %r849, %r173;
	or.b32  	%r851, %r850, %r174;
	or.b32  	%r852, %r851, %r175;
	add.s32 	%r853, %r172, %r852;
	shr.s32 	%r854, %r853, 31;
	shr.u32 	%r855, %r854, 4;
	add.s32 	%r856, %r853, %r855;
	shr.s32 	%r857, %r856, 28;
	setp.lt.s32 	%p247, %r853, 0;
	and.b32  	%r858, %r856, -268435456;
	setp.ne.s32 	%p248, %r858, %r853;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r859, 1, 0, %p249;
	sub.s32 	%r860, %r859, %r857;
	shl.b32 	%r861, %r860, 28;
	add.s32 	%r862, %r861, %r853;
	mul.wide.s32 	%rd143, %r862, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r863, %r864, %r865, %r866}, [%rd144];
	or.b32  	%r867, %r847, 16;
	shl.b32 	%r868, %r867, 20;
	and.b32  	%r869, %r868, 233832448;
	or.b32  	%r870, %r869, %r173;
	or.b32  	%r871, %r870, %r174;
	or.b32  	%r872, %r871, %r175;
	add.s32 	%r873, %r172, %r872;
	shr.s32 	%r874, %r873, 31;
	shr.u32 	%r875, %r874, 4;
	add.s32 	%r876, %r873, %r875;
	shr.s32 	%r877, %r876, 28;
	setp.lt.s32 	%p250, %r873, 0;
	and.b32  	%r878, %r876, -268435456;
	setp.ne.s32 	%p251, %r878, %r873;
	and.pred  	%p252, %p250, %p251;
	selp.u32 	%r879, 1, 0, %p252;
	sub.s32 	%r880, %r879, %r877;
	shl.b32 	%r881, %r880, 28;
	add.s32 	%r882, %r881, %r873;
	mul.wide.s32 	%rd145, %r882, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r883, %r884, %r885, %r886}, [%rd146];
	and.b32  	%r887, %r89, 192;
	or.b32  	%r888, %r2, %r887;
	shl.b32 	%r889, %r888, 20;
	or.b32  	%r890, %r889, %r173;
	or.b32  	%r891, %r890, %r174;
	or.b32  	%r892, %r891, %r175;
	or.b32  	%r893, %r892, 33554432;
	add.s32 	%r894, %r172, %r893;
	shr.s32 	%r895, %r894, 31;
	shr.u32 	%r896, %r895, 4;
	add.s32 	%r897, %r894, %r896;
	shr.s32 	%r898, %r897, 28;
	setp.lt.s32 	%p253, %r894, 0;
	and.b32  	%r899, %r897, -268435456;
	setp.ne.s32 	%p254, %r899, %r894;
	and.pred  	%p255, %p253, %p254;
	selp.u32 	%r900, 1, 0, %p255;
	sub.s32 	%r901, %r900, %r898;
	shl.b32 	%r902, %r901, 28;
	add.s32 	%r903, %r902, %r894;
	mul.wide.s32 	%rd147, %r903, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.global.v4.u32 	{%r904, %r905, %r906, %r907}, [%rd148];
	or.b32  	%r908, %r892, 50331648;
	add.s32 	%r909, %r172, %r908;
	shr.s32 	%r910, %r909, 31;
	shr.u32 	%r911, %r910, 4;
	add.s32 	%r912, %r909, %r911;
	shr.s32 	%r913, %r912, 28;
	setp.lt.s32 	%p256, %r909, 0;
	and.b32  	%r914, %r912, -268435456;
	setp.ne.s32 	%p257, %r914, %r909;
	and.pred  	%p258, %p256, %p257;
	selp.u32 	%r915, 1, 0, %p258;
	sub.s32 	%r916, %r915, %r913;
	shl.b32 	%r917, %r916, 28;
	add.s32 	%r918, %r917, %r909;
	mul.wide.s32 	%rd149, %r918, 4;
	add.s64 	%rd150, %rd3, %rd149;
	ld.global.v4.u32 	{%r919, %r920, %r921, %r922}, [%rd150];
	selp.b32 	%r923, %r865, %r863, %p246;
	shfl.sync.bfly.b32	%r924, %r923, 16, 31, -1;
	selp.b32 	%r656, %r863, %r924, %p246;
	selp.b32 	%r661, %r924, %r865, %p246;
	selp.b32 	%r925, %r866, %r864, %p246;
	shfl.sync.bfly.b32	%r926, %r925, 16, 31, -1;
	selp.b32 	%r664, %r864, %r926, %p246;
	selp.b32 	%r669, %r926, %r866, %p246;
	selp.b32 	%r927, %r885, %r883, %p246;
	shfl.sync.bfly.b32	%r928, %r927, 16, 31, -1;
	selp.b32 	%r672, %r883, %r928, %p246;
	selp.b32 	%r677, %r928, %r885, %p246;
	selp.b32 	%r929, %r886, %r884, %p246;
	shfl.sync.bfly.b32	%r930, %r929, 16, 31, -1;
	selp.b32 	%r680, %r884, %r930, %p246;
	selp.b32 	%r685, %r930, %r886, %p246;
	selp.b32 	%r931, %r906, %r904, %p246;
	shfl.sync.bfly.b32	%r932, %r931, 16, 31, -1;
	selp.b32 	%r688, %r904, %r932, %p246;
	selp.b32 	%r693, %r932, %r906, %p246;
	selp.b32 	%r933, %r907, %r905, %p246;
	shfl.sync.bfly.b32	%r934, %r933, 16, 31, -1;
	selp.b32 	%r696, %r905, %r934, %p246;
	selp.b32 	%r701, %r934, %r907, %p246;
	selp.b32 	%r935, %r921, %r919, %p246;
	shfl.sync.bfly.b32	%r936, %r935, 16, 31, -1;
	selp.b32 	%r704, %r919, %r936, %p246;
	selp.b32 	%r709, %r936, %r921, %p246;
	selp.b32 	%r937, %r922, %r920, %p246;
	shfl.sync.bfly.b32	%r938, %r937, 16, 31, -1;
	selp.b32 	%r712, %r920, %r938, %p246;
	selp.b32 	%r717, %r938, %r922, %p246;
	shl.b32 	%r657, %r661, 4;
	mov.u32 	%r655, 252645135;
	// begin inline asm
	lop3.b32 %r719, %r655, %r656, %r657, 202;
	// end inline asm
	shr.u32 	%r660, %r656, 4;
	// begin inline asm
	lop3.b32 %r735, %r655, %r660, %r661, 202;
	// end inline asm
	shl.b32 	%r665, %r669, 4;
	// begin inline asm
	lop3.b32 %r727, %r655, %r664, %r665, 202;
	// end inline asm
	shr.u32 	%r668, %r664, 4;
	// begin inline asm
	lop3.b32 %r743, %r655, %r668, %r669, 202;
	// end inline asm
	shl.b32 	%r673, %r677, 4;
	// begin inline asm
	lop3.b32 %r751, %r655, %r672, %r673, 202;
	// end inline asm
	shr.u32 	%r676, %r672, 4;
	// begin inline asm
	lop3.b32 %r767, %r655, %r676, %r677, 202;
	// end inline asm
	shl.b32 	%r681, %r685, 4;
	// begin inline asm
	lop3.b32 %r759, %r655, %r680, %r681, 202;
	// end inline asm
	shr.u32 	%r684, %r680, 4;
	// begin inline asm
	lop3.b32 %r775, %r655, %r684, %r685, 202;
	// end inline asm
	shl.b32 	%r689, %r693, 4;
	// begin inline asm
	lop3.b32 %r720, %r655, %r688, %r689, 202;
	// end inline asm
	shr.u32 	%r692, %r688, 4;
	// begin inline asm
	lop3.b32 %r736, %r655, %r692, %r693, 202;
	// end inline asm
	shl.b32 	%r697, %r701, 4;
	// begin inline asm
	lop3.b32 %r728, %r655, %r696, %r697, 202;
	// end inline asm
	shr.u32 	%r700, %r696, 4;
	// begin inline asm
	lop3.b32 %r744, %r655, %r700, %r701, 202;
	// end inline asm
	shl.b32 	%r705, %r709, 4;
	// begin inline asm
	lop3.b32 %r752, %r655, %r704, %r705, 202;
	// end inline asm
	shr.u32 	%r708, %r704, 4;
	// begin inline asm
	lop3.b32 %r768, %r655, %r708, %r709, 202;
	// end inline asm
	shl.b32 	%r713, %r717, 4;
	// begin inline asm
	lop3.b32 %r760, %r655, %r712, %r713, 202;
	// end inline asm
	shr.u32 	%r716, %r712, 4;
	// begin inline asm
	lop3.b32 %r776, %r655, %r716, %r717, 202;
	// end inline asm
	mov.u32 	%r721, 25152;
	// begin inline asm
	prmt.b32 %r783, %r719, %r720, %r721;
	// end inline asm
	mov.u32 	%r725, 29521;
	// begin inline asm
	prmt.b32 %r815, %r719, %r720, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r727, %r728, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r823, %r727, %r728, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r784, %r735, %r736, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r816, %r735, %r736, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r792, %r743, %r744, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r824, %r743, %r744, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r751, %r752, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r831, %r751, %r752, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r759, %r760, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r759, %r760, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r800, %r767, %r768, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r832, %r767, %r768, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r808, %r775, %r776, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r840, %r775, %r776, %r725;
	// end inline asm
	mov.u32 	%r785, 21520;
	// begin inline asm
	prmt.b32 %r782, %r783, %r784, %r785;
	// end inline asm
	mov.u32 	%r789, 30258;
	// begin inline asm
	prmt.b32 %r786, %r783, %r784, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r791, %r792, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r794, %r791, %r792, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r799, %r800, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r799, %r800, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r807, %r808, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r807, %r808, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r815, %r816, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r818, %r815, %r816, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r823, %r824, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r826, %r823, %r824, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r831, %r832, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r834, %r831, %r832, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r839, %r840, %r785;
	// end inline asm
	// begin inline asm
	prmt.b32 %r842, %r839, %r840, %r789;
	// end inline asm
	st.shared.u32 	[%rd10], %r782;
	st.shared.u32 	[%rd12+512], %r790;
	st.shared.u32 	[%rd12+256], %r786;
	st.shared.u32 	[%rd12+768], %r794;
	and.b32  	%r939, %r867, 31;
	add.s32 	%r940, %r939, %r846;
	mul.wide.u32 	%rd151, %r940, 4;
	add.s64 	%rd153, %rd78, %rd151;
	st.shared.u32 	[%rd153], %r798;
	cvt.u64.u32 	%rd154, %r939;
	add.s64 	%rd155, %rd11, %rd154;
	shl.b64 	%rd156, %rd155, 2;
	add.s64 	%rd157, %rd78, %rd156;
	st.shared.u32 	[%rd157+512], %r806;
	st.shared.u32 	[%rd157+256], %r802;
	st.shared.u32 	[%rd157+768], %r810;
	st.shared.u32 	[%rd12+128], %r814;
	st.shared.u32 	[%rd12+640], %r822;
	st.shared.u32 	[%rd12+384], %r818;
	st.shared.u32 	[%rd12+896], %r826;
	st.shared.u32 	[%rd157+128], %r830;
	st.shared.u32 	[%rd157+640], %r838;
	st.shared.u32 	[%rd157+384], %r834;
	st.shared.u32 	[%rd157+896], %r842;
	bar.sync 	0;
	ld.shared.u32 	%r179, [%rd13];
	ld.shared.u32 	%r180, [%rd14];
	ld.shared.u32 	%r181, [%rd15];
	ld.shared.u32 	%r182, [%rd16];
	ld.shared.u32 	%r183, [%rd17];
	ld.shared.u32 	%r184, [%rd18];
	ld.shared.u32 	%r185, [%rd19];
	ld.shared.u32 	%r186, [%rd20];
	ld.shared.u32 	%r187, [%rd21];
	ld.shared.u32 	%r188, [%rd22];
	ld.shared.u32 	%r189, [%rd23];
	ld.shared.u32 	%r190, [%rd24];
	ld.shared.u32 	%r191, [%rd25];
	ld.shared.u32 	%r192, [%rd26];
	ld.shared.u32 	%r193, [%rd27];
	ld.shared.u32 	%r194, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r195, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r196, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r197, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r198, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r199, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r200, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r201, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r202, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r203, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r204, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r205, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r206, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r207, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r208, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r209, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r210, %r169, 15, 31, -1;
	setp.eq.s32 	%p259, %r195, 999999999;
	@%p259 bra 	$L__BB0_136;
// %bb.226:                             // %pass3025
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r941, %r195, %r1;
	mul.wide.s32 	%rd158, %r941, 4;
	add.s64 	%rd160, %rd78, %rd158;
	st.shared.u32 	[%rd160], %r179;
	setp.eq.s32 	%p260, %r196, 999999999;
	@%p260 bra 	$L__BB0_137;
// %bb.227:                             // %pass3091
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r942, %r196, %r1;
	mul.wide.s32 	%rd161, %r942, 4;
	add.s64 	%rd163, %rd78, %rd161;
	st.shared.u32 	[%rd163], %r180;
	setp.eq.s32 	%p261, %r197, 999999999;
	@%p261 bra 	$L__BB0_138;
// %bb.228:                             // %pass3157
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r943, %r197, %r1;
	mul.wide.s32 	%rd164, %r943, 4;
	add.s64 	%rd166, %rd78, %rd164;
	st.shared.u32 	[%rd166], %r181;
	setp.eq.s32 	%p262, %r198, 999999999;
	@%p262 bra 	$L__BB0_139;
// %bb.229:                             // %pass3223
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r944, %r198, %r1;
	mul.wide.s32 	%rd167, %r944, 4;
	add.s64 	%rd169, %rd78, %rd167;
	st.shared.u32 	[%rd169], %r182;
	setp.eq.s32 	%p263, %r199, 999999999;
	@%p263 bra 	$L__BB0_140;
// %bb.230:                             // %pass3289
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r945, %r199, %r1;
	mul.wide.s32 	%rd170, %r945, 4;
	add.s64 	%rd172, %rd78, %rd170;
	st.shared.u32 	[%rd172], %r183;
	setp.eq.s32 	%p264, %r200, 999999999;
	@%p264 bra 	$L__BB0_141;
// %bb.231:                             // %pass3355
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r946, %r200, %r1;
	mul.wide.s32 	%rd173, %r946, 4;
	add.s64 	%rd175, %rd78, %rd173;
	st.shared.u32 	[%rd175], %r184;
	setp.eq.s32 	%p265, %r201, 999999999;
	@%p265 bra 	$L__BB0_142;
// %bb.232:                             // %pass3421
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r947, %r201, %r1;
	mul.wide.s32 	%rd176, %r947, 4;
	add.s64 	%rd178, %rd78, %rd176;
	st.shared.u32 	[%rd178], %r185;
	setp.eq.s32 	%p266, %r202, 999999999;
	@%p266 bra 	$L__BB0_143;
// %bb.233:                             // %pass3487
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r948, %r202, %r1;
	mul.wide.s32 	%rd179, %r948, 4;
	add.s64 	%rd181, %rd78, %rd179;
	st.shared.u32 	[%rd181], %r186;
	setp.eq.s32 	%p267, %r203, 999999999;
	@%p267 bra 	$L__BB0_144;
// %bb.234:                             // %pass3553
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r949, %r203, %r1;
	mul.wide.s32 	%rd182, %r949, 4;
	add.s64 	%rd184, %rd78, %rd182;
	st.shared.u32 	[%rd184], %r187;
	setp.eq.s32 	%p268, %r204, 999999999;
	@%p268 bra 	$L__BB0_145;
// %bb.235:                             // %pass3619
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r950, %r204, %r1;
	mul.wide.s32 	%rd185, %r950, 4;
	add.s64 	%rd187, %rd78, %rd185;
	st.shared.u32 	[%rd187], %r188;
	setp.eq.s32 	%p269, %r205, 999999999;
	@%p269 bra 	$L__BB0_146;
// %bb.236:                             // %pass3685
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r951, %r205, %r1;
	mul.wide.s32 	%rd188, %r951, 4;
	add.s64 	%rd190, %rd78, %rd188;
	st.shared.u32 	[%rd190], %r189;
	setp.eq.s32 	%p270, %r206, 999999999;
	@%p270 bra 	$L__BB0_147;
// %bb.237:                             // %pass3751
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r952, %r206, %r1;
	mul.wide.s32 	%rd191, %r952, 4;
	add.s64 	%rd193, %rd78, %rd191;
	st.shared.u32 	[%rd193], %r190;
	setp.eq.s32 	%p271, %r207, 999999999;
	@%p271 bra 	$L__BB0_148;
// %bb.238:                             // %pass3817
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r953, %r207, %r1;
	mul.wide.s32 	%rd194, %r953, 4;
	add.s64 	%rd196, %rd78, %rd194;
	st.shared.u32 	[%rd196], %r191;
	setp.eq.s32 	%p272, %r208, 999999999;
	@%p272 bra 	$L__BB0_149;
// %bb.239:                             // %pass3883
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r954, %r208, %r1;
	mul.wide.s32 	%rd197, %r954, 4;
	add.s64 	%rd199, %rd78, %rd197;
	st.shared.u32 	[%rd199], %r192;
	setp.eq.s32 	%p273, %r209, 999999999;
	@%p273 bra 	$L__BB0_150;
// %bb.240:                             // %pass3949
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r955, %r209, %r1;
	mul.wide.s32 	%rd200, %r955, 4;
	add.s64 	%rd202, %rd78, %rd200;
	st.shared.u32 	[%rd202], %r193;
	setp.eq.s32 	%p274, %r210, 999999999;
	@%p274 bra 	$L__BB0_151;
// %bb.241:                             // %pass4015
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r957, %r210, %r1;
	mul.wide.s32 	%rd203, %r957, 4;
	add.s64 	%rd205, %rd78, %rd203;
	st.shared.u32 	[%rd205], %r194;
	bar.sync 	0;
	ld.shared.u32 	%r211, [%rd29];
	ld.shared.u32 	%r212, [%rd30];
	ld.shared.u32 	%r213, [%rd31];
	ld.shared.u32 	%r214, [%rd32];
	ld.shared.u32 	%r215, [%rd33];
	ld.shared.u32 	%r216, [%rd34];
	ld.shared.u32 	%r217, [%rd35];
	ld.shared.u32 	%r218, [%rd36];
	ld.shared.u32 	%r219, [%rd37];
	ld.shared.u32 	%r220, [%rd38];
	ld.shared.u32 	%r221, [%rd39];
	ld.shared.u32 	%r222, [%rd40];
	ld.shared.u32 	%r223, [%rd41];
	ld.shared.u32 	%r224, [%rd42];
	ld.shared.u32 	%r225, [%rd43];
	ld.shared.u32 	%r226, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3466, 16;
	bra.uni 	$L__BB0_242;
$L__BB0_167:                            // %L22452
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3474, 0;
	mov.u32 	%r3476, %r3474;
$L__BB0_168:                            // %L22453
                                        //   in Loop: Header=BB0_242 Depth=2
	bar.sync 	0;
	add.s32 	%r3466, %r3466, -8;
	setp.ne.s32 	%p319, %r3466, -16;
	@%p319 bra 	$L__BB0_242;
	bra.uni 	$L__BB0_169;
$L__BB0_242:                            // %L12386
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p275, %r3466, 16;
	selp.b32 	%r1350, %r211, 0, %p275;
	setp.eq.s32 	%p276, %r3466, 8;
	selp.b32 	%r1351, %r215, %r1350, %p276;
	setp.eq.s32 	%p277, %r3466, 0;
	selp.b32 	%r1352, %r219, %r1351, %p277;
	setp.eq.s32 	%p278, %r3466, -8;
	selp.b32 	%r1353, %r223, %r1352, %p278;
	selp.b32 	%r1354, %r212, 0, %p275;
	selp.b32 	%r1355, %r216, %r1354, %p276;
	selp.b32 	%r1356, %r220, %r1355, %p277;
	selp.b32 	%r1357, %r224, %r1356, %p278;
	selp.b32 	%r1358, %r213, 0, %p275;
	selp.b32 	%r1359, %r217, %r1358, %p276;
	selp.b32 	%r1360, %r221, %r1359, %p277;
	selp.b32 	%r1361, %r225, %r1360, %p278;
	selp.b32 	%r1362, %r214, 0, %p275;
	selp.b32 	%r1363, %r218, %r1362, %p276;
	selp.b32 	%r1364, %r222, %r1363, %p277;
	selp.b32 	%r1365, %r226, %r1364, %p278;
	// begin inline asm
	mov.b32 %r963, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r962, %r1353, -2004318072;
	mov.u32 	%r1099, 983055;
	// begin inline asm
	lop3.b32 %r960, %r1099, %r962, %r963, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r964, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r965, %r963, %r964;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r968, %r960, %r965;
	// end inline asm
	mov.u32 	%r1110, 15728880;
	// begin inline asm
	lop3.b32 %r971, %r1110, %r962, %r974, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r976, %r974, %r975;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r979, %r971, %r976;
	// end inline asm
	// begin inline asm
	mov.b32 %r1009, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1008, %r1357, -2004318072;
	// begin inline asm
	lop3.b32 %r1006, %r1099, %r1008, %r1009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1010, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1011, %r1009, %r1010;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1014, %r1006, %r1011;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1017, %r1110, %r1008, %r1020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1021, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1022, %r1020, %r1021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1025, %r1017, %r1022;
	// end inline asm
	// begin inline asm
	mov.b32 %r1055, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1066, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1054, %r1361, -2004318072;
	// begin inline asm
	lop3.b32 %r1052, %r1099, %r1054, %r1055, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1056, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1057, %r1055, %r1056;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1060, %r1052, %r1057;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1063, %r1110, %r1054, %r1066, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1067, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1068, %r1066, %r1067;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1071, %r1063, %r1068;
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1112, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1100, %r1365, -2004318072;
	// begin inline asm
	lop3.b32 %r1098, %r1099, %r1100, %r1101, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1102, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1103, %r1101, %r1102;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1106, %r1098, %r1103;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1109, %r1110, %r1100, %r1112, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1113, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1114, %r1112, %r1113;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1117, %r1109, %r1114;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r968;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1142, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r979;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1145, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1014;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1148, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1025;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1151, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1060;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1154, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1071;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1157, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1106;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1160, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1117;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1163, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1221, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1166, %r1167}, {%r330, %r333}, {%r1142}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1173, %r1174}, {%r330, %r333}, {%r1145}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1180, %r1181}, {%r330, %r333}, {%r1148}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1187, %r1188}, {%r330, %r333}, {%r1151}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1194, %r1195}, {%r330, %r333}, {%r1154}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1201, %r1202}, {%r330, %r333}, {%r1157}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1208, %r1209}, {%r330, %r333}, {%r1160}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1215, %r1216}, {%r330, %r333}, {%r1163}, {%r1221, %r1221};
	// end inline asm
	@%p1 bra 	$L__BB0_245;
	bra.uni 	$L__BB0_243;
$L__BB0_245:                            // %pass5418
                                        //   in Loop: Header=BB0_242 Depth=2
	// begin inline asm
	neg.f16x2 %r1222, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1224, %r1222, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1227, %r368, %r1166, %r1224;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1231, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1233, %r1231, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1236, %r368, %r1173, %r1233;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1240, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1242, %r1240, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1245, %r368, %r1180, %r1242;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1249, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1251, %r1249, %r1188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1254, %r368, %r1187, %r1251;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1258, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r1258, %r1195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r368, %r1194, %r1260;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1267, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1269, %r1267, %r1202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1272, %r368, %r1201, %r1269;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1276, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1278, %r1276, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1281, %r368, %r1208, %r1278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1285, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1287, %r1285, %r1216;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1290, %r368, %r1215, %r1287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1294, %r371, %r1166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1297, %r368, %r1167, %r1294;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1301, %r371, %r1173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1304, %r368, %r1174, %r1301;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1308, %r371, %r1180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1311, %r368, %r1181, %r1308;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1315, %r371, %r1187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1318, %r368, %r1188, %r1315;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1322, %r371, %r1194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1325, %r368, %r1195, %r1322;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1329, %r371, %r1201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1332, %r368, %r1202, %r1329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1336, %r371, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1339, %r368, %r1209, %r1336;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1343, %r371, %r1215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1346, %r368, %r1216, %r1343;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1366, %r1367}, {%r415, %r418}, {%r1227, %r1297}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1375, %r1376}, {%r415, %r418}, {%r1236, %r1304}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1384, %r1385}, {%r415, %r418}, {%r1245, %r1311}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1393, %r1394}, {%r415, %r418}, {%r1254, %r1318}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1402, %r1403}, {%r415, %r418}, {%r1263, %r1325}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1411, %r1412}, {%r415, %r418}, {%r1272, %r1332}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1420, %r1421}, {%r415, %r418}, {%r1281, %r1339}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1429, %r1430}, {%r415, %r418}, {%r1290, %r1346}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1506, [%rd7];
	ld.shared.u32 	%r1513, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1523, %r1520}, {%r427, %r430}, {%r1506}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1532, %r1529}, {%r427, %r430}, {%r1513}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1516, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1518, %r1516, %r1520;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1521, %r461, %r1523, %r1518;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1525, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1527, %r1525, %r1529;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1530, %r461, %r1532, %r1527;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1534, %r464, %r1523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1537, %r461, %r1520, %r1534;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1541, %r464, %r1532;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1544, %r461, %r1529, %r1541;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1567, %r1570}, {%r503, %r506}, {%r1521, %r1537}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1574, %r1578}, {%r503, %r506}, {%r1530, %r1544}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1566, %r1567, %r1567;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1569, %r1570, %r1570, %r1566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1573, %r1574, %r1574, %r1569;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1577, %r1578, %r1578, %r1573;
	// end inline asm
	mov.u32 	%r1582, 488578335;
	// begin inline asm
	fma.rn.f16x2 %r3487, %r1582, %r1577, %r3476;
	// end inline asm
	add.s32 	%r3485, %r3474, 1;
	setp.eq.s32 	%p279, %r3485, 25;
	@%p279 bra 	$L__BB0_152;
	bra.uni 	$L__BB0_246;
$L__BB0_152:                            // %L14241
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p280, %r1, 16;
	@%p280 bra 	$L__BB0_244;
	bra.uni 	$L__BB0_153;
$L__BB0_244:                            // %pass5985
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1585, %r3475, 22;
	or.b32  	%r1586, %r177, %r1585;
	cvt.u64.u32 	%rd208, %r1586;
	add.s64 	%rd209, %rd208, %rd9;
	shr.u64 	%rd210, %rd209, 37;
	add.s64 	%rd211, %rd209, %rd210;
	shr.s64 	%rd212, %rd211, 27;
	setp.lt.s64 	%p281, %rd209, 0;
	and.b64  	%rd213, %rd211, -134217728;
	setp.ne.s64 	%p282, %rd213, %rd209;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd214, 1, 0, %p283;
	sub.s64 	%rd215, %rd214, %rd212;
	shl.b64 	%rd216, %rd215, 27;
	add.s64 	%rd217, %rd216, %rd209;
	shl.b64 	%rd218, %rd217, 2;
	add.s64 	%rd219, %rd4, %rd218;
	st.global.u32 	[%rd219], %r3487;
$L__BB0_153:                            // %L14458
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3485, 0;
	mov.u32 	%r3487, %r3485;
$L__BB0_246:                            // %pass6205
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1592, [%rd45];
	ld.shared.u32 	%r1599, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1609, %r1606}, {%r427, %r430}, {%r1592}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1618, %r1615}, {%r427, %r430}, {%r1599}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1602, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1604, %r1602, %r1606;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1607, %r461, %r1609, %r1604;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1611, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1613, %r1611, %r1615;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1616, %r461, %r1618, %r1613;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1620, %r464, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1623, %r461, %r1606, %r1620;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1627, %r464, %r1618;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1630, %r461, %r1615, %r1627;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1653, %r1656}, {%r503, %r506}, {%r1607, %r1623}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1660, %r1664}, {%r503, %r506}, {%r1616, %r1630}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1652, %r1653, %r1653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1656, %r1656, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1659, %r1660, %r1660, %r1655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1663, %r1664, %r1664, %r1659;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3490, %r1582, %r1663, %r3487;
	// end inline asm
	add.s32 	%r3488, %r3485, 1;
	setp.eq.s32 	%p284, %r3488, 25;
	@%p284 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_247;
$L__BB0_154:                            // %L15383
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p285, %r1, 16;
	@%p285 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_155;
$L__BB0_262:                            // %pass6468
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1671, %r3475, 22;
	or.b32  	%r1672, %r177, %r1671;
	cvt.u64.u32 	%rd220, %r1672;
	add.s64 	%rd221, %rd220, %rd9;
	shr.u64 	%rd222, %rd221, 37;
	add.s64 	%rd223, %rd221, %rd222;
	shr.s64 	%rd224, %rd223, 27;
	setp.lt.s64 	%p286, %rd221, 0;
	and.b64  	%rd225, %rd223, -134217728;
	setp.ne.s64 	%p287, %rd225, %rd221;
	and.pred  	%p288, %p286, %p287;
	selp.u64 	%rd226, 1, 0, %p288;
	sub.s64 	%rd227, %rd226, %rd224;
	shl.b64 	%rd228, %rd227, 27;
	add.s64 	%rd229, %rd228, %rd221;
	shl.b64 	%rd230, %rd229, 2;
	add.s64 	%rd231, %rd4, %rd230;
	st.global.u32 	[%rd231], %r3490;
$L__BB0_155:                            // %L15600
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3488, 0;
	mov.u32 	%r3490, %r3488;
$L__BB0_247:                            // %pass6688
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1678, [%rd47];
	ld.shared.u32 	%r1685, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1695, %r1692}, {%r427, %r430}, {%r1678}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1704, %r1701}, {%r427, %r430}, {%r1685}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1688, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1690, %r1688, %r1692;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1693, %r461, %r1695, %r1690;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1697, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1699, %r1697, %r1701;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1702, %r461, %r1704, %r1699;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1706, %r464, %r1695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r461, %r1692, %r1706;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1713, %r464, %r1704;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r461, %r1701, %r1713;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1739, %r1742}, {%r503, %r506}, {%r1693, %r1709}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1746, %r1750}, {%r503, %r506}, {%r1702, %r1716}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1738, %r1739, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1741, %r1742, %r1742, %r1738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1745, %r1746, %r1746, %r1741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1749, %r1750, %r1750, %r1745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3493, %r1582, %r1749, %r3490;
	// end inline asm
	add.s32 	%r3491, %r3488, 1;
	setp.eq.s32 	%p289, %r3491, 25;
	@%p289 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_248;
$L__BB0_156:                            // %L16525
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p290, %r1, 16;
	@%p290 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_157;
$L__BB0_263:                            // %pass6951
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1757, %r3475, 22;
	or.b32  	%r1758, %r177, %r1757;
	cvt.u64.u32 	%rd232, %r1758;
	add.s64 	%rd233, %rd232, %rd9;
	shr.u64 	%rd234, %rd233, 37;
	add.s64 	%rd235, %rd233, %rd234;
	shr.s64 	%rd236, %rd235, 27;
	setp.lt.s64 	%p291, %rd233, 0;
	and.b64  	%rd237, %rd235, -134217728;
	setp.ne.s64 	%p292, %rd237, %rd233;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd238, 1, 0, %p293;
	sub.s64 	%rd239, %rd238, %rd236;
	shl.b64 	%rd240, %rd239, 27;
	add.s64 	%rd241, %rd240, %rd233;
	shl.b64 	%rd242, %rd241, 2;
	add.s64 	%rd243, %rd4, %rd242;
	st.global.u32 	[%rd243], %r3493;
$L__BB0_157:                            // %L16742
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3491, 0;
	mov.u32 	%r3493, %r3491;
$L__BB0_248:                            // %pass7171
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1764, [%rd49];
	ld.shared.u32 	%r1771, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1781, %r1778}, {%r427, %r430}, {%r1764}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1790, %r1787}, {%r427, %r430}, {%r1771}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1774, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1776, %r1774, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1779, %r461, %r1781, %r1776;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1783, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1785, %r1783, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r461, %r1790, %r1785;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1792, %r464, %r1781;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1795, %r461, %r1778, %r1792;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1799, %r464, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1802, %r461, %r1787, %r1799;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1825, %r1828}, {%r503, %r506}, {%r1779, %r1795}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1832, %r1836}, {%r503, %r506}, {%r1788, %r1802}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1824, %r1825, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r1828, %r1828, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1831, %r1832, %r1832, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r1836, %r1836, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3496, %r1582, %r1835, %r3493;
	// end inline asm
	add.s32 	%r3494, %r3491, 1;
	setp.eq.s32 	%p294, %r3494, 25;
	@%p294 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_249;
$L__BB0_158:                            // %L17667
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p295, %r1, 16;
	@%p295 bra 	$L__BB0_264;
	bra.uni 	$L__BB0_159;
$L__BB0_264:                            // %pass7434
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1843, %r3475, 22;
	or.b32  	%r1844, %r177, %r1843;
	cvt.u64.u32 	%rd244, %r1844;
	add.s64 	%rd245, %rd244, %rd9;
	shr.u64 	%rd246, %rd245, 37;
	add.s64 	%rd247, %rd245, %rd246;
	shr.s64 	%rd248, %rd247, 27;
	setp.lt.s64 	%p296, %rd245, 0;
	and.b64  	%rd249, %rd247, -134217728;
	setp.ne.s64 	%p297, %rd249, %rd245;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd250, 1, 0, %p298;
	sub.s64 	%rd251, %rd250, %rd248;
	shl.b64 	%rd252, %rd251, 27;
	add.s64 	%rd253, %rd252, %rd245;
	shl.b64 	%rd254, %rd253, 2;
	add.s64 	%rd255, %rd4, %rd254;
	st.global.u32 	[%rd255], %r3496;
$L__BB0_159:                            // %L17884
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3494, 0;
	mov.u32 	%r3496, %r3494;
$L__BB0_249:                            // %pass7654
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1850, [%rd51];
	ld.shared.u32 	%r1857, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1867, %r1864}, {%r427, %r430}, {%r1850}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1876, %r1873}, {%r427, %r430}, {%r1857}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1860, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1862, %r1860, %r1864;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1865, %r461, %r1867, %r1862;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1869, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1871, %r1869, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1874, %r461, %r1876, %r1871;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1878, %r464, %r1867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r461, %r1864, %r1878;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1885, %r464, %r1876;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1888, %r461, %r1873, %r1885;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1911, %r1914}, {%r503, %r506}, {%r1865, %r1881}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1918, %r1922}, {%r503, %r506}, {%r1874, %r1888}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1910, %r1911, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1913, %r1914, %r1914, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1917, %r1918, %r1918, %r1913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1921, %r1922, %r1922, %r1917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3499, %r1582, %r1921, %r3496;
	// end inline asm
	add.s32 	%r3497, %r3494, 1;
	setp.eq.s32 	%p299, %r3497, 25;
	@%p299 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_250;
$L__BB0_160:                            // %L18809
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p300, %r1, 16;
	@%p300 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_161;
$L__BB0_265:                            // %pass7917
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1929, %r3475, 22;
	or.b32  	%r1930, %r177, %r1929;
	cvt.u64.u32 	%rd256, %r1930;
	add.s64 	%rd257, %rd256, %rd9;
	shr.u64 	%rd258, %rd257, 37;
	add.s64 	%rd259, %rd257, %rd258;
	shr.s64 	%rd260, %rd259, 27;
	setp.lt.s64 	%p301, %rd257, 0;
	and.b64  	%rd261, %rd259, -134217728;
	setp.ne.s64 	%p302, %rd261, %rd257;
	and.pred  	%p303, %p301, %p302;
	selp.u64 	%rd262, 1, 0, %p303;
	sub.s64 	%rd263, %rd262, %rd260;
	shl.b64 	%rd264, %rd263, 27;
	add.s64 	%rd265, %rd264, %rd257;
	shl.b64 	%rd266, %rd265, 2;
	add.s64 	%rd267, %rd4, %rd266;
	st.global.u32 	[%rd267], %r3499;
$L__BB0_161:                            // %L19026
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3497, 0;
	mov.u32 	%r3499, %r3497;
$L__BB0_250:                            // %pass8137
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1936, [%rd53];
	ld.shared.u32 	%r1943, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1953, %r1950}, {%r427, %r430}, {%r1936}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1962, %r1959}, {%r427, %r430}, {%r1943}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1948, %r1946, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r461, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1955, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1957, %r1955, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1960, %r461, %r1962, %r1957;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1964, %r464, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r461, %r1950, %r1964;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1971, %r464, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r461, %r1959, %r1971;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1997, %r2000}, {%r503, %r506}, {%r1951, %r1967}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2004, %r2008}, {%r503, %r506}, {%r1960, %r1974}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1996, %r1997, %r1997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r2000, %r2000, %r1996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2003, %r2004, %r2004, %r1999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2007, %r2008, %r2008, %r2003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3502, %r1582, %r2007, %r3499;
	// end inline asm
	add.s32 	%r3500, %r3497, 1;
	setp.eq.s32 	%p304, %r3500, 25;
	@%p304 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_251;
$L__BB0_162:                            // %L19951
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p305, %r1, 16;
	@%p305 bra 	$L__BB0_266;
	bra.uni 	$L__BB0_163;
$L__BB0_266:                            // %pass8400
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2015, %r3475, 22;
	or.b32  	%r2016, %r177, %r2015;
	cvt.u64.u32 	%rd268, %r2016;
	add.s64 	%rd269, %rd268, %rd9;
	shr.u64 	%rd270, %rd269, 37;
	add.s64 	%rd271, %rd269, %rd270;
	shr.s64 	%rd272, %rd271, 27;
	setp.lt.s64 	%p306, %rd269, 0;
	and.b64  	%rd273, %rd271, -134217728;
	setp.ne.s64 	%p307, %rd273, %rd269;
	and.pred  	%p308, %p306, %p307;
	selp.u64 	%rd274, 1, 0, %p308;
	sub.s64 	%rd275, %rd274, %rd272;
	shl.b64 	%rd276, %rd275, 27;
	add.s64 	%rd277, %rd276, %rd269;
	shl.b64 	%rd278, %rd277, 2;
	add.s64 	%rd279, %rd4, %rd278;
	st.global.u32 	[%rd279], %r3502;
$L__BB0_163:                            // %L20168
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3500, 0;
	mov.u32 	%r3502, %r3500;
$L__BB0_251:                            // %pass8620
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2022, [%rd55];
	ld.shared.u32 	%r2029, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2039, %r2036}, {%r427, %r430}, {%r2022}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2048, %r2045}, {%r427, %r430}, {%r2029}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2032, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2034, %r2032, %r2036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2037, %r461, %r2039, %r2034;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2041, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2043, %r2041, %r2045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2046, %r461, %r2048, %r2043;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2050, %r464, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2053, %r461, %r2036, %r2050;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2057, %r464, %r2048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2060, %r461, %r2045, %r2057;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2083, %r2086}, {%r503, %r506}, {%r2037, %r2053}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2090, %r2094}, {%r503, %r506}, {%r2046, %r2060}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2082, %r2083, %r2083;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2085, %r2086, %r2086, %r2082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2089, %r2090, %r2090, %r2085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2093, %r2094, %r2094, %r2089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3505, %r1582, %r2093, %r3502;
	// end inline asm
	add.s32 	%r3503, %r3500, 1;
	setp.eq.s32 	%p309, %r3503, 25;
	@%p309 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_252;
$L__BB0_164:                            // %L21093
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p310, %r1, 16;
	@%p310 bra 	$L__BB0_267;
	bra.uni 	$L__BB0_165;
$L__BB0_267:                            // %pass8883
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2101, %r3475, 22;
	or.b32  	%r2102, %r177, %r2101;
	cvt.u64.u32 	%rd280, %r2102;
	add.s64 	%rd281, %rd280, %rd9;
	shr.u64 	%rd282, %rd281, 37;
	add.s64 	%rd283, %rd281, %rd282;
	shr.s64 	%rd284, %rd283, 27;
	setp.lt.s64 	%p311, %rd281, 0;
	and.b64  	%rd285, %rd283, -134217728;
	setp.ne.s64 	%p312, %rd285, %rd281;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd286, 1, 0, %p313;
	sub.s64 	%rd287, %rd286, %rd284;
	shl.b64 	%rd288, %rd287, 27;
	add.s64 	%rd289, %rd288, %rd281;
	shl.b64 	%rd290, %rd289, 2;
	add.s64 	%rd291, %rd4, %rd290;
	st.global.u32 	[%rd291], %r3505;
$L__BB0_165:                            // %L21310
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3503, 0;
	mov.u32 	%r3505, %r3503;
$L__BB0_252:                            // %pass9103
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2108, [%rd57];
	ld.shared.u32 	%r2115, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2125, %r2122}, {%r427, %r430}, {%r2108}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2134, %r2131}, {%r427, %r430}, {%r2115}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2118, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2120, %r2118, %r2122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2123, %r461, %r2125, %r2120;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2127, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2129, %r2127, %r2131;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2132, %r461, %r2134, %r2129;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2136, %r464, %r2125;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2139, %r461, %r2122, %r2136;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2143, %r464, %r2134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2146, %r461, %r2131, %r2143;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2169, %r2172}, {%r503, %r506}, {%r2123, %r2139}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2176, %r2180}, {%r503, %r506}, {%r2132, %r2146}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2168, %r2169, %r2169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2171, %r2172, %r2172, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r2176, %r2176, %r2171;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2179, %r2180, %r2180, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3476, %r1582, %r2179, %r3505;
	// end inline asm
	add.s32 	%r3474, %r3503, 1;
	setp.eq.s32 	%p314, %r3474, 25;
	@%p314 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_168;
$L__BB0_166:                            // %L22235
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p315, %r1, 16;
	@%p315 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_167;
$L__BB0_253:                            // %pass9366
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2187, %r3475, 22;
	or.b32  	%r2188, %r177, %r2187;
	cvt.u64.u32 	%rd292, %r2188;
	add.s64 	%rd293, %rd292, %rd9;
	shr.u64 	%rd294, %rd293, 37;
	add.s64 	%rd295, %rd293, %rd294;
	shr.s64 	%rd296, %rd295, 27;
	setp.lt.s64 	%p316, %rd293, 0;
	and.b64  	%rd297, %rd295, -134217728;
	setp.ne.s64 	%p317, %rd297, %rd293;
	and.pred  	%p318, %p316, %p317;
	selp.u64 	%rd298, 1, 0, %p318;
	sub.s64 	%rd299, %rd298, %rd296;
	shl.b64 	%rd300, %rd299, 27;
	add.s64 	%rd301, %rd300, %rd293;
	shl.b64 	%rd302, %rd301, 2;
	add.s64 	%rd303, %rd4, %rd302;
	st.global.u32 	[%rd303], %r3476;
	bra.uni 	$L__BB0_167;
$L__BB0_169:                            // %L22474.preheader
                                        //   in Loop: Header=BB0_224 Depth=1
	mov.u32 	%r3473, 16;
	bra.uni 	$L__BB0_170;
$L__BB0_193:                            // %L32540
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3474, %r1221;
	mov.u32 	%r3476, %r1221;
$L__BB0_194:                            // %L32541
                                        //   in Loop: Header=BB0_170 Depth=2
	bar.sync 	0;
	add.s32 	%r3473, %r3473, -8;
	setp.ne.s32 	%p364, %r3473, -16;
	@%p364 bra 	$L__BB0_170;
	bra.uni 	$L__BB0_195;
$L__BB0_170:                            // %L22474
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p320, %r3473, 16;
	selp.b32 	%r2802, %r211, 0, %p320;
	setp.eq.s32 	%p321, %r3473, 8;
	selp.b32 	%r2803, %r215, %r2802, %p321;
	setp.eq.s32 	%p322, %r3473, 0;
	selp.b32 	%r2804, %r219, %r2803, %p322;
	setp.eq.s32 	%p323, %r3473, -8;
	selp.b32 	%r2805, %r223, %r2804, %p323;
	selp.b32 	%r2806, %r212, 0, %p320;
	selp.b32 	%r2807, %r216, %r2806, %p321;
	selp.b32 	%r2808, %r220, %r2807, %p322;
	selp.b32 	%r2809, %r224, %r2808, %p323;
	selp.b32 	%r2810, %r213, 0, %p320;
	selp.b32 	%r2811, %r217, %r2810, %p321;
	selp.b32 	%r2812, %r221, %r2811, %p322;
	selp.b32 	%r2813, %r225, %r2812, %p323;
	selp.b32 	%r2814, %r214, 0, %p320;
	selp.b32 	%r2815, %r218, %r2814, %p321;
	selp.b32 	%r2816, %r222, %r2815, %p322;
	selp.b32 	%r2817, %r226, %r2816, %p323;
	// begin inline asm
	mov.b32 %r2218, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2229, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2818, %r2805, 8;
	xor.b32  	%r2228, %r2818, 8947848;
	// begin inline asm
	lop3.b32 %r2215, %r1099, %r2228, %r2218, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2219, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2220, %r2218, %r2219;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2223, %r2215, %r2220;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2226, %r1110, %r2228, %r2229, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2230, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2231, %r2229, %r2230;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2234, %r2226, %r2231;
	// end inline asm
	// begin inline asm
	mov.b32 %r2264, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2275, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2819, %r2809, 8;
	xor.b32  	%r2274, %r2819, 8947848;
	// begin inline asm
	lop3.b32 %r2261, %r1099, %r2274, %r2264, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2265, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2266, %r2264, %r2265;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2269, %r2261, %r2266;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2272, %r1110, %r2274, %r2275, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2276, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2277, %r2275, %r2276;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2280, %r2272, %r2277;
	// end inline asm
	// begin inline asm
	mov.b32 %r2310, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2820, %r2813, 8;
	xor.b32  	%r2320, %r2820, 8947848;
	// begin inline asm
	lop3.b32 %r2307, %r1099, %r2320, %r2310, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2311, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2312, %r2310, %r2311;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2315, %r2307, %r2312;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2318, %r1110, %r2320, %r2321, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2322, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2323, %r2321, %r2322;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2326, %r2318, %r2323;
	// end inline asm
	// begin inline asm
	mov.b32 %r2356, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2367, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2821, %r2817, 8;
	xor.b32  	%r2366, %r2821, 8947848;
	// begin inline asm
	lop3.b32 %r2353, %r1099, %r2366, %r2356, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2357, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2358, %r2356, %r2357;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2361, %r2353, %r2358;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2364, %r1110, %r2366, %r2367, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2368, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2369, %r2367, %r2368;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2372, %r2364, %r2369;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2223;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2375, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2234;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2378, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2269;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2381, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2280;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2384, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2315;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2387, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2326;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2390, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2361;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2393, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2372;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2396, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2462, %r2459}, {%r330, %r333}, {%r2375}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2471, %r2468}, {%r330, %r333}, {%r2378}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2480, %r2477}, {%r330, %r333}, {%r2381}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2489, %r2486}, {%r330, %r333}, {%r2384}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2498, %r2495}, {%r330, %r333}, {%r2387}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2507, %r2504}, {%r330, %r333}, {%r2390}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2516, %r2513}, {%r330, %r333}, {%r2393}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2525, %r2522}, {%r330, %r333}, {%r2396}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2455, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2457, %r2455, %r2459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2460, %r368, %r2462, %r2457;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2464, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2466, %r2464, %r2468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2469, %r368, %r2471, %r2466;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2473, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2475, %r2473, %r2477;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2478, %r368, %r2480, %r2475;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2482, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2484, %r2482, %r2486;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2487, %r368, %r2489, %r2484;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2491, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2493, %r2491, %r2495;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2496, %r368, %r2498, %r2493;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2500, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2502, %r2500, %r2504;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2505, %r368, %r2507, %r2502;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2509, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2511, %r2509, %r2513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2514, %r368, %r2516, %r2511;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2518, %r371;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2520, %r2518, %r2522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2523, %r368, %r2525, %r2520;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2527, %r371, %r2462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2530, %r368, %r2459, %r2527;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2534, %r371, %r2471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2537, %r368, %r2468, %r2534;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2541, %r371, %r2480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2544, %r368, %r2477, %r2541;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2548, %r371, %r2489;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2551, %r368, %r2486, %r2548;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2555, %r371, %r2498;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2558, %r368, %r2495, %r2555;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2562, %r371, %r2507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2565, %r368, %r2504, %r2562;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2569, %r371, %r2516;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2572, %r368, %r2513, %r2569;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2576, %r371, %r2525;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2579, %r368, %r2522, %r2576;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2583, %r2584}, {%r415, %r418}, {%r2460, %r2530}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2592, %r2593}, {%r415, %r418}, {%r2469, %r2537}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2601, %r2602}, {%r415, %r418}, {%r2478, %r2544}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2610, %r2611}, {%r415, %r418}, {%r2487, %r2551}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2619, %r2620}, {%r415, %r418}, {%r2496, %r2558}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2628, %r2629}, {%r415, %r418}, {%r2505, %r2565}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2637, %r2638}, {%r415, %r418}, {%r2514, %r2572}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2646, %r2647}, {%r415, %r418}, {%r2523, %r2579}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2723, [%rd7];
	ld.shared.u32 	%r2730, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2740, %r2737}, {%r427, %r430}, {%r2723}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2749, %r2746}, {%r427, %r430}, {%r2730}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2733, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2735, %r2733, %r2737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2738, %r461, %r2740, %r2735;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2742, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2744, %r2742, %r2746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2747, %r461, %r2749, %r2744;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2751, %r464, %r2740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2754, %r461, %r2737, %r2751;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2758, %r464, %r2749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2761, %r461, %r2746, %r2758;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2784, %r2787}, {%r503, %r506}, {%r2738, %r2754}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2791, %r2795}, {%r503, %r506}, {%r2747, %r2761}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2783, %r2784, %r2784;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r2787, %r2787, %r2783;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2790, %r2791, %r2791, %r2786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2794, %r2795, %r2795, %r2790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3508, %r1582, %r2794, %r3476;
	// end inline asm
	add.s32 	%r3506, %r3474, 1;
	setp.ne.s32 	%p324, %r3506, 25;
	@%p324 bra 	$L__BB0_173;
// %bb.171:                             // %L24329
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p325, %r1, 16;
	@%p325 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_172;
$L__BB0_254:                            // %pass10034
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2822, %r3475, 22;
	or.b32  	%r2823, %r177, %r2822;
	cvt.u64.u32 	%rd304, %r2823;
	add.s64 	%rd305, %rd304, %rd9;
	shr.u64 	%rd306, %rd305, 37;
	add.s64 	%rd307, %rd305, %rd306;
	shr.s64 	%rd308, %rd307, 27;
	setp.lt.s64 	%p326, %rd305, 0;
	and.b64  	%rd309, %rd307, -134217728;
	setp.ne.s64 	%p327, %rd309, %rd305;
	and.pred  	%p328, %p326, %p327;
	selp.u64 	%rd310, 1, 0, %p328;
	sub.s64 	%rd311, %rd310, %rd308;
	shl.b64 	%rd312, %rd311, 27;
	add.s64 	%rd313, %rd312, %rd305;
	shl.b64 	%rd314, %rd313, 2;
	add.s64 	%rd315, %rd4, %rd314;
	st.global.u32 	[%rd315], %r3508;
$L__BB0_172:                            // %L24546
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3506, 0;
	mov.u32 	%r3508, %r3506;
$L__BB0_173:                            // %pass10254
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2829, [%rd45];
	ld.shared.u32 	%r2836, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2846, %r2843}, {%r427, %r430}, {%r2829}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2855, %r2852}, {%r427, %r430}, {%r2836}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2839, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2841, %r2839, %r2843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2844, %r461, %r2846, %r2841;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2848, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2850, %r2848, %r2852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2853, %r461, %r2855, %r2850;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2857, %r464, %r2846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2860, %r461, %r2843, %r2857;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2864, %r464, %r2855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2867, %r461, %r2852, %r2864;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2890, %r2893}, {%r503, %r506}, {%r2844, %r2860}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2897, %r2901}, {%r503, %r506}, {%r2853, %r2867}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2889, %r2890, %r2890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2892, %r2893, %r2893, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2896, %r2897, %r2897, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2900, %r2901, %r2901, %r2896;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3511, %r1582, %r2900, %r3508;
	// end inline asm
	add.s32 	%r3509, %r3506, 1;
	setp.eq.s32 	%p329, %r3509, 25;
	@%p329 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_176;
$L__BB0_174:                            // %L25471
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p330, %r1, 16;
	@%p330 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_175;
$L__BB0_255:                            // %pass10517
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2908, %r3475, 22;
	or.b32  	%r2909, %r177, %r2908;
	cvt.u64.u32 	%rd316, %r2909;
	add.s64 	%rd317, %rd316, %rd9;
	shr.u64 	%rd318, %rd317, 37;
	add.s64 	%rd319, %rd317, %rd318;
	shr.s64 	%rd320, %rd319, 27;
	setp.lt.s64 	%p331, %rd317, 0;
	and.b64  	%rd321, %rd319, -134217728;
	setp.ne.s64 	%p332, %rd321, %rd317;
	and.pred  	%p333, %p331, %p332;
	selp.u64 	%rd322, 1, 0, %p333;
	sub.s64 	%rd323, %rd322, %rd320;
	shl.b64 	%rd324, %rd323, 27;
	add.s64 	%rd325, %rd324, %rd317;
	shl.b64 	%rd326, %rd325, 2;
	add.s64 	%rd327, %rd4, %rd326;
	st.global.u32 	[%rd327], %r3511;
$L__BB0_175:                            // %L25688
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3509, 0;
	mov.u32 	%r3511, %r3509;
$L__BB0_176:                            // %pass10737
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2915, [%rd47];
	ld.shared.u32 	%r2922, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2932, %r2929}, {%r427, %r430}, {%r2915}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2941, %r2938}, {%r427, %r430}, {%r2922}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2925, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2927, %r2925, %r2929;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2930, %r461, %r2932, %r2927;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2934, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2936, %r2934, %r2938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2939, %r461, %r2941, %r2936;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2943, %r464, %r2932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2946, %r461, %r2929, %r2943;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2950, %r464, %r2941;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2953, %r461, %r2938, %r2950;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2976, %r2979}, {%r503, %r506}, {%r2930, %r2946}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2983, %r2987}, {%r503, %r506}, {%r2939, %r2953}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2975, %r2976, %r2976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2978, %r2979, %r2979, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2982, %r2983, %r2983, %r2978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2986, %r2987, %r2987, %r2982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3514, %r1582, %r2986, %r3511;
	// end inline asm
	add.s32 	%r3512, %r3509, 1;
	setp.eq.s32 	%p334, %r3512, 25;
	@%p334 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_179;
$L__BB0_177:                            // %L26613
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p335, %r1, 16;
	@%p335 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_178;
$L__BB0_256:                            // %pass11000
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2994, %r3475, 22;
	or.b32  	%r2995, %r177, %r2994;
	cvt.u64.u32 	%rd328, %r2995;
	add.s64 	%rd329, %rd328, %rd9;
	shr.u64 	%rd330, %rd329, 37;
	add.s64 	%rd331, %rd329, %rd330;
	shr.s64 	%rd332, %rd331, 27;
	setp.lt.s64 	%p336, %rd329, 0;
	and.b64  	%rd333, %rd331, -134217728;
	setp.ne.s64 	%p337, %rd333, %rd329;
	and.pred  	%p338, %p336, %p337;
	selp.u64 	%rd334, 1, 0, %p338;
	sub.s64 	%rd335, %rd334, %rd332;
	shl.b64 	%rd336, %rd335, 27;
	add.s64 	%rd337, %rd336, %rd329;
	shl.b64 	%rd338, %rd337, 2;
	add.s64 	%rd339, %rd4, %rd338;
	st.global.u32 	[%rd339], %r3514;
$L__BB0_178:                            // %L26830
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3512, 0;
	mov.u32 	%r3514, %r3512;
$L__BB0_179:                            // %pass11220
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3001, [%rd49];
	ld.shared.u32 	%r3008, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3018, %r3015}, {%r427, %r430}, {%r3001}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3027, %r3024}, {%r427, %r430}, {%r3008}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3011, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3013, %r3011, %r3015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3016, %r461, %r3018, %r3013;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3020, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3022, %r3020, %r3024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3025, %r461, %r3027, %r3022;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3029, %r464, %r3018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3032, %r461, %r3015, %r3029;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3036, %r464, %r3027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3039, %r461, %r3024, %r3036;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3062, %r3065}, {%r503, %r506}, {%r3016, %r3032}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3069, %r3073}, {%r503, %r506}, {%r3025, %r3039}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3061, %r3062, %r3062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r3065, %r3065, %r3061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3068, %r3069, %r3069, %r3064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3072, %r3073, %r3073, %r3068;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3517, %r1582, %r3072, %r3514;
	// end inline asm
	add.s32 	%r3515, %r3512, 1;
	setp.eq.s32 	%p339, %r3515, 25;
	@%p339 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_182;
$L__BB0_180:                            // %L27755
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p340, %r1, 16;
	@%p340 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_181;
$L__BB0_257:                            // %pass11483
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3080, %r3475, 22;
	or.b32  	%r3081, %r177, %r3080;
	cvt.u64.u32 	%rd340, %r3081;
	add.s64 	%rd341, %rd340, %rd9;
	shr.u64 	%rd342, %rd341, 37;
	add.s64 	%rd343, %rd341, %rd342;
	shr.s64 	%rd344, %rd343, 27;
	setp.lt.s64 	%p341, %rd341, 0;
	and.b64  	%rd345, %rd343, -134217728;
	setp.ne.s64 	%p342, %rd345, %rd341;
	and.pred  	%p343, %p341, %p342;
	selp.u64 	%rd346, 1, 0, %p343;
	sub.s64 	%rd347, %rd346, %rd344;
	shl.b64 	%rd348, %rd347, 27;
	add.s64 	%rd349, %rd348, %rd341;
	shl.b64 	%rd350, %rd349, 2;
	add.s64 	%rd351, %rd4, %rd350;
	st.global.u32 	[%rd351], %r3517;
$L__BB0_181:                            // %L27972
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3515, 0;
	mov.u32 	%r3517, %r3515;
$L__BB0_182:                            // %pass11703
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3087, [%rd51];
	ld.shared.u32 	%r3094, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3104, %r3101}, {%r427, %r430}, {%r3087}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3113, %r3110}, {%r427, %r430}, {%r3094}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3097, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3099, %r3097, %r3101;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3102, %r461, %r3104, %r3099;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3106, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3108, %r3106, %r3110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3111, %r461, %r3113, %r3108;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3115, %r464, %r3104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3118, %r461, %r3101, %r3115;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3122, %r464, %r3113;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3125, %r461, %r3110, %r3122;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3148, %r3151}, {%r503, %r506}, {%r3102, %r3118}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3155, %r3159}, {%r503, %r506}, {%r3111, %r3125}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3147, %r3148, %r3148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3150, %r3151, %r3151, %r3147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3154, %r3155, %r3155, %r3150;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3158, %r3159, %r3159, %r3154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3520, %r1582, %r3158, %r3517;
	// end inline asm
	add.s32 	%r3518, %r3515, 1;
	setp.eq.s32 	%p344, %r3518, 25;
	@%p344 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_185;
$L__BB0_183:                            // %L28897
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p345, %r1, 16;
	@%p345 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_184;
$L__BB0_258:                            // %pass11966
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3166, %r3475, 22;
	or.b32  	%r3167, %r177, %r3166;
	cvt.u64.u32 	%rd352, %r3167;
	add.s64 	%rd353, %rd352, %rd9;
	shr.u64 	%rd354, %rd353, 37;
	add.s64 	%rd355, %rd353, %rd354;
	shr.s64 	%rd356, %rd355, 27;
	setp.lt.s64 	%p346, %rd353, 0;
	and.b64  	%rd357, %rd355, -134217728;
	setp.ne.s64 	%p347, %rd357, %rd353;
	and.pred  	%p348, %p346, %p347;
	selp.u64 	%rd358, 1, 0, %p348;
	sub.s64 	%rd359, %rd358, %rd356;
	shl.b64 	%rd360, %rd359, 27;
	add.s64 	%rd361, %rd360, %rd353;
	shl.b64 	%rd362, %rd361, 2;
	add.s64 	%rd363, %rd4, %rd362;
	st.global.u32 	[%rd363], %r3520;
$L__BB0_184:                            // %L29114
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3518, 0;
	mov.u32 	%r3520, %r3518;
$L__BB0_185:                            // %pass12186
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3173, [%rd53];
	ld.shared.u32 	%r3180, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3190, %r3187}, {%r427, %r430}, {%r3173}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3199, %r3196}, {%r427, %r430}, {%r3180}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3183, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3185, %r3183, %r3187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3188, %r461, %r3190, %r3185;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3192, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3194, %r3192, %r3196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3197, %r461, %r3199, %r3194;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3201, %r464, %r3190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3204, %r461, %r3187, %r3201;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3208, %r464, %r3199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3211, %r461, %r3196, %r3208;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3234, %r3237}, {%r503, %r506}, {%r3188, %r3204}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3241, %r3245}, {%r503, %r506}, {%r3197, %r3211}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3233, %r3234, %r3234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3236, %r3237, %r3237, %r3233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3240, %r3241, %r3241, %r3236;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3244, %r3245, %r3245, %r3240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3523, %r1582, %r3244, %r3520;
	// end inline asm
	add.s32 	%r3521, %r3518, 1;
	setp.eq.s32 	%p349, %r3521, 25;
	@%p349 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_188;
$L__BB0_186:                            // %L30039
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p350, %r1, 16;
	@%p350 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_187;
$L__BB0_259:                            // %pass12449
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3252, %r3475, 22;
	or.b32  	%r3253, %r177, %r3252;
	cvt.u64.u32 	%rd364, %r3253;
	add.s64 	%rd365, %rd364, %rd9;
	shr.u64 	%rd366, %rd365, 37;
	add.s64 	%rd367, %rd365, %rd366;
	shr.s64 	%rd368, %rd367, 27;
	setp.lt.s64 	%p351, %rd365, 0;
	and.b64  	%rd369, %rd367, -134217728;
	setp.ne.s64 	%p352, %rd369, %rd365;
	and.pred  	%p353, %p351, %p352;
	selp.u64 	%rd370, 1, 0, %p353;
	sub.s64 	%rd371, %rd370, %rd368;
	shl.b64 	%rd372, %rd371, 27;
	add.s64 	%rd373, %rd372, %rd365;
	shl.b64 	%rd374, %rd373, 2;
	add.s64 	%rd375, %rd4, %rd374;
	st.global.u32 	[%rd375], %r3523;
$L__BB0_187:                            // %L30256
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3521, 0;
	mov.u32 	%r3523, %r3521;
$L__BB0_188:                            // %pass12669
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3259, [%rd55];
	ld.shared.u32 	%r3266, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3276, %r3273}, {%r427, %r430}, {%r3259}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3285, %r3282}, {%r427, %r430}, {%r3266}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3269, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3271, %r3269, %r3273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3274, %r461, %r3276, %r3271;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3278, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3280, %r3278, %r3282;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3283, %r461, %r3285, %r3280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3287, %r464, %r3276;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3290, %r461, %r3273, %r3287;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3294, %r464, %r3285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3297, %r461, %r3282, %r3294;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3320, %r3323}, {%r503, %r506}, {%r3274, %r3290}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3327, %r3331}, {%r503, %r506}, {%r3283, %r3297}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3319, %r3320, %r3320;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3322, %r3323, %r3323, %r3319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3326, %r3327, %r3327, %r3322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3330, %r3331, %r3331, %r3326;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3526, %r1582, %r3330, %r3523;
	// end inline asm
	add.s32 	%r3524, %r3521, 1;
	setp.eq.s32 	%p354, %r3524, 25;
	@%p354 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_191;
$L__BB0_189:                            // %L31181
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p355, %r1, 16;
	@%p355 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_190;
$L__BB0_260:                            // %pass12932
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3338, %r3475, 22;
	or.b32  	%r3339, %r177, %r3338;
	cvt.u64.u32 	%rd376, %r3339;
	add.s64 	%rd377, %rd376, %rd9;
	shr.u64 	%rd378, %rd377, 37;
	add.s64 	%rd379, %rd377, %rd378;
	shr.s64 	%rd380, %rd379, 27;
	setp.lt.s64 	%p356, %rd377, 0;
	and.b64  	%rd381, %rd379, -134217728;
	setp.ne.s64 	%p357, %rd381, %rd377;
	and.pred  	%p358, %p356, %p357;
	selp.u64 	%rd382, 1, 0, %p358;
	sub.s64 	%rd383, %rd382, %rd380;
	shl.b64 	%rd384, %rd383, 27;
	add.s64 	%rd385, %rd384, %rd377;
	shl.b64 	%rd386, %rd385, 2;
	add.s64 	%rd387, %rd4, %rd386;
	st.global.u32 	[%rd387], %r3526;
$L__BB0_190:                            // %L31398
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3475, %r3475, 1;
	mov.u32 	%r3524, 0;
	mov.u32 	%r3526, %r3524;
$L__BB0_191:                            // %pass13152
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3345, [%rd57];
	ld.shared.u32 	%r3352, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3362, %r3359}, {%r427, %r430}, {%r3345}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3371, %r3368}, {%r427, %r430}, {%r3352}, {%r1221, %r1221};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3355, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3357, %r3355, %r3359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3360, %r461, %r3362, %r3357;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3364, %r464;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3366, %r3364, %r3368;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3369, %r461, %r3371, %r3366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3373, %r464, %r3362;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3376, %r461, %r3359, %r3373;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3380, %r464, %r3371;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3383, %r461, %r3368, %r3380;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3406, %r3409}, {%r503, %r506}, {%r3360, %r3376}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3413, %r3417}, {%r503, %r506}, {%r3369, %r3383}, {%r1221, %r1221}, %r178, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3405, %r3406, %r3406;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3408, %r3409, %r3409, %r3405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3412, %r3413, %r3413, %r3408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3416, %r3417, %r3417, %r3412;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3476, %r1582, %r3416, %r3526;
	// end inline asm
	add.s32 	%r3474, %r3524, 1;
	setp.eq.s32 	%p359, %r3474, 25;
	@%p359 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_194;
$L__BB0_192:                            // %L32323
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p360, %r1, 16;
	@%p360 bra 	$L__BB0_261;
	bra.uni 	$L__BB0_193;
$L__BB0_261:                            // %pass13415
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3424, %r3475, 22;
	or.b32  	%r3425, %r177, %r3424;
	cvt.u64.u32 	%rd388, %r3425;
	add.s64 	%rd389, %rd388, %rd9;
	shr.u64 	%rd390, %rd389, 37;
	add.s64 	%rd391, %rd389, %rd390;
	shr.s64 	%rd392, %rd391, 27;
	setp.lt.s64 	%p361, %rd389, 0;
	and.b64  	%rd393, %rd391, -134217728;
	setp.ne.s64 	%p362, %rd393, %rd389;
	and.pred  	%p363, %p361, %p362;
	selp.u64 	%rd394, 1, 0, %p363;
	sub.s64 	%rd395, %rd394, %rd392;
	shl.b64 	%rd396, %rd395, 27;
	add.s64 	%rd397, %rd396, %rd389;
	shl.b64 	%rd398, %rd397, 2;
	add.s64 	%rd399, %rd4, %rd398;
	st.global.u32 	[%rd399], %r3476;
	bra.uni 	$L__BB0_193;
$L__BB0_196:                            // %L32572
	mov.u32 	%r3427, 0;
	st.global.u32 	[%rd6], %r3427;
	ret;
$L__BB0_243:                            // %post_box_union
	mov.u64 	%rd206, exception2549;
	cvta.global.u64 	%rd207, %rd206;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd207;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6869
	mov.u32 	%r3443, 5;
	st.global.u32 	[%rd6], %r3443;
	mov.u64 	%rd430, exception2501;
	cvta.global.u64 	%rd431, %rd430;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd431;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7031
	mov.u32 	%r3442, 5;
	st.global.u32 	[%rd6], %r3442;
	mov.u64 	%rd428, exception2501;
	cvta.global.u64 	%rd429, %rd428;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd429;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7193
	mov.u32 	%r3441, 5;
	st.global.u32 	[%rd6], %r3441;
	mov.u64 	%rd426, exception2501;
	cvta.global.u64 	%rd427, %rd426;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd427;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7355
	mov.u32 	%r3440, 5;
	st.global.u32 	[%rd6], %r3440;
	mov.u64 	%rd424, exception2501;
	cvta.global.u64 	%rd425, %rd424;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd425;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7517
	mov.u32 	%r3439, 5;
	st.global.u32 	[%rd6], %r3439;
	mov.u64 	%rd422, exception2501;
	cvta.global.u64 	%rd423, %rd422;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd423;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7679
	mov.u32 	%r3438, 5;
	st.global.u32 	[%rd6], %r3438;
	mov.u64 	%rd420, exception2501;
	cvta.global.u64 	%rd421, %rd420;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd421;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7841
	mov.u32 	%r3437, 5;
	st.global.u32 	[%rd6], %r3437;
	mov.u64 	%rd418, exception2501;
	cvta.global.u64 	%rd419, %rd418;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd419;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L8003
	mov.u32 	%r3436, 5;
	st.global.u32 	[%rd6], %r3436;
	mov.u64 	%rd416, exception2501;
	cvta.global.u64 	%rd417, %rd416;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd417;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8165
	mov.u32 	%r3435, 5;
	st.global.u32 	[%rd6], %r3435;
	mov.u64 	%rd414, exception2501;
	cvta.global.u64 	%rd415, %rd414;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd415;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8327
	mov.u32 	%r3434, 5;
	st.global.u32 	[%rd6], %r3434;
	mov.u64 	%rd412, exception2501;
	cvta.global.u64 	%rd413, %rd412;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd413;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8489
	mov.u32 	%r3433, 5;
	st.global.u32 	[%rd6], %r3433;
	mov.u64 	%rd410, exception2501;
	cvta.global.u64 	%rd411, %rd410;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd411;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8651
	mov.u32 	%r3432, 5;
	st.global.u32 	[%rd6], %r3432;
	mov.u64 	%rd408, exception2501;
	cvta.global.u64 	%rd409, %rd408;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd409;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8813
	mov.u32 	%r3431, 5;
	st.global.u32 	[%rd6], %r3431;
	mov.u64 	%rd406, exception2501;
	cvta.global.u64 	%rd407, %rd406;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8975
	mov.u32 	%r3430, 5;
	st.global.u32 	[%rd6], %r3430;
	mov.u64 	%rd404, exception2501;
	cvta.global.u64 	%rd405, %rd404;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd405;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9137
	mov.u32 	%r3429, 5;
	st.global.u32 	[%rd6], %r3429;
	mov.u64 	%rd402, exception2501;
	cvta.global.u64 	%rd403, %rd402;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd403;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9299
	mov.u32 	%r3428, 5;
	st.global.u32 	[%rd6], %r3428;
	mov.u64 	%rd400, exception2501;
	cvta.global.u64 	%rd401, %rd400;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd401;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L167
	mov.u32 	%r3445, 2;
	st.global.u32 	[%rd6], %r3445;
	mov.u64 	%rd434, exception2501;
	cvta.global.u64 	%rd435, %rd434;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd435;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L311
	mov.u32 	%r3444, 3;
	st.global.u32 	[%rd6], %r3444;
	mov.u64 	%rd432, exception2501;
	cvta.global.u64 	%rd433, %rd432;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd433;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception12560;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1160
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r2};
	st.local.v2.u32 	[%rd5+8], {%r4, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r516, [retval0+0];
	} // callseq 47
	mov.u32 	%r518, 4;
	st.global.u32 	[%rd6], %r518;
	mov.u64 	%rd73, exception2501;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r299;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
