INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kilvl/Vivado/CPE233/register_file/register_file.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kilvl/Vivado/CPE233/register_file/register_file.srcs/sim_1/new/reg_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_sim
