

================================================================
== Vivado HLS Report for 'aes_process_1'
================================================================
* Date:           Mon Dec 13 15:29:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3223|  3769|  3223|  3769|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_shift_rows_fu_193        |aes_shift_rows        |   31|   70|   31|   70|   none  |
        |grp_aes_mix_columns8_fu_200      |aes_mix_columns8      |   81|   81|   81|   81|   none  |
        |grp_aes_sequence_to_matr_fu_217  |aes_sequence_to_matr  |  169|  169|  169|  169|   none  |
        |grp_aes_get_round_key5_fu_227    |aes_get_round_key5    |   41|   41|   41|   41|   none  |
        |grp_aes_substitute_bytes_fu_238  |aes_substitute_bytes  |   57|   57|   57|   57|   none  |
        |grp_aes_add_round_key_fu_247     |aes_add_round_key     |   41|   41|   41|   41|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |  2834|  3341| 218 ~ 257 |          -|          -|    13|    no    |
        |- Loop 2     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 2.1  |     8|     8|          2|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     798|   1598|    -|
|Memory           |        0|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    402|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     938|   2134|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_aes_add_round_key_fu_247     |aes_add_round_key     |        0|      0|   23|  133|    0|
    |grp_aes_get_round_key5_fu_227    |aes_get_round_key5    |        0|      0|   39|  135|    0|
    |grp_aes_mix_columns8_fu_200      |aes_mix_columns8      |        0|      0|  128|  296|    0|
    |grp_aes_sequence_to_matr_fu_217  |aes_sequence_to_matr  |        0|      0|  115|  201|    0|
    |grp_aes_shift_rows_fu_193        |aes_shift_rows        |        0|      0|  467|  697|    0|
    |grp_aes_substitute_bytes_fu_238  |aes_substitute_bytes  |        0|      0|   26|  136|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                            |                      |        0|      0|  798| 1598|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |round_key_V_U     |aes_process_1_roueOg  |        0|  32|   4|    0|    16|   16|     1|          256|
    |state_matrix_V_U  |aes_process_1_stadEe  |        0|  32|   4|    0|    16|   16|     1|          256|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|   8|    0|    32|   32|     2|          512|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_322_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln24_fu_270_p2                |     +    |      0|  0|  13|           4|           1|
    |add_ln700_fu_337_p2               |     +    |      0|  0|  15|           5|           1|
    |column_fu_282_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_288_p2                     |     +    |      0|  0|  15|           5|           3|
    |i_fu_259_p2                       |     +    |      0|  0|  13|           4|           1|
    |row_fu_304_p2                     |     +    |      0|  0|  12|           3|           1|
    |icmp_ln242_fu_276_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln244_fu_298_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln24_fu_253_p2               |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state13_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 126|          42|          27|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  101|         21|    1|         21|
    |column_0_i_reg_160                   |    9|          2|    3|          6|
    |expanded_key_V_ce0                   |    9|          2|    1|          2|
    |grp_aes_get_round_key5_fu_227_round  |   21|          4|    7|         28|
    |i_0_reg_137                          |    9|          2|    4|          8|
    |m_axi_text_V_ARVALID                 |    9|          2|    1|          2|
    |m_axi_text_V_RREADY                  |    9|          2|    1|          2|
    |p_04_0_i_reg_148                     |    9|          2|    5|         10|
    |p_04_1_i_reg_171                     |    9|          2|    5|         10|
    |phi_ln16_reg_126                     |    9|          2|    4|          8|
    |round_key_V_address0                 |   15|          3|    4|         12|
    |round_key_V_ce0                      |   15|          3|    1|          3|
    |round_key_V_we0                      |    9|          2|    1|          2|
    |row_0_i_reg_182                      |    9|          2|    3|          6|
    |s_boxes_V_ce0                        |    9|          2|    1|          2|
    |state_matrix_V_address0              |   38|          7|    4|         28|
    |state_matrix_V_ce0                   |   38|          7|    1|          7|
    |state_matrix_V_ce1                   |    9|          2|    1|          2|
    |state_matrix_V_d0                    |   33|          6|   16|         96|
    |state_matrix_V_we0                   |   33|          6|    1|          6|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  402|         81|   65|        261|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_361                              |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |column_0_i_reg_160                            |   3|   0|    3|          0|
    |column_reg_369                                |   3|   0|    3|          0|
    |grp_aes_add_round_key_fu_247_ap_start_reg     |   1|   0|    1|          0|
    |grp_aes_get_round_key5_fu_227_ap_start_reg    |   1|   0|    1|          0|
    |grp_aes_mix_columns8_fu_200_ap_start_reg      |   1|   0|    1|          0|
    |grp_aes_sequence_to_matr_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_shift_rows_fu_193_ap_start_reg        |   1|   0|    1|          0|
    |grp_aes_substitute_bytes_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_137                                   |   4|   0|    4|          0|
    |i_V_reg_374                                   |   5|   0|    5|          0|
    |i_reg_351                                     |   4|   0|    4|          0|
    |p_04_0_i_reg_148                              |   5|   0|    5|          0|
    |p_04_1_i_reg_171                              |   5|   0|    5|          0|
    |phi_ln16_reg_126                              |   4|   0|    4|          0|
    |row_0_i_reg_182                               |   3|   0|    3|          0|
    |row_reg_387                                   |   3|   0|    3|          0|
    |zext_ln244_reg_379                            |   3|   0|    6|          3|
    |zext_ln29_reg_356                             |   4|   0|    7|          3|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  76|   0|   82|          6|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |           aes_process.1          | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |           aes_process.1          | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |           aes_process.1          | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |           aes_process.1          | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |           aes_process.1          | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |           aes_process.1          | return value |
|m_axi_text_V_AWVALID                       | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWREADY                       |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWADDR                        | out |   32|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWID                          | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWLEN                         | out |   32|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWSIZE                        | out |    3|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWBURST                       | out |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWLOCK                        | out |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWCACHE                       | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWPROT                        | out |    3|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWQOS                         | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWREGION                      | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_AWUSER                        | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WVALID                        | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WREADY                        |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WDATA                         | out |   16|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WSTRB                         | out |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WLAST                         | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WID                           | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_WUSER                         | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARVALID                       | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARREADY                       |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARADDR                        | out |   32|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARID                          | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARLEN                         | out |   32|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARSIZE                        | out |    3|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARBURST                       | out |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARLOCK                        | out |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARCACHE                       | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARPROT                        | out |    3|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARQOS                         | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARREGION                      | out |    4|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_ARUSER                        | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RVALID                        |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RREADY                        | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RDATA                         |  in |   16|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RLAST                         |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RID                           |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RUSER                         |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_RRESP                         |  in |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_BVALID                        |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_BREADY                        | out |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_BRESP                         |  in |    2|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_BID                           |  in |    1|    m_axi   |              text_V              |    pointer   |
|m_axi_text_V_BUSER                         |  in |    1|    m_axi   |              text_V              |    pointer   |
|text_V_offset                              |  in |   31|   ap_none  |           text_V_offset          |    scalar    |
|expanded_key_V_address0                    | out |    8|  ap_memory |          expanded_key_V          |     array    |
|expanded_key_V_ce0                         | out |    1|  ap_memory |          expanded_key_V          |     array    |
|expanded_key_V_q0                          |  in |   16|  ap_memory |          expanded_key_V          |     array    |
|s_boxes_V_address0                         | out |   10|  ap_memory |             s_boxes_V            |     array    |
|s_boxes_V_ce0                              | out |    1|  ap_memory |             s_boxes_V            |     array    |
|s_boxes_V_q0                               |  in |    8|  ap_memory |             s_boxes_V            |     array    |
|mix_column_constant_matrices_0_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_0_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_0_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_0_V |     array    |
|mix_column_constant_matrices_1_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_1_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_1_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_1_V |     array    |
|mix_column_constant_matrices_2_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_2_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_2_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_2_V |     array    |
|mix_column_constant_matrices_3_V_address0  | out |    4|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|mix_column_constant_matrices_3_V_ce0       | out |    1|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|mix_column_constant_matrices_3_V_q0        |  in |    6|  ap_memory | mix_column_constant_matrices_3_V |     array    |
|multiplication_V_address0                  | out |   12|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_ce0                       | out |    1|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_q0                        |  in |    8|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_address1                  | out |   12|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_ce1                       | out |    1|  ap_memory |         multiplication_V         |     array    |
|multiplication_V_q1                        |  in |    8|  ap_memory |         multiplication_V         |     array    |
|sequence_out_V_address0                    | out |    4|  ap_memory |          sequence_out_V          |     array    |
|sequence_out_V_ce0                         | out |    1|  ap_memory |          sequence_out_V          |     array    |
|sequence_out_V_we0                         | out |    1|  ap_memory |          sequence_out_V          |     array    |
|sequence_out_V_d0                          | out |   16|  ap_memory |          sequence_out_V          |     array    |
+-------------------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 18 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%text_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %text_V_offset)"   --->   Operation 21 'read' 'text_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 22 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 23 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 25 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @aes_sequence_to_matr(i16* %text_V, i31 %text_V_offset_read, [16 x i16]* nocapture %state_matrix_V)"   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 0, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 28 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 28 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %text_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:24]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln16 = phi i4 [ 1, %0 ], [ %add_ln24, %._crit_edge ]" [AES-XTS/main.cpp:24]   --->   Operation 32 'phi' 'phi_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:24]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %._crit_edge" [AES-XTS/main.cpp:24]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:26]   --->   Operation 38 'call' <Predicate = (!icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %phi_ln16 to i7" [AES-XTS/main.cpp:29]   --->   Operation 39 'zext' 'zext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 40 'call' <Predicate = (!icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln24 = add i4 %phi_ln16, 1" [AES-XTS/main.cpp:24]   --->   Operation 41 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:39]   --->   Operation 42 'call' <Predicate = (icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 43 'call' <Predicate = (icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:26]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 46 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:27]   --->   Operation 46 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:27]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 1, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 1, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 50 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 50 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:24]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 1)" [AES-XTS/main.cpp:39]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 2.72>
ST_14 : Operation 55 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:40]   --->   Operation 55 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 1)" [AES-XTS/main.cpp:40]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 1.81>
ST_16 : Operation 57 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 57 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 9> <Delay = 1.76>
ST_17 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 59 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 10> <Delay = 1.78>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %2 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 60 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %2 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (1.13ns)   --->   "%icmp_ln242 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 62 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 63 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 64 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %aes_matrix_to_sequence.exit, label %3" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 66 'add' 'i_V' <Predicate = (!icmp_ln242)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 67 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (1.76ns)   --->   "br label %4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 68 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:44]   --->   Operation 69 'ret' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 4.10>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %3 ], [ %add_ln700, %5 ]" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 70 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %3 ], [ %row, %5 ]"   --->   Operation 71 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln244 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 72 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 73 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 74 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.loopexit.loopexit, label %5" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i5 %tmp to i6" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 77 'zext' 'zext_ln180' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln244, %zext_ln180" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 78 'add' 'add_ln180' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 79 'zext' 'zext_ln180_17' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_17" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 80 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_19 : Operation 81 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 81 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 4.64>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_04_1_i to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 83 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 84 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [16 x i16]* %sequence_out_V, i64 0, i64 %zext_ln544" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 85 'getelementptr' 'sequence_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (2.32ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_20 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 87 'add' 'add_ln700' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "br label %4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ text_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sequence_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
text_V_offset_read  (read             ) [ 001000000000000000000]
state_matrix_V      (alloca           ) [ 001111111111111111111]
round_key_V         (alloca           ) [ 001111111111111111000]
call_ln0            (call             ) [ 000000000000000000000]
call_ln14           (call             ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
call_ln15           (call             ) [ 000000000000000000000]
br_ln24             (br               ) [ 000011111111100000000]
phi_ln16            (phi              ) [ 000001000000000000000]
i_0                 (phi              ) [ 000001000000000000000]
icmp_ln24           (icmp             ) [ 000001111111100000000]
empty               (speclooptripcount) [ 000000000000000000000]
i                   (add              ) [ 000011111111100000000]
br_ln24             (br               ) [ 000000000000000000000]
zext_ln29           (zext             ) [ 000000100000000000000]
add_ln24            (add              ) [ 000011111111100000000]
call_ln26           (call             ) [ 000000000000000000000]
call_ln29           (call             ) [ 000000000000000000000]
call_ln27           (call             ) [ 000000000000000000000]
call_ln28           (call             ) [ 000000000000000000000]
call_ln35           (call             ) [ 000000000000000000000]
br_ln24             (br               ) [ 000011111111100000000]
call_ln39           (call             ) [ 000000000000000000000]
call_ln41           (call             ) [ 000000000000000000000]
call_ln40           (call             ) [ 000000000000000000000]
call_ln42           (call             ) [ 000000000000000000000]
br_ln242            (br               ) [ 000000000000000001111]
p_04_0_i            (phi              ) [ 000000000000000000111]
column_0_i          (phi              ) [ 000000000000000000100]
icmp_ln242          (icmp             ) [ 000000000000000000111]
empty_23            (speclooptripcount) [ 000000000000000000000]
column              (add              ) [ 000000000000000001111]
br_ln242            (br               ) [ 000000000000000000000]
i_V                 (add              ) [ 000000000000000001111]
zext_ln244          (zext             ) [ 000000000000000000011]
br_ln244            (br               ) [ 000000000000000000111]
ret_ln44            (ret              ) [ 000000000000000000000]
p_04_1_i            (phi              ) [ 000000000000000000011]
row_0_i             (phi              ) [ 000000000000000000010]
icmp_ln244          (icmp             ) [ 000000000000000000111]
empty_24            (speclooptripcount) [ 000000000000000000000]
row                 (add              ) [ 000000000000000000111]
br_ln244            (br               ) [ 000000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln180          (zext             ) [ 000000000000000000000]
add_ln180           (add              ) [ 000000000000000000000]
zext_ln180_17       (zext             ) [ 000000000000000000000]
state_matrix_V_addr (getelementptr    ) [ 000000000000000000001]
br_ln0              (br               ) [ 000000000000000001111]
zext_ln544          (zext             ) [ 000000000000000000000]
state_matrix_V_load (load             ) [ 000000000000000000000]
sequence_out_V_addr (getelementptr    ) [ 000000000000000000000]
store_ln246         (store            ) [ 000000000000000000000]
add_ln700           (add              ) [ 000000000000000000111]
br_ln244            (br               ) [ 000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="text_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expanded_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_boxes_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mix_column_constant_matrices_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mix_column_constant_matrices_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mix_column_constant_matrices_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mix_column_constant_matrices_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="multiplication_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sequence_out_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_sequence_to_matr"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="state_matrix_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="round_key_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="text_V_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="31" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="text_V_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_matrix_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/19 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_matrix_V_load/19 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sequence_out_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/20 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln246_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/20 "/>
</bind>
</comp>

<comp id="126" class="1005" name="phi_ln16_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln16 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_ln16_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln16/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_04_0_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_04_0_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/18 "/>
</bind>
</comp>

<comp id="160" class="1005" name="column_0_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="column_0_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/18 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_04_1_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_04_1_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/19 "/>
</bind>
</comp>

<comp id="182" class="1005" name="row_0_i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="row_0_i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/19 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_aes_shift_rows_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/7 call_ln40/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_aes_mix_columns8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="0" index="4" bw="6" slack="0"/>
<pin id="206" dir="0" index="5" bw="6" slack="0"/>
<pin id="207" dir="0" index="6" bw="1" slack="0"/>
<pin id="208" dir="0" index="7" bw="8" slack="0"/>
<pin id="209" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_aes_sequence_to_matr_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="31" slack="0"/>
<pin id="221" dir="0" index="3" bw="16" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_aes_get_round_key5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="0" index="3" bw="16" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/1 call_ln29/5 call_ln41/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_aes_substitute_bytes_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/5 call_ln39/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_aes_add_round_key_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 call_ln35/11 call_ln42/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln24_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln29_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln24_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln242_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/18 "/>
</bind>
</comp>

<comp id="282" class="1004" name="column_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/18 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln244_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln244_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/19 "/>
</bind>
</comp>

<comp id="304" class="1004" name="row_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/19 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln180_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/19 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln180_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/19 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln180_17_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_17/19 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln544_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln700_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/20 "/>
</bind>
</comp>

<comp id="343" class="1005" name="text_V_offset_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="1"/>
<pin id="345" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="text_V_offset_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln29_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="1"/>
<pin id="358" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln24_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="369" class="1005" name="column_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln244_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="1"/>
<pin id="381" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln244 "/>
</bind>
</comp>

<comp id="387" class="1005" name="row_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="392" class="1005" name="state_matrix_V_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="1"/>
<pin id="394" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="add_ln700_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="82" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="82" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="106" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="148" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="94" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="86" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="90" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="141" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="141" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="130" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="274"><net_src comp="130" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="164" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="164" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="152" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="164" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="186" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="186" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="186" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="335"><net_src comp="171" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="341"><net_src comp="171" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="94" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="354"><net_src comp="259" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="359"><net_src comp="265" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="364"><net_src comp="270" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="372"><net_src comp="282" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="377"><net_src comp="288" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="382"><net_src comp="294" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="390"><net_src comp="304" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="395"><net_src comp="100" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="400"><net_src comp="337" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: text_V | {}
	Port: sequence_out_V | {20 }
 - Input state : 
	Port: aes_process.1 : text_V | {1 2 }
	Port: aes_process.1 : text_V_offset | {1 }
	Port: aes_process.1 : expanded_key_V | {1 2 5 6 13 }
	Port: aes_process.1 : s_boxes_V | {5 6 13 }
	Port: aes_process.1 : mix_column_constant_matrices_0_V | {9 10 }
	Port: aes_process.1 : mix_column_constant_matrices_1_V | {9 10 }
	Port: aes_process.1 : mix_column_constant_matrices_2_V | {9 10 }
	Port: aes_process.1 : mix_column_constant_matrices_3_V | {9 10 }
	Port: aes_process.1 : multiplication_V | {9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln14 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln29 : 1
		call_ln29 : 2
		add_ln24 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln242 : 1
		column : 1
		br_ln242 : 2
		i_V : 1
		zext_ln244 : 1
	State 19
		icmp_ln244 : 1
		row : 1
		br_ln244 : 2
		tmp : 1
		zext_ln180 : 2
		add_ln180 : 3
		zext_ln180_17 : 4
		state_matrix_V_addr : 5
		state_matrix_V_load : 6
	State 20
		sequence_out_V_addr : 1
		store_ln246 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |    grp_aes_shift_rows_fu_193    | 16.1781 |   610   |   372   |
|          |   grp_aes_mix_columns8_fu_200   | 16.3328 |   206   |   300   |
|   call   | grp_aes_sequence_to_matr_fu_217 |    0    |    92   |   108   |
|          |  grp_aes_get_round_key5_fu_227  |  1.769  |    50   |    99   |
|          | grp_aes_substitute_bytes_fu_238 |  3.538  |    43   |    88   |
|          |   grp_aes_add_round_key_fu_247  |  3.538  |    26   |    91   |
|----------|---------------------------------|---------|---------|---------|
|          |             i_fu_259            |    0    |    0    |    13   |
|          |         add_ln24_fu_270         |    0    |    0    |    13   |
|          |          column_fu_282          |    0    |    0    |    12   |
|    add   |            i_V_fu_288           |    0    |    0    |    15   |
|          |            row_fu_304           |    0    |    0    |    12   |
|          |         add_ln180_fu_322        |    0    |    0    |    15   |
|          |         add_ln700_fu_337        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln24_fu_253        |    0    |    0    |    9    |
|   icmp   |        icmp_ln242_fu_276        |    0    |    0    |    9    |
|          |        icmp_ln244_fu_298        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|   read   |  text_V_offset_read_read_fu_94  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln29_fu_265        |    0    |    0    |    0    |
|          |        zext_ln244_fu_294        |    0    |    0    |    0    |
|   zext   |        zext_ln180_fu_318        |    0    |    0    |    0    |
|          |       zext_ln180_17_fu_327      |    0    |    0    |    0    |
|          |        zext_ln544_fu_332        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_fu_310           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 41.3558 |   1027  |   1180  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    0   |   32   |    4   |    0   |
|state_matrix_V|    0   |   32   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln24_reg_361     |    4   |
|     add_ln700_reg_397     |    5   |
|     column_0_i_reg_160    |    3   |
|       column_reg_369      |    3   |
|        i_0_reg_137        |    4   |
|        i_V_reg_374        |    5   |
|         i_reg_351         |    4   |
|      p_04_0_i_reg_148     |    5   |
|      p_04_1_i_reg_171     |    5   |
|      phi_ln16_reg_126     |    4   |
|      row_0_i_reg_182      |    3   |
|        row_reg_387        |    3   |
|state_matrix_V_addr_reg_392|    4   |
| text_V_offset_read_reg_343|   31   |
|     zext_ln244_reg_379    |    6   |
|     zext_ln29_reg_356     |    7   |
+---------------------------+--------+
|           Total           |   96   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_106        |  p0  |   2  |   4  |    8   ||    9    |
|         p_04_0_i_reg_148        |  p0  |   2  |   5  |   10   ||    9    |
| grp_aes_sequence_to_matr_fu_217 |  p2  |   2  |  31  |   62   ||    9    |
|  grp_aes_get_round_key5_fu_227  |  p1  |   4  |   5  |   20   ||    15   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   100  ||  7.1675 ||    42   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |  1027  |  1180  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |  1187  |  1230  |    0   |
+-----------+--------+--------+--------+--------+--------+
