src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 17:29:31, Nov 22 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 16
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 16

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 16

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/filter/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=14):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=40  C=653):  CPU halted after 653 cycles
src/trace_read.cc:1447: (I=40  C=653):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17789):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17789):  DMA halted after 17136 cycles
src/trace_read.cc:1447: (I=40  C=618645):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=619699):  ACC 2 halted after 601910 cycles
src/trace_read.cc:1447: (I=40  C=619701):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=629155):  DMA Done Activating 2
src/core.cc:425: (I=40  C=629155):  DMA halted after 9456 cycles
src/trace_read.cc:1447: (I=40  C=979133):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=979713):  ACC 2 halted after 350559 cycles
src/trace_read.cc:1447: (I=40  C=979714):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=988011):  DMA Done Activating 2
src/core.cc:425: (I=40  C=988011):  DMA halted after 8298 cycles
src/trace_read.cc:1447: (I=40  C=1401434):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=1403338):  ACC 2 halted after 415328 cycles
src/trace_read.cc:1447: (I=40  C=1403341):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=1409788):  DMA Done Activating 2
src/core.cc:425: (I=40  C=1409788):  DMA halted after 6450 cycles
src/trace_read.cc:1447: (I=40  C=1979519):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=1980077):  ACC 2 halted after 570290 cycles
src/trace_read.cc:1447: (I=40  C=1980078):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=1985396):  DMA Done Activating 2
src/core.cc:425: (I=40  C=1985396):  DMA halted after 5319 cycles
src/trace_read.cc:1447: (I=40  C=2775612):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=2776308):  ACC 2 halted after 790913 cycles
src/trace_read.cc:1447: (I=40  C=2776309):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=2781901):  DMA Done Activating 2
src/core.cc:425: (I=40  C=2781901):  DMA halted after 5593 cycles
src/trace_read.cc:1447: (I=40  C=3566886):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=3567583):  ACC 2 halted after 785683 cycles
src/trace_read.cc:1447: (I=40  C=3567584):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=3572750):  DMA Done Activating 2
src/core.cc:425: (I=40  C=3572750):  DMA halted after 5167 cycles
src/trace_read.cc:1447: (I=40  C=4349089):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=4349814):  ACC 2 halted after 777065 cycles
src/trace_read.cc:1447: (I=40  C=4349818):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=4360165):  DMA Done Activating 2
src/core.cc:425: (I=40  C=4360165):  DMA halted after 10351 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:5047344     seconds:121   -- 0.20 IPC (0.20 IPC) -- 0.00 KIPS (8.26 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:5047344     seconds:121   -- 0.20 IPC (0.20 IPC) -- 0.00 KIPS (8.26 KIPS)
src/trace_read.cc:1447: (I=40  C=5222583):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=5223304):  ACC 2 halted after 863140 cycles
src/trace_read.cc:1447: (I=40  C=5223308):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=5230640):  DMA Done Activating 2
src/core.cc:425: (I=40  C=5230640):  DMA halted after 7336 cycles
src/trace_read.cc:1447: (I=40  C=6146570):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6147491):  ACC 2 halted after 916852 cycles
src/trace_read.cc:1447: (I=40  C=6147496):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6153756):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6153756):  DMA halted after 6265 cycles
src/trace_read.cc:1447: (I=40  C=6638608):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6639226):  ACC 2 halted after 485471 cycles
src/trace_read.cc:1447: (I=40  C=6639229):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6646797):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6646797):  DMA halted after 7571 cycles
src/trace_read.cc:1447: (I=40  C=7206522):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=7207079):  ACC 2 halted after 560283 cycles
src/trace_read.cc:1447: (I=40  C=7207083):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=7212515):  DMA Done Activating 2
src/core.cc:425: (I=40  C=7212515):  DMA halted after 5436 cycles
src/trace_read.cc:1447: (I=40  C=7836363):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=7837085):  ACC 2 halted after 624571 cycles
src/trace_read.cc:1447: (I=40  C=7837089):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=7842569):  DMA Done Activating 2
src/core.cc:425: (I=40  C=7842569):  DMA halted after 5484 cycles
src/trace_read.cc:1447: (I=40  C=8599092):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=8599788):  ACC 2 halted after 757220 cycles
src/trace_read.cc:1447: (I=40  C=8599792):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=8605277):  DMA Done Activating 2
src/core.cc:425: (I=40  C=8605277):  DMA halted after 5489 cycles
src/trace_read.cc:1447: (I=40  C=9359238):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=9359934):  ACC 2 halted after 754658 cycles
src/trace_read.cc:1447: (I=40  C=9359938):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=9365459):  DMA Done Activating 2
src/core.cc:425: (I=40  C=9365459):  DMA halted after 5525 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:10230863    seconds:215   -- 0.19 IPC (0.20 IPC) -- 10.64 KIPS (9.30 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:10230863    seconds:215   -- 0.19 IPC (0.20 IPC) -- 10.64 KIPS (9.30 KIPS)
src/trace_read.cc:1447: (I=40  C=10258379):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=10259075):  ACC 2 halted after 893617 cycles
src/trace_read.cc:1447: (I=40  C=10259079):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=10265069):  DMA Done Activating 2
src/core.cc:425: (I=40  C=10265069):  DMA halted after 5994 cycles
src/trace_read.cc:1447: (I=40  C=11215136):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=11215832):  ACC 2 halted after 950764 cycles
src/trace_read.cc:1447: (I=40  C=11215836):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=11222156):  DMA Done Activating 2
src/core.cc:425: (I=40  C=11222156):  DMA halted after 6324 cycles
src/trace_read.cc:1447: (I=40  C=12168715):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=12169620):  ACC 2 halted after 947465 cycles
src/trace_read.cc:1447: (I=40  C=12169624):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=12176282):  DMA Done Activating 2
src/core.cc:425: (I=40  C=12176282):  DMA halted after 6662 cycles
src/trace_read.cc:1447: (I=40  C=12761476):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=12761998):  ACC 2 halted after 585717 cycles
src/trace_read.cc:1447: (I=40  C=12762001):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=12768933):  DMA Done Activating 2
src/core.cc:425: (I=40  C=12768933):  DMA halted after 6935 cycles
src/trace_read.cc:1447: (I=40  C=13378966):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=13379480):  ACC 2 halted after 610548 cycles
src/trace_read.cc:1447: (I=40  C=13379483):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=13385643):  DMA Done Activating 2
src/core.cc:425: (I=40  C=13385643):  DMA halted after 6163 cycles
src/trace_read.cc:1447: (I=40  C=14117562):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=14118284):  ACC 2 halted after 732642 cycles
src/trace_read.cc:1447: (I=40  C=14118288):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=14123475):  DMA Done Activating 2
src/core.cc:425: (I=40  C=14123475):  DMA halted after 5191 cycles
src/trace_read.cc:1447: (I=40  C=15015062):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=15015838):  ACC 2 halted after 892364 cycles
src/trace_read.cc:1447: (I=40  C=15015842):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=15023313):  DMA Done Activating 2
src/core.cc:425: (I=40  C=15023313):  DMA halted after 7475 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:15490268    seconds:311   -- 0.19 IPC (0.19 IPC) -- 10.42 KIPS (9.65 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:15490268    seconds:311   -- 0.19 IPC (0.19 IPC) -- 10.42 KIPS (9.65 KIPS)
src/trace_read.cc:1447: (I=40  C=15965517):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=15966213):  ACC 2 halted after 942901 cycles
src/trace_read.cc:1447: (I=40  C=15966218):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=15972199):  DMA Done Activating 2
src/core.cc:425: (I=40  C=15972199):  DMA halted after 5986 cycles
src/trace_read.cc:1447: (I=40  C=17052347):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=17053043):  ACC 2 halted after 1080845 cycles
src/trace_read.cc:1447: (I=40  C=17053048):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17059079):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17059079):  DMA halted after 6036 cycles
src/trace_read.cc:1447: (I=40  C=17627222):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=17629108):  ACC 2 halted after 570030 cycles
src/trace_read.cc:1447: (I=40  C=17629112):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17635786):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17635786):  DMA halted after 6678 cycles
src/trace_read.cc:1447: (I=40  C=18416692):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=18417267):  ACC 2 halted after 781482 cycles
src/trace_read.cc:1447: (I=40  C=18417271):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=18422538):  DMA Done Activating 2
src/core.cc:425: (I=40  C=18422538):  DMA halted after 5271 cycles
src/trace_read.cc:1447: (I=40  C=18997736):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=18997887):  ACC 2 halted after 575350 cycles
src/trace_read.cc:1447: (I=40  C=18997892):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=19003667):  DMA Done Activating 2
src/core.cc:425: (I=40  C=19003667):  DMA halted after 5780 cycles
src/trace_read.cc:1447: (I=40  C=19824025):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=19824176):  ACC 2 halted after 820510 cycles
src/trace_read.cc:1447: (I=40  C=19824181):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=19826918):  DMA Done Activating 2
src/core.cc:425: (I=40  C=19826918):  DMA halted after 2742 cycles
** Heartbeat for core[2]:        insts:4000000     cycles:20029714    seconds:390   -- 0.22 IPC (0.20 IPC) -- 12.66 KIPS (10.26 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:4000000     cycles:20029714    seconds:390   -- 0.22 IPC (0.20 IPC) -- 12.66 KIPS (10.26 KIPS)
src/trace_read.cc:1447: (I=40  C=20648786):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=20648937):  ACC 2 halted after 822020 cycles
src/trace_read.cc:1447: (I=40  C=20648942):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=20651848):  DMA Done Activating 2
src/core.cc:425: (I=40  C=20651848):  DMA halted after 2911 cycles
src/trace_read.cc:1447: (I=40  C=21552347):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=21552497):  ACC 2 halted after 900650 cycles
src/trace_read.cc:1447: (I=40  C=21552502):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=21555054):  DMA Done Activating 2
src/core.cc:425: (I=40  C=21555054):  DMA halted after 2557 cycles
src/trace_read.cc:1447: (I=40  C=22230785):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=22230932):  ACC 2 halted after 675879 cycles
src/trace_read.cc:1447: (I=40  C=22230937):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=22234867):  DMA Done Activating 2
src/core.cc:425: (I=40  C=22234867):  DMA halted after 3935 cycles
src/trace_read.cc:1447: (I=40  C=22817128):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=22817249):  ACC 2 halted after 582383 cycles
src/trace_read.cc:1447: (I=40  C=22817251):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=22819281):  DMA Done Activating 2
src/core.cc:425: (I=40  C=22819281):  DMA halted after 2032 cycles
src/trace_read.cc:1447: (I=40  C=23507109):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=23507236):  ACC 2 halted after 687956 cycles
src/trace_read.cc:1447: (I=40  C=23507241):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=23512852):  DMA Done Activating 2
src/core.cc:425: (I=40  C=23512852):  DMA halted after 5616 cycles
** Heartbeat for core[2]:        insts:5000000     cycles:23571004    seconds:447   -- 0.28 IPC (0.21 IPC) -- 17.54 KIPS (11.19 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:5000000     cycles:23571004    seconds:447   -- 0.28 IPC (0.21 IPC) -- 17.54 KIPS (11.19 KIPS)
src/trace_read.cc:1447: (I=40  C=24578286):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=24579070):  ACC 2 halted after 1066219 cycles
src/trace_read.cc:1447: (I=40  C=24579075):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=24581363):  DMA Done Activating 2
src/core.cc:425: (I=40  C=24581363):  DMA halted after 2293 cycles
src/trace_read.cc:1447: (I=40  C=25361446):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=25361600):  ACC 2 halted after 780238 cycles
src/trace_read.cc:1447: (I=40  C=25361603):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=25363543):  DMA Done Activating 2
src/core.cc:425: (I=40  C=25363543):  DMA halted after 1943 cycles
src/trace_read.cc:1447: (I=40  C=25874726):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=25874852):  ACC 2 halted after 511310 cycles
src/trace_read.cc:1447: (I=40  C=25874856):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=25876458):  DMA Done Activating 2
src/core.cc:425: (I=40  C=25876458):  DMA halted after 1606 cycles
src/trace_read.cc:1447: (I=40  C=26904127):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=26904277):  ACC 2 halted after 1027820 cycles
src/trace_read.cc:1447: (I=40  C=26904282):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=26906819):  DMA Done Activating 2
src/core.cc:425: (I=40  C=26906819):  DMA halted after 2542 cycles
** Heartbeat for core[2]:        insts:6000000     cycles:27193913    seconds:507   -- 0.28 IPC (0.22 IPC) -- 16.67 KIPS (11.83 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:6000000     cycles:27193913    seconds:507   -- 0.28 IPC (0.22 IPC) -- 16.67 KIPS (11.83 KIPS)
src/trace_read.cc:1447: (I=40  C=27751628):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=27751781):  ACC 2 halted after 844963 cycles
src/trace_read.cc:1447: (I=40  C=27751786):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=27753828):  DMA Done Activating 2
src/core.cc:425: (I=40  C=27753828):  DMA halted after 2047 cycles
src/trace_read.cc:1447: (I=40  C=28410212):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=28411170):  ACC 2 halted after 657343 cycles
src/trace_read.cc:1447: (I=40  C=28411174):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=28412925):  DMA Done Activating 2
src/core.cc:425: (I=40  C=28412925):  DMA halted after 1755 cycles
src/trace_read.cc:1447: (I=40  C=29240495):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=29240710):  ACC 2 halted after 827786 cycles
src/trace_read.cc:1447: (I=40  C=29240715):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=29243319):  DMA Done Activating 2
src/core.cc:425: (I=40  C=29243319):  DMA halted after 2609 cycles
src/trace_read.cc:1447: (I=40  C=30228567):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=30228685):  ACC 2 halted after 985367 cycles
src/trace_read.cc:1447: (I=40  C=30228690):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=30230717):  DMA Done Activating 2
src/core.cc:425: (I=40  C=30230717):  DMA halted after 2032 cycles
src/trace_read.cc:1447: (I=40  C=30862347):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=30862463):  ACC 2 halted after 631747 cycles
** Heartbeat for core[2]:        insts:7000000     cycles:30861811    seconds:574   -- 0.27 IPC (0.23 IPC) -- 14.93 KIPS (12.20 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:7000000     cycles:30861811    seconds:574   -- 0.27 IPC (0.23 IPC) -- 14.93 KIPS (12.20 KIPS)
src/trace_read.cc:1447: (I=40  C=30862467):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=30864228):  DMA Done Activating 2
src/core.cc:425: (I=40  C=30864228):  DMA halted after 1765 cycles
src/trace_read.cc:1447: (I=40  C=31682375):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=31682525):  ACC 2 halted after 818298 cycles
src/trace_read.cc:1447: (I=40  C=31682530):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=31685085):  DMA Done Activating 2
src/core.cc:425: (I=40  C=31685085):  DMA halted after 2560 cycles
src/trace_read.cc:1447: (I=40  C=32647368):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=32647485):  ACC 2 halted after 962401 cycles
src/trace_read.cc:1447: (I=40  C=32647490):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=32649545):  DMA Done Activating 2
src/core.cc:425: (I=40  C=32649545):  DMA halted after 2060 cycles
src/trace_read.cc:1447: (I=40  C=32916555):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=32917455):  ACC 2 halted after 267911 cycles
src/trace_read.cc:1447: (I=40  C=32917459):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=32919491):  DMA Done Activating 2
src/core.cc:425: (I=40  C=32919491):  DMA halted after 2036 cycles
src/trace_read.cc:1447: (I=40  C=33764932):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=33765083):  ACC 2 halted after 845593 cycles
src/trace_read.cc:1447: (I=40  C=33765088):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=33767057):  DMA Done Activating 2
src/core.cc:425: (I=40  C=33767057):  DMA halted after 1974 cycles
src/trace_read.cc:1447: (I=40  C=34399662):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=34400565):  ACC 2 halted after 633509 cycles
src/trace_read.cc:1447: (I=40  C=34400568):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=34402201):  DMA Done Activating 2
src/core.cc:425: (I=40  C=34402201):  DMA halted after 1636 cycles
** Heartbeat for core[2]:        insts:8000000     cycles:34472078    seconds:633   -- 0.28 IPC (0.23 IPC) -- 16.95 KIPS (12.64 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:8000000     cycles:34472078    seconds:633   -- 0.28 IPC (0.23 IPC) -- 16.95 KIPS (12.64 KIPS)
src/trace_read.cc:1447: (I=40  C=34723846):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=34723965):  ACC 2 halted after 321765 cycles
src/trace_read.cc:1447: (I=40  C=34723969):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=34726009):  DMA Done Activating 2
src/core.cc:425: (I=40  C=34726009):  DMA halted after 2044 cycles
src/trace_read.cc:1447: (I=40  C=35496665):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=35496841):  ACC 2 halted after 770833 cycles
src/trace_read.cc:1447: (I=40  C=35496846):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=35498782):  DMA Done Activating 2
src/core.cc:425: (I=40  C=35498782):  DMA halted after 1941 cycles
src/trace_read.cc:1447: (I=40  C=36076003):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36076156):  ACC 2 halted after 577375 cycles
src/trace_read.cc:1447: (I=40  C=36076159):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36078060):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36078060):  DMA halted after 1904 cycles
src/trace_read.cc:1447: (I=40  C=36455065):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36455196):  ACC 2 halted after 377137 cycles
src/trace_read.cc:1447: (I=40  C=36455200):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36457249):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36457249):  DMA halted after 2053 cycles
src/trace_read.cc:1447: (I=40  C=37209337):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37209592):  ACC 2 halted after 752344 cycles
src/trace_read.cc:1447: (I=40  C=37209597):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37211632):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37211632):  DMA halted after 2040 cycles
src/trace_read.cc:1447: (I=40  C=37702964):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37703082):  ACC 2 halted after 491451 cycles
src/trace_read.cc:1447: (I=40  C=37703084):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37704677):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37704677):  DMA halted after 1595 cycles
** Heartbeat for core[2]:        insts:9000000     cycles:37942202    seconds:689   -- 0.29 IPC (0.24 IPC) -- 17.86 KIPS (13.06 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:9000000     cycles:37942202    seconds:689   -- 0.29 IPC (0.24 IPC) -- 17.86 KIPS (13.06 KIPS)
src/trace_read.cc:1447: (I=40  C=38035293):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38035410):  ACC 2 halted after 330734 cycles
src/trace_read.cc:1447: (I=40  C=38035414):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38037437):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38037437):  DMA halted after 2027 cycles
src/trace_read.cc:1447: (I=40  C=38679584):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38679716):  ACC 2 halted after 642280 cycles
src/trace_read.cc:1447: (I=40  C=38679721):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38681723):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38681723):  DMA halted after 2007 cycles
src/trace_read.cc:1447: (I=40  C=39119639):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39119791):  ACC 2 halted after 438069 cycles
src/trace_read.cc:1447: (I=40  C=39119792):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39121458):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39121458):  DMA halted after 1667 cycles
src/trace_read.cc:1447: (I=40  C=39384202):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39384349):  ACC 2 halted after 262892 cycles
src/trace_read.cc:1447: (I=40  C=39384352):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39387211):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39387211):  DMA halted after 2862 cycles
src/trace_read.cc:1447: (I=40  C=39947229):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39947379):  ACC 2 halted after 560169 cycles
src/trace_read.cc:1447: (I=40  C=39947384):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39949636):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39949636):  DMA halted after 2257 cycles
src/trace_read.cc:1447: (I=40  C=40460691):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40460814):  ACC 2 halted after 511179 cycles
src/trace_read.cc:1447: (I=40  C=40460815):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40462405):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40462405):  DMA halted after 1591 cycles
src/trace_read.cc:1447: (I=40  C=40654109):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40654954):  ACC 2 halted after 192550 cycles
src/trace_read.cc:1447: (I=40  C=40654958):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40656610):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40656610):  DMA halted after 1656 cycles
src/trace_read.cc:1447: (I=40  C=41245008):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41245292):  ACC 2 halted after 588683 cycles
src/trace_read.cc:1447: (I=40  C=41245297):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41247489):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41247489):  DMA halted after 2197 cycles
** Heartbeat for core[2]:        insts:10000000    cycles:41261143    seconds:743   -- 0.30 IPC (0.24 IPC) -- 18.52 KIPS (13.46 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:10000000    cycles:41261143    seconds:743   -- 0.30 IPC (0.24 IPC) -- 18.52 KIPS (13.46 KIPS)
src/trace_read.cc:1447: (I=40  C=41806315):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41806668):  ACC 2 halted after 559180 cycles
src/trace_read.cc:1447: (I=40  C=41806670):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41808303):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41808303):  DMA halted after 1635 cycles
src/trace_read.cc:1447: (I=40  C=42078793):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42078925):  ACC 2 halted after 270623 cycles
src/trace_read.cc:1447: (I=40  C=42078929):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42080985):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42080985):  DMA halted after 2060 cycles
src/trace_read.cc:1447: (I=40  C=42655750):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42655902):  ACC 2 halted after 574918 cycles
src/trace_read.cc:1447: (I=40  C=42655907):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42658865):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42658865):  DMA halted after 2963 cycles
src/trace_read.cc:1447: (I=40  C=43500063):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=43500213):  ACC 2 halted after 841349 cycles
src/trace_read.cc:1447: (I=40  C=43500218):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=43502231):  DMA Done Activating 2
src/core.cc:425: (I=40  C=43502231):  DMA halted after 2018 cycles
src/trace_read.cc:1447: (I=40  C=44207735):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44207887):  ACC 2 halted after 705657 cycles
src/trace_read.cc:1447: (I=40  C=44207888):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44209364):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44209364):  DMA halted after 1477 cycles
src/trace_read.cc:1447: (I=40  C=44545168):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44545316):  ACC 2 halted after 335953 cycles
src/trace_read.cc:1447: (I=40  C=44545320):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44547401):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44547401):  DMA halted after 2085 cycles
** Heartbeat for core[2]:        insts:11000000    cycles:44727807    seconds:799   -- 0.29 IPC (0.25 IPC) -- 17.86 KIPS (13.77 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:11000000    cycles:44727807    seconds:799   -- 0.29 IPC (0.25 IPC) -- 17.86 KIPS (13.77 KIPS)
src/trace_read.cc:1447: (I=40  C=45270955):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=45271105):  ACC 2 halted after 723705 cycles
src/trace_read.cc:1447: (I=40  C=45271110):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=45273890):  DMA Done Activating 2
src/core.cc:425: (I=40  C=45273890):  DMA halted after 2785 cycles
src/trace_read.cc:1447: (I=40  C=46184580):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=46184731):  ACC 2 halted after 910842 cycles
src/trace_read.cc:1447: (I=40  C=46184736):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=46187258):  DMA Done Activating 2
src/core.cc:425: (I=40  C=46187258):  DMA halted after 2527 cycles
src/trace_read.cc:1447: (I=40  C=47125333):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=47125483):  ACC 2 halted after 938226 cycles
src/trace_read.cc:1447: (I=40  C=47125488):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=47125940):  DMA Done Activating 2
src/core.cc:425: (I=40  C=47125940):  DMA halted after 457 cycles
src/trace_read.cc:1435: (I=40  C=48092445):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=40  C=48092719):  ACC 2 halted after 966780 cycles
src/trace_read.cc:1447: (I=40  C=48092720):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=48093056):  DMA Done Activating 0
src/core.cc:425: (I=40  C=48093056):  DMA halted after 337 cycles
src/trace_read.cc:1435: (I=708  C=48097565):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=761  C=48097670):  CPU halted after 4614 cycles
src/trace_read.cc:1447: (I=761  C=48097670):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=48098605):  DMA Done Activating 3
src/core.cc:425: (I=761  C=48098605):  DMA halted after 936 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:48798494    seconds:864   -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (1.16 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:48798494    seconds:864   -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (1.16 KIPS)
src/trace_read.cc:1447: (I=761  C=48816432):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=48816708):  ACC 3 halted after 718103 cycles
src/trace_read.cc:1447: (I=761  C=48816709):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=48819523):  DMA Done Activating 3
src/core.cc:425: (I=761  C=48819523):  DMA halted after 2815 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:49722931    seconds:881   -- 1.08 IPC (0.04 IPC) -- 58.82 KIPS (2.27 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:49722931    seconds:881   -- 1.08 IPC (0.04 IPC) -- 58.82 KIPS (2.27 KIPS)
src/trace_read.cc:1447: (I=761  C=49810455):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=49811235):  ACC 3 halted after 991713 cycles
src/trace_read.cc:1447: (I=761  C=49811236):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=49813972):  DMA Done Activating 3
src/core.cc:425: (I=761  C=49813972):  DMA halted after 2737 cycles
** Heartbeat for core[3]:        insts:3000000     cycles:51379951    seconds:922   -- 0.60 IPC (0.06 IPC) -- 24.39 KIPS (3.25 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:3000000     cycles:51379951    seconds:922   -- 0.60 IPC (0.06 IPC) -- 24.39 KIPS (3.25 KIPS)
src/trace_read.cc:1447: (I=761  C=51506430):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=51507336):  ACC 3 halted after 1693365 cycles
src/trace_read.cc:1447: (I=761  C=51507337):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=51509521):  DMA Done Activating 3
src/core.cc:425: (I=761  C=51509521):  DMA halted after 2185 cycles
** Heartbeat for core[3]:        insts:4000000     cycles:52964167    seconds:962   -- 0.63 IPC (0.08 IPC) -- 25.00 KIPS (4.16 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:4000000     cycles:52964167    seconds:962   -- 0.63 IPC (0.08 IPC) -- 25.00 KIPS (4.16 KIPS)
src/trace_read.cc:1447: (I=761  C=53094796):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=53095722):  ACC 3 halted after 1586202 cycles
src/trace_read.cc:1447: (I=761  C=53095723):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=53097481):  DMA Done Activating 3
src/core.cc:425: (I=761  C=53097481):  DMA halted after 1759 cycles
src/trace_read.cc:1435: (I=761  C=53419470):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=761  C=53419944):  ACC 3 halted after 322464 cycles
src/trace_read.cc:1447: (I=761  C=53419945):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:14552       cycles:53414984    seconds:974   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz) 
src/core.cc:421: (I=761  C=53420249):  DMA Done Activating 0
src/core.cc:425: (I=761  C=53420249):  DMA halted after 305 cycles
**Core 1 Core_Total  Finished:   insts:14552       cycles:53414984    seconds:974   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz)
**Core 0 Thread 0 Finished:   insts:1382        cycles:53422613    seconds:974   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz) 
**Core 0 Core_Total  Finished:   insts:1382        cycles:53422613    seconds:974   -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=1382  C=53422614):  finalize simulation
src/macsim.cc:502: (I=1382  C=53422614):  elapsed time:980.5 seconds
