// Seed: 1104821840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout supply1 id_1;
  wire id_6;
  wire id_7;
  assign id_1 = -1 != id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_6
  );
  input wire id_10;
  output wire id_9;
  inout wand id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1'b0 - ~id_4 || 1;
  logic id_13 = -1;
endmodule
