{
  "Top": "sr_fft",
  "RtlTop": "sr_fft",
  "RtlPrefix": "",
  "RtlSubPrefix": "sr_fft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "complex_t*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "complex_t*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/ishan\/ip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top sr_fft -name sr_fft",
      "set_directive_top sr_fft -name sr_fft"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sr_fft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "628",
    "Latency": "627"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sr_fft",
    "Version": "1.0",
    "DisplayName": "Sr_fft",
    "Revision": "2114240081",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sr_fft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sr_fft_control_s_axi.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2.vhd",
      "impl\/vhdl\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2.vhd",
      "impl\/vhdl\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3.vhd",
      "impl\/vhdl\/sr_fft_fft_64pt.vhd",
      "impl\/vhdl\/sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1.vhd",
      "impl\/vhdl\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2.vhd",
      "impl\/vhdl\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3.vhd",
      "impl\/vhdl\/sr_fft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sr_fft_mul_18s_32s_48_2_1.vhd",
      "impl\/vhdl\/sr_fft_mul_32s_18s_48_2_1.vhd",
      "impl\/vhdl\/sr_fft_mux_21_32_1_1.vhd",
      "impl\/vhdl\/sr_fft_mux_42_32_1_1.vhd",
      "impl\/vhdl\/sr_fft_mux_83_32_1_1.vhd",
      "impl\/vhdl\/sr_fft_sr_fft_Pipeline_VITIS_LOOP_322_1.vhd",
      "impl\/vhdl\/sr_fft_sr_fft_Pipeline_VITIS_LOOP_329_2.vhd",
      "impl\/vhdl\/sr_fft_X_real_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/sr_fft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sr_fft_control_s_axi.v",
      "impl\/verilog\/sr_fft_fft_16pt.v",
      "impl\/verilog\/sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2.v",
      "impl\/verilog\/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3.v",
      "impl\/verilog\/sr_fft_fft_32pt.v",
      "impl\/verilog\/sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2.v",
      "impl\/verilog\/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3.v",
      "impl\/verilog\/sr_fft_fft_64pt.v",
      "impl\/verilog\/sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1.v",
      "impl\/verilog\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2.v",
      "impl\/verilog\/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3.v",
      "impl\/verilog\/sr_fft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sr_fft_mul_18s_32s_48_2_1.v",
      "impl\/verilog\/sr_fft_mul_32s_18s_48_2_1.v",
      "impl\/verilog\/sr_fft_mux_21_32_1_1.v",
      "impl\/verilog\/sr_fft_mux_42_32_1_1.v",
      "impl\/verilog\/sr_fft_mux_83_32_1_1.v",
      "impl\/verilog\/sr_fft_sr_fft_Pipeline_VITIS_LOOP_322_1.v",
      "impl\/verilog\/sr_fft_sr_fft_Pipeline_VITIS_LOOP_329_2.v",
      "impl\/verilog\/sr_fft_X_real_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/sr_fft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sr_fft_v1_0\/data\/sr_fft.mdd",
      "impl\/misc\/drivers\/sr_fft_v1_0\/data\/sr_fft.tcl",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/xsr_fft.c",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/xsr_fft.h",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/xsr_fft_hw.h",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/xsr_fft_linux.c",
      "impl\/misc\/drivers\/sr_fft_v1_0\/src\/xsr_fft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sr_fft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "11",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "input_0": {
          "offset": "64",
          "range": "64"
        },
        "input_1": {
          "offset": "128",
          "range": "64"
        },
        "input_2": {
          "offset": "192",
          "range": "64"
        },
        "input_3": {
          "offset": "256",
          "range": "64"
        },
        "input_4": {
          "offset": "320",
          "range": "64"
        },
        "input_5": {
          "offset": "384",
          "range": "64"
        },
        "input_6": {
          "offset": "448",
          "range": "64"
        },
        "input_7": {
          "offset": "512",
          "range": "64"
        },
        "output_0": {
          "offset": "576",
          "range": "64"
        },
        "output_1": {
          "offset": "640",
          "range": "64"
        },
        "output_2": {
          "offset": "704",
          "range": "64"
        },
        "output_3": {
          "offset": "768",
          "range": "64"
        },
        "output_4": {
          "offset": "832",
          "range": "64"
        },
        "output_5": {
          "offset": "896",
          "range": "64"
        },
        "output_6": {
          "offset": "960",
          "range": "64"
        },
        "output_7": {
          "offset": "1024",
          "range": "64"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "192",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "320",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "384",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "448",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "512",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "576",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "640",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "704",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "768",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "832",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "896",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "960",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1024",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "11"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sr_fft",
      "Instances": [
        {
          "ModuleName": "sr_fft_Pipeline_VITIS_LOOP_322_1",
          "InstanceName": "grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234"
        },
        {
          "ModuleName": "fft_64pt",
          "InstanceName": "grp_fft_64pt_fu_286",
          "Instances": [
            {
              "ModuleName": "fft_64pt_Pipeline_VITIS_LOOP_265_1",
              "InstanceName": "grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336"
            },
            {
              "ModuleName": "fft_32pt",
              "InstanceName": "grp_fft_32pt_fu_404",
              "Instances": [
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_215_1",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082"
                },
                {
                  "ModuleName": "fft_16pt",
                  "InstanceName": "grp_fft_16pt_fu_1134",
                  "Instances": [
                    {
                      "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_165_1",
                      "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580"
                    },
                    {
                      "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_120_1",
                      "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608"
                    },
                    {
                      "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_171_2",
                      "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620"
                    },
                    {
                      "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_131_2",
                      "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672"
                    },
                    {
                      "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_181_3",
                      "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700"
                    }
                  ]
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_221_2",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158"
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_120_1",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234"
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_120_173",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246"
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_131_2",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258"
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_131_274",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286"
                },
                {
                  "ModuleName": "fft_32pt_Pipeline_VITIS_LOOP_231_3",
                  "InstanceName": "grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314"
                }
              ]
            },
            {
              "ModuleName": "fft_64pt_Pipeline_VITIS_LOOP_271_2",
              "InstanceName": "grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444"
            },
            {
              "ModuleName": "fft_16pt",
              "InstanceName": "grp_fft_16pt_fu_496",
              "Instances": [
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_165_1",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_120_1",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_171_2",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_131_2",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_181_3",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700"
                }
              ]
            },
            {
              "ModuleName": "fft_16pt",
              "InstanceName": "grp_fft_16pt_fu_520",
              "Instances": [
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_165_1",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_165_1_fu_580"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_120_1",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_120_1_fu_608"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_171_2",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_171_2_fu_620"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_131_2",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_131_2_fu_672"
                },
                {
                  "ModuleName": "fft_16pt_Pipeline_VITIS_LOOP_181_3",
                  "InstanceName": "grp_fft_16pt_Pipeline_VITIS_LOOP_181_3_fu_700"
                }
              ]
            },
            {
              "ModuleName": "fft_64pt_Pipeline_VITIS_LOOP_281_3",
              "InstanceName": "grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544"
            }
          ]
        },
        {
          "ModuleName": "sr_fft_Pipeline_VITIS_LOOP_329_2",
          "InstanceName": "grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326"
        }
      ]
    },
    "Info": {
      "sr_fft_Pipeline_VITIS_LOOP_322_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_64pt_Pipeline_VITIS_LOOP_265_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_215_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt_Pipeline_VITIS_LOOP_165_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt_Pipeline_VITIS_LOOP_120_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt_Pipeline_VITIS_LOOP_131_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt_Pipeline_VITIS_LOOP_171_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt_Pipeline_VITIS_LOOP_181_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_16pt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_221_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_120_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_131_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_120_173": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_131_274": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt_Pipeline_VITIS_LOOP_231_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_32pt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_64pt_Pipeline_VITIS_LOOP_271_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_64pt_Pipeline_VITIS_LOOP_281_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_64pt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sr_fft_Pipeline_VITIS_LOOP_329_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sr_fft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sr_fft_Pipeline_VITIS_LOOP_322_1": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.948"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_322_1",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "150",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_64pt_Pipeline_VITIS_LOOP_265_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.948"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_265_1",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_215_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.948"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_215_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "145",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt_Pipeline_VITIS_LOOP_165_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.471"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_165_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt_Pipeline_VITIS_LOOP_120_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.232"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_120_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt_Pipeline_VITIS_LOOP_131_2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_2",
            "TripCount": "2",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2206",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1475",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt_Pipeline_VITIS_LOOP_171_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.238"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_171_2",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "517",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt_Pipeline_VITIS_LOOP_181_3": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_181_3",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "3",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2438",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1315",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_16pt": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "54",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "32",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "14",
          "FF": "7757",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "6112",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_221_2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.626"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_221_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_120_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.232"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_120_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_131_2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_2",
            "TripCount": "2",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "886",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1075",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_120_173": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.232"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_120_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_131_274": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_2",
            "TripCount": "2",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "886",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1075",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt_Pipeline_VITIS_LOOP_231_3": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "38",
          "PipelineII": "38",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_231_3",
            "TripCount": "8",
            "Latency": "36",
            "PipelineII": "4",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "1277",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "914",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_32pt": {
        "Latency": {
          "LatencyBest": "150",
          "LatencyAvg": "150",
          "LatencyWorst": "150",
          "PipelineII": "150",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "48",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "17050",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "14751",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_64pt_Pipeline_VITIS_LOOP_271_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.948"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_271_2",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "238",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_64pt_Pipeline_VITIS_LOOP_281_3": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "85",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_281_3",
            "TripCount": "16",
            "Latency": "83",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "1286",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1000",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft_64pt": {
        "Latency": {
          "LatencyBest": "362",
          "LatencyAvg": "362",
          "LatencyWorst": "362",
          "PipelineII": "362",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "128",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "58",
          "FF": "38296",
          "AVAIL_FF": "106400",
          "UTIL_FF": "35",
          "LUT": "32526",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "61",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sr_fft_Pipeline_VITIS_LOOP_329_2": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.948"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_329_2",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "242",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sr_fft": {
        "Latency": {
          "LatencyBest": "627",
          "LatencyAvg": "627",
          "LatencyWorst": "627",
          "PipelineII": "628",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "128",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "58",
          "FF": "41251",
          "AVAIL_FF": "106400",
          "UTIL_FF": "38",
          "LUT": "35699",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "67",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-31 16:41:54 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
