#!/usr/bin/env python3
# SPDX-License-Identifier: GPL-2.0-or-later
"""ROM-free checks of the actual linked platform frame and CON adapters."""
import argparse
import json
from pathlib import Path
import re
import struct

from build_compressed_kernel import parse_mz, split_image


def symbols(path):
    result = {}
    for line in path.read_text().splitlines():
        match = re.match(r'^([0-9a-fA-F]{4}):([0-9a-fA-F]{4})[*+s]*\s+(\S+)$', line)
        if match:
            seg, off, name = match.groups()
            value = (int(seg, 16), int(off, 16))
            if name in result and result[name] != value:
                raise ValueError('ambiguous linked symbol: ' + name)
            result[name] = value
    return result


def verify_init_ownership(syms, init_source, load):
    """Check lifetimes by linear address, not by segment spelling alone."""
    start, end = init_source
    if not 0 <= start < end < 0x100000:
        raise ValueError('invalid linked INIT interval')
    disposable = ('DynAlloc_', 'DynFree_', 'DynLast_', 'dsk_init_')
    resident = ('_P_0', 'init_fatal_', 'pc88va_release_boot_memory_')
    for name in disposable + resident:
        if name not in syms:
            raise ValueError('missing lifetime symbol: ' + name)
        segment, offset = syms[name]
        address = (segment + load) * 16 + offset
        inside = start <= address < end
        if inside != (name in disposable):
            raise ValueError('incorrect linked lifetime: ' + name)


def verify(kernel, link_map):
    from unicorn import Uc, UC_ARCH_X86, UC_MODE_16, UC_HOOK_CODE, UC_HOOK_INSN
    from unicorn import x86_const as r
    syms = symbols(link_map)
    members = ['pc88va_dos_getc_', 'pc88va_console_read_dos_',
               'pc88va_console_peek_dos_', 'pc88va_m11_character_',
               'pc88va_m10_state_', 'ConRead', 'CommonNdRdExit']
    frames = {syms[name][0] for name in members}
    if len(frames) != 1:
        raise ValueError('near platform references use different linked code frames')
    if syms['_ReqPktPtr'][0] in frames:
        raise ValueError('test requires the real independent dispatcher data frame')
    h, body, relocations = parse_mz(kernel.read_bytes())
    load = 0x1000
    split = None
    if b'M13PLAN1' in body:
        body, split = split_image(body, relocations, link_map, load)
        verify_init_ownership(syms, split['init_source'], load)
    body = bytearray(body)
    for off, seg in struct.iter_unpack('<HH', relocations):
        at = seg * 16 + off
        word = struct.unpack_from('<H', body, at)[0]
        struct.pack_into('<H', body, at, word + load)
    cpu = Uc(UC_ARCH_X86, UC_MODE_16)
    cpu.mem_map(0, 0x100000)
    cpu.mem_write(load * 16, bytes(body))
    if split:
        for source, destination in [('init_source', 'init'), ('hma_source', 'resident_text')]:
            start, end = split[source]
            cpu.mem_write(split[destination][0], bytes(cpu.mem_read(start, end - start)))
    def address(name):
        seg, off = syms[name]
        return (seg + load) * 16 + off
    def write_word(name, value):
        cpu.mem_write(address(name), struct.pack('<H', value))
    packet, destination, stack = 0x40000, 0x41000, 0x5000
    cpu.mem_write(address('_ReqPktPtr'), struct.pack('<HH', 0, packet // 16))
    cpu.mem_write(packet, bytes([26, 0, 5]) + bytes(23))
    cpu.mem_write(address('pc88va_m10_state_'), b'\x02')
    write_word('pc88va_m11_character_', ord('v'))
    cpu.mem_write(address('m11_pending_valid'), b'\x01')
    cpu.hook_add(UC_HOOK_INSN, lambda uc, port, size, _: 0xff,
                 None, 1, 0, r.UC_X86_INS_IN)
    exits = {address(n): n for n in ['_IOExit', '_IODone', '_IOErrorExit']}
    stopped = []
    def boundary(uc, at, size, _):
        if at in exits:
            stopped.append(exits[at])
            uc.emu_stop()
    cpu.hook_add(UC_HOOK_CODE, boundary)
    def invoke(name, expected, count=0):
        stopped.clear()
        seg, off = syms[name]
        for reg, value in [(r.UC_X86_REG_CS, seg + load), (r.UC_X86_REG_IP, off),
                           (r.UC_X86_REG_DS, syms['DATASTART'][0] + load),
                           (r.UC_X86_REG_SS, stack), (r.UC_X86_REG_SP, 0x800),
                           (r.UC_X86_REG_ES, destination // 16),
                           (r.UC_X86_REG_DI, 0), (r.UC_X86_REG_CX, count),
                           (r.UC_X86_REG_EFLAGS, 0x202)]:
            cpu.reg_write(reg, value)
        cpu.emu_start(address(name), 0xfffff, count=20000)
        assert stopped == [expected], (name, stopped)
        assert cpu.reg_read(r.UC_X86_REG_SS) == stack
        assert cpu.reg_read(r.UC_X86_REG_SP) == 0x800
    for _ in range(2):
        invoke('CommonNdRdExit', '_IOExit')
        assert cpu.mem_read(packet + 13, 1) == b'v'
        assert cpu.mem_read(address('m11_pending_valid'), 1) == b'\x01'
    invoke('ConRead', '_IOExit', 1)
    assert cpu.mem_read(destination, 1) == b'v'
    assert cpu.mem_read(address('m11_pending_valid'), 1) == b'\x00'
    invoke('CommonNdRdExit', '_IODone')
    cpu.mem_write(address('m11_pending_valid'), b'\x01')
    invoke('ConInpFlush', '_IOExit')
    assert cpu.mem_read(address('m11_pending_valid'), 1) == b'\x00'
    for name, words in [('FL_RESET', 1), ('WRITEPCCLOCK', 2), ('WRITEATCLOCK', 4)]:
        seg, off = syms[name]
        caller = b''.join(b'\xb8' + struct.pack('<H', 0xA000 + i) + b'\x50'
                          for i in range(words))
        caller += b'\x9a' + struct.pack('<HH', off, seg + load)
        cpu.mem_write(0x60000, caller)
        saved = [(r.UC_X86_REG_BX, 0x1234), (r.UC_X86_REG_CX, 0x2345),
                 (r.UC_X86_REG_DX, 0x3456), (r.UC_X86_REG_SI, 0x4567),
                 (r.UC_X86_REG_DI, 0x5678), (r.UC_X86_REG_BP, 0x6789),
                 (r.UC_X86_REG_DS, 0x4000), (r.UC_X86_REG_ES, 0x4100),
                 (r.UC_X86_REG_SS, stack), (r.UC_X86_REG_SP, 0x800)]
        for reg, value in saved + [(r.UC_X86_REG_CS, 0x6000), (r.UC_X86_REG_IP, 0)]:
            cpu.reg_write(reg, value)
        cpu.emu_start(0x60000, 0x60000 + len(caller), count=100)
        assert cpu.reg_read(r.UC_X86_REG_CS) == 0x6000, name
        assert cpu.reg_read(r.UC_X86_REG_IP) == len(caller), name
        assert cpu.reg_read(r.UC_X86_REG_AX) == (0 if name == 'FL_RESET' else 0xA000 + words - 1), name
        for reg, value in saved:
            assert cpu.reg_read(reg) == value, name
    if split:
        root, temporary, ceiling = 0x3000, 0x8000, 0xA000
        frame = syms['_p_0_tos'][1] - 48  # reserve the real P_0 local/frame budget
        data_segment = syms['_first_mcb'][0] + load
        def mcb(segment, kind, owner, paragraphs):
            cpu.mem_write(segment * 16, struct.pack('<BHH', kind, owner, paragraphs) + bytes(11))
        def setup_release():
            write_word('_first_mcb', root)
            write_word('_pc88va_boot_mcb', temporary)
            write_word('_pc88va_boot_top', ceiling)
            write_word('_LoL_nbuffers', 20)
            write_word('_maxsecsize', 1024)
            cpu.mem_write(address('_firstbuf'), struct.pack('<HH', 16, root))
            cpu.mem_write(address('_CDSp'), struct.pack('<HH', 0, root + 0x600))
            cpu.mem_write(address('_lastdrive'), b'\x05')
            mcb(root, ord('M'), 0, temporary - root - 1)
            mcb(temporary, ord('Z'), 8, ceiling - temporary - 1)
        water = [frame]
        def measure_stack(uc, at, size, _):
            if uc.reg_read(r.UC_X86_REG_SS) == data_segment:
                water[0] = min(water[0], uc.reg_read(r.UC_X86_REG_SP))
        cpu.hook_add(UC_HOOK_CODE, measure_stack)
        def release(ss=data_segment):
            seg, off = syms['pc88va_release_boot_memory_']
            cpu.mem_write(0x60000, b'\x9a' + struct.pack('<HH', off, seg + load))
            for reg, value in [(r.UC_X86_REG_CS, 0x6000), (r.UC_X86_REG_IP, 0),
                               (r.UC_X86_REG_DS, data_segment), (r.UC_X86_REG_SS, ss),
                               (r.UC_X86_REG_SP, frame)]:
                cpu.reg_write(reg, value)
            cpu.emu_start(0x60000, 0x60005, count=20000)
            assert cpu.reg_read(r.UC_X86_REG_CS) == 0x6000
            assert cpu.reg_read(r.UC_X86_REG_IP) == 5
            assert cpu.reg_read(r.UC_X86_REG_SP) == frame
            return cpu.reg_read(r.UC_X86_REG_AX)
        setup_release()
        assert release() == 0
        assert cpu.mem_read(root * 16, 5) == struct.pack('<BHH', ord('Z'), 0, ceiling-root-1)
        assert cpu.mem_read(address('_pc88va_boot_mcb'), 2) == b'\0\0'
        assert water[0] >= syms['_p_0_tos'][1] - 192, 'release exceeds permanent stack'
        assert release() != 0, 'release must not free a later child on a second call'
        for case in ('wrong-stack', 'live-buffer', 'bad-owner', 'bad-terminal', 'bad-link'):
            setup_release()
            if case == 'live-buffer':
                cpu.mem_write(address('_firstbuf'), struct.pack('<HH', 0, temporary))
            elif case == 'bad-owner':
                mcb(temporary, ord('Z'), 9, ceiling-temporary-1)
            elif case == 'bad-terminal':
                mcb(temporary, ord('M'), 8, ceiling-temporary-1)
            elif case == 'bad-link':
                mcb(root, ord('M'), 0, temporary-root)
            before = bytes(cpu.mem_read(root * 16, 16)) + bytes(cpu.mem_read(temporary * 16, 16))
            assert release(0x5000 if case == 'wrong-stack' else data_segment) != 0, case
            after = bytes(cpu.mem_read(root * 16, 16)) + bytes(cpu.mem_read(temporary * 16, 16))
            assert before == after, case
        print('LINKED_BOOT_RELEASE_AND_NEGATIVE_LIFETIME_CASES_OK; stack_bytes=' + str(syms['_p_0_tos'][1] - water[0]))
    print('LINKED_PLATFORM_FRAME_AND_CON_CONTRACT_OK')


def verify_bridge(kernel, link_map, carrier, record):
    from unicorn import Uc, UC_ARCH_X86, UC_MODE_16, UC_HOOK_CODE
    from unicorn import x86_const as r
    metadata = json.loads(record.read_text())
    h, linked, fixups = parse_mz(kernel.read_bytes())
    load = metadata['definitions']['M13_IMAGE_SEG']
    transformed, split = split_image(linked, fixups, link_map, load)
    expected = bytearray(transformed)
    for off, seg in struct.iter_unpack('<HH', fixups):
        at = seg * 16 + off
        value = struct.unpack_from('<H', expected, at)[0]
        struct.pack_into('<H', expected, at, value + load)
    cpu = Uc(UC_ARCH_X86, UC_MODE_16)
    cpu.mem_map(0, 0x100000)
    cpu.mem_write(0, b'\xa5' * 0x100000)
    carrier_base = metadata['definitions']['M13_LOAD_SEG']
    cpu.mem_write(carrier_base * 16, carrier.read_bytes()[32:])
    for reg, value in [(r.UC_X86_REG_CS, carrier_base), (r.UC_X86_REG_IP, 0),
                       (r.UC_X86_REG_SS, carrier_base), (r.UC_X86_REG_SP, 1024),
                       (r.UC_X86_REG_DX, 0x1234)]:
        cpu.reg_write(reg, value)
    reached = []
    def entry(uc, address, size, _):
        reached.append(address)
        uc.emu_stop()
    target = load * 16 + h[11] * 16 + h[10]
    cpu.hook_add(UC_HOOK_CODE, entry, begin=target, end=target)
    cpu.emu_start(carrier_base * 16, 0xfffff, timeout=30000000, count=5000000)
    assert reached == [target], 'real carrier did not reach the MZ entry'
    for source, destination in [('init_source', 'init'), ('hma_source', 'resident_text')]:
        start, end = split[source]
        wanted = expected[start-load*16:end-load*16]
        assert cpu.mem_read(split[destination][0], len(wanted)) == wanted, destination
    assert cpu.mem_read(split['init_stack'][0], 4096) == bytes(4096)
    assert cpu.reg_read(r.UC_X86_REG_SS) == load + h[7]
    assert cpu.reg_read(r.UC_X86_REG_SP) == h[8]
    assert cpu.reg_read(r.UC_X86_REG_DX) == 0x1234
    # Each enumerated fixup is checked at its final owner, including INIT.
    for off, seg in struct.iter_unpack('<HH', fixups):
        at = load * 16 + seg * 16 + off
        destination = at
        for source, target_name in [('init_source', 'init'), ('hma_source', 'resident_text')]:
            lo, hi = split[source]
            if lo <= at < hi:
                destination = split[target_name][0] + at - lo
                break
        assert cpu.mem_read(destination, 2) == expected[at-load*16:at-load*16+2]
    print('REAL_SPLIT_BRIDGE_AND_ALL_FINAL_FIXUPS_OK')


if __name__ == '__main__':
    parser = argparse.ArgumentParser()
    parser.add_argument('--kernel', type=Path, required=True)
    parser.add_argument('--map', type=Path, required=True)
    parser.add_argument('--carrier', type=Path)
    parser.add_argument('--placement', type=Path)
    args = parser.parse_args()
    verify(args.kernel, args.map)
    if args.carrier:
        verify_bridge(args.kernel, args.map, args.carrier, args.placement)
