Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 13 19:02:50 2023
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
TIMING-18  Warning           Missing input or output delay                              17          
TIMING-20  Warning           Non-clocked latch                                          35          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (804)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (804)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.379        0.000                      0                  403        0.060        0.000                      0                  403        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0                                                  {0.000 25.000}       50.000          20.000          
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                       97.704        0.000                      0                  261        0.101        0.000                      0                  261       13.360        0.000                       0                   153  
  clkfbout_clk_wiz_0                                                                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                                                                 4.886        0.000                      0                  110        0.138        0.000                      0                  110        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               2.379        0.000                      0                   57        0.060        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
  To Clock:  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.704ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.933ns  (logic 0.583ns (30.164%)  route 1.350ns (69.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 201.518 - 200.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 101.719 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.717   101.719    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.459   102.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/Q
                         net (fo=4, routed)           1.350   103.528    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/ready_q
    SLICE_X8Y84          LUT4 (Prop_lut4_I0_O)        0.124   103.652 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000   103.652    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/next_state__0[1]
    SLICE_X8Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.515   201.518    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism              0.079   201.597    
                         clock uncertainty           -0.318   201.280    
    SLICE_X8Y84          FDCE (Setup_fdce_C_D)        0.077   201.357    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        201.357    
                         arrival time                        -103.652    
  -------------------------------------------------------------------
                         slack                                 97.704    

Slack (MET) :             97.945ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.743ns  (logic 0.906ns (51.986%)  route 0.837ns (48.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 101.719 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.717   101.719    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.459   102.178 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/Q
                         net (fo=4, routed)           0.569   102.747    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/ready_q
    SLICE_X7Y84          LUT4 (Prop_lut4_I2_O)        0.120   102.867 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[0]_i_2/O
                         net (fo=1, routed)           0.268   103.135    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[0]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I3_O)        0.327   103.462 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000   103.462    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/next_state__0[0]
    SLICE_X7Y84          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism              0.096   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X7Y84          FDPE (Setup_fdpe_C_D)        0.031   201.407    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        201.407    
                         arrival time                        -103.462    
  -------------------------------------------------------------------
                         slack                                 97.945    

Slack (MET) :             98.132ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.554ns  (logic 0.583ns (37.526%)  route 0.971ns (62.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 101.719 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.717   101.719    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.459   102.178 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/ready_q_reg/Q
                         net (fo=4, routed)           0.971   103.149    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/ready_q
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.124   103.273 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[6]_i_1/O
                         net (fo=1, routed)           0.000   103.273    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/next_state__0[6]
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/C
                         clock pessimism              0.096   201.693    
                         clock uncertainty           -0.318   201.376    
    SLICE_X7Y84          FDCE (Setup_fdce_C_D)        0.029   201.405    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                        201.405    
                         arrival time                        -103.273    
  -------------------------------------------------------------------
                         slack                                 98.132    

Slack (MET) :             193.721ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.014ns (16.821%)  route 5.014ns (83.179%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 201.600 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.386     6.234    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.358 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3/O
                         net (fo=15, routed)          1.188     7.546    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.670 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.670    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[5]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.597   201.600    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[5]/C
                         clock pessimism              0.079   201.679    
                         clock uncertainty           -0.318   201.362    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029   201.391    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        201.391    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                193.721    

Slack (MET) :             193.739ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.042ns (17.205%)  route 5.014ns (82.795%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 201.600 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.386     6.234    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.358 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3/O
                         net (fo=15, routed)          1.188     7.546    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.152     7.698 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.698    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[6]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.597   201.600    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[6]/C
                         clock pessimism              0.079   201.679    
                         clock uncertainty           -0.318   201.362    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.075   201.437    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        201.437    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                193.739    

Slack (MET) :             193.922ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.014ns (17.396%)  route 4.815ns (82.604%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 201.600 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.386     6.234    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I0_O)        0.124     6.358 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3/O
                         net (fo=15, routed)          0.988     7.346    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[15]_i_3_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.470 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     7.470    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q[9]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.597   201.600    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X3Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[9]/C
                         clock pessimism              0.079   201.679    
                         clock uncertainty           -0.318   201.362    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.031   201.393    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                        201.393    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                193.922    

Slack (MET) :             193.964ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.916ns (17.140%)  route 4.428ns (82.860%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.040     5.888    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.150     6.038 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=8, routed)           0.948     6.986    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X7Y84          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]/C
                         clock pessimism              0.079   201.676    
                         clock uncertainty           -0.318   201.359    
    SLICE_X7Y84          FDPE (Setup_fdpe_C_CE)      -0.409   200.950    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        200.950    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                193.964    

Slack (MET) :             193.964ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.916ns (17.140%)  route 4.428ns (82.860%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.040     5.888    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.150     6.038 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=8, routed)           0.948     6.986    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/C
                         clock pessimism              0.079   201.676    
                         clock uncertainty           -0.318   201.359    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.409   200.950    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                        200.950    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                193.964    

Slack (MET) :             193.964ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.916ns (17.140%)  route 4.428ns (82.860%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.040     5.888    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.150     6.038 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=8, routed)           0.948     6.986    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]/C
                         clock pessimism              0.079   201.676    
                         clock uncertainty           -0.318   201.359    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.409   200.950    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                        200.950    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                193.964    

Slack (MET) :             193.964ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.916ns (17.140%)  route 4.428ns (82.860%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 201.597 - 200.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809     1.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.639     1.641    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X8Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     2.159 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg[1]/Q
                         net (fo=5, routed)           1.605     3.764    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_in_q_reg_n_0_[1]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.124     3.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2/O
                         net (fo=2, routed)           0.835     4.724    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[3]_i_2_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3/O
                         net (fo=11, routed)          1.040     5.888    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]_i_3_n_0
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.150     6.038 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1/O
                         net (fo=8, routed)           0.948     6.986    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state[7]_i_1_n_0
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   201.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.594   201.597    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism              0.079   201.676    
                         clock uncertainty           -0.318   201.359    
    SLICE_X7Y84          FDCE (Setup_fdce_C_CE)      -0.409   200.950    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                        200.950    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                193.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.786%)  route 0.179ns (52.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.570     0.572    design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/clk_out1
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     0.736 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.179     0.915    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898     0.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.884     0.886    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.814    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.230ns  (logic 0.167ns (72.543%)  route 0.063ns (27.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 100.872 - 100.000 ) 
    Source Clock Delay      (SCD):    0.601ns = ( 100.601 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.599   100.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167   100.768 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/Q
                         net (fo=2, routed)           0.063   100.831    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[4]
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.870   100.872    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.258   100.614    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.054   100.668    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                       -100.668    
                         arrival time                         100.831    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.626%)  route 0.240ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.570     0.572    design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/clk_out1
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     0.736 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.240     0.975    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898     0.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.881     0.883    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.628    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.811    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.891%)  route 0.247ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.570     0.572    design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/clk_out1
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     0.736 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.247     0.983    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898     0.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.884     0.886    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.814    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.382%)  route 0.238ns (61.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.569     0.571    design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/clk_out1
    SLICE_X10Y86         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDCE (Prop_fdce_C_Q)         0.148     0.719 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[7]/Q
                         net (fo=3, routed)           0.238     0.956    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898     0.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.884     0.886    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.652    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     0.782    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.874%)  route 0.127ns (43.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.571   100.573    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X10Y88         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.167   100.740 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/Q
                         net (fo=2, routed)           0.127   100.866    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[18]
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.842   100.844    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.234   100.610    
    SLICE_X9Y88          FDCE (Hold_fdce_C_D)         0.082   100.692    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]
  -------------------------------------------------------------------
                         required time                       -100.692    
                         arrival time                         100.866    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.874%)  route 0.127ns (43.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.571   100.573    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X10Y89         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.167   100.740 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[22]/Q
                         net (fo=2, routed)           0.127   100.866    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[22]
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.842   100.844    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.234   100.610    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.082   100.692    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]
  -------------------------------------------------------------------
                         required time                       -100.692    
                         arrival time                         100.866    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.159%)  route 0.255ns (60.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.570     0.572    design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/clk_out1
    SLICE_X8Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     0.736 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/pc_dut_0/addrout_q_reg[1]/Q
                         net (fo=8, routed)           0.255     0.990    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898     0.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.884     0.886    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.814    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.518%)  route 0.122ns (45.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.571   100.573    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X11Y88         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_fdce_C_Q)         0.146   100.719 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[14]/Q
                         net (fo=2, routed)           0.122   100.840    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[14]
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.842   100.844    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.234   100.610    
    SLICE_X9Y88          FDCE (Hold_fdce_C_D)         0.054   100.664    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                       -100.664    
                         arrival time                         100.840    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.027%)  route 0.121ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.571   100.573    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X10Y89         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.167   100.740 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/Q
                         net (fo=2, routed)           0.121   100.860    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[20]
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.842   100.844    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.234   100.610    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.054   100.664    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]
  -------------------------------------------------------------------
                         required time                       -100.664    
                         arrival time                         100.860    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y34     design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y34     design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.251ns (24.918%)  route 3.769ns (75.082%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.642     5.245    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.115     6.838    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.323     7.161 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_11/O
                         net (fo=1, routed)           0.662     7.823    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.149 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           1.384     9.533    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.657 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.608    10.265    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520    14.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.031    15.151    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 0.966ns (19.849%)  route 3.901ns (80.151%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.642     5.245    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.419     5.664 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.840     6.504    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[7]
    SLICE_X9Y85          LUT4 (Prop_lut4_I1_O)        0.299     6.803 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_9/O
                         net (fo=1, routed)           0.665     7.468    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_9_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.592 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=2, routed)           0.682     8.273    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.397 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.714    10.111    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520    14.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.028    15.154    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 0.966ns (19.849%)  route 3.901ns (80.151%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.642     5.245    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.419     5.664 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.840     6.504    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[7]
    SLICE_X9Y85          LUT4 (Prop_lut4_I1_O)        0.299     6.803 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_9/O
                         net (fo=1, routed)           0.665     7.468    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_9_n_0
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.592 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=2, routed)           0.682     8.273    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.397 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.714    10.111    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520    14.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)       -0.028    15.154    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.642ns (15.543%)  route 3.488ns (84.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.824     9.372    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.676    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.642ns (15.542%)  route 3.489ns (84.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.824     9.372    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.765    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.642ns (15.914%)  route 3.392ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.728     9.276    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.676    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.642ns (15.914%)  route 3.392ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.728     9.276    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.676    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.642ns (16.529%)  route 3.242ns (83.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.578     9.126    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562    14.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.676    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.251ns (28.351%)  route 3.162ns (71.649%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.642     5.245    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.478     5.723 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.115     6.838    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.323     7.161 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_11/O
                         net (fo=1, routed)           0.662     7.823    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_11_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.149 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           1.384     9.533    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.657 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     9.657    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520    14.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.275    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.081    15.263    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.642ns (17.530%)  route 3.020ns (82.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.639     5.242    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     5.760 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.665     6.424    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.548 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=21, routed)          2.356     8.904    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.518    14.941    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X9Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.959    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.778%)  route 0.238ns (59.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y84         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.238     1.893    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.886     2.051    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.572    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.755    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.725%)  route 0.265ns (65.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.265     1.896    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.731    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.364%)  route 0.238ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.148     1.638 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.238     1.876    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.886     2.051    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.572    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.701    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.164%)  route 0.284ns (66.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.284     1.915    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.731    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.254%)  route 0.288ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.288     1.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.886     2.051    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.572    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.755    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.144%)  route 0.297ns (69.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=3, routed)           0.297     1.915    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.886     2.051    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.572    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.701    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.940%)  route 0.300ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.300     1.918    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.699    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.837%)  route 0.348ns (71.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.348     1.979    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.569    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.752    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.882%)  route 0.331ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.331     1.962    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883     2.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.731    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.571     1.490    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.102     1.720    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.098     1.818 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.818    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X11Y86         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.841     2.006    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.092     1.582    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y35    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y35    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83     design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y83    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y84    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y85    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        10.056ns  (logic 0.524ns (5.211%)  route 9.532ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.524   102.167 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/Q
                         net (fo=1, routed)           9.532   111.699    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241   114.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        114.079    
                         arrival time                        -111.699    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        9.454ns  (logic 0.459ns (4.855%)  route 8.995ns (95.145%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 101.644 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.642   101.644    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.459   102.103 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/Q
                         net (fo=1, routed)           8.995   111.099    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241   114.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        114.079    
                         arrival time                        -111.099    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        9.136ns  (logic 0.422ns (4.619%)  route 8.714ns (95.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 101.644 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.642   101.644    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.422   102.066 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[22]/Q
                         net (fo=1, routed)           8.714   110.781    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.416   113.904    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        113.904    
                         arrival time                        -110.781    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        9.278ns  (logic 0.459ns (4.947%)  route 8.819ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.459   102.102 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[15]/Q
                         net (fo=1, routed)           8.819   110.921    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241   114.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        114.079    
                         arrival time                        -110.921    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.939ns  (logic 0.484ns (5.415%)  route 8.455ns (94.585%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.484   102.127 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/Q
                         net (fo=1, routed)           8.455   110.582    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.418   113.902    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        113.902    
                         arrival time                        -110.582    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.855ns  (logic 0.422ns (4.766%)  route 8.433ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.422   102.065 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/Q
                         net (fo=1, routed)           8.433   110.498    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.413   113.907    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        113.907    
                         arrival time                        -110.498    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.841ns  (logic 0.422ns (4.773%)  route 8.419ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 101.644 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.642   101.644    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.422   102.066 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[7]/Q
                         net (fo=1, routed)           8.419   110.486    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.416   113.904    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        113.904    
                         arrival time                        -110.486    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.551ns  (logic 0.422ns (4.935%)  route 8.129ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.722ns = ( 101.722 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.720   101.722    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.422   102.144 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[6]/Q
                         net (fo=1, routed)           8.129   110.273    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.416   113.904    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        113.904    
                         arrival time                        -110.273    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.779ns  (logic 0.524ns (5.969%)  route 8.255ns (94.031%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.524   102.167 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[11]/Q
                         net (fo=1, routed)           8.255   110.422    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241   114.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        114.079    
                         arrival time                        -110.422    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        8.770ns  (logic 0.459ns (5.233%)  route 8.311ns (94.767%))
  Logic Levels:           0  
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 114.984 - 110.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 101.643 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.641   101.643    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.459   102.102 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[17]/Q
                         net (fo=1, routed)           8.311   110.414    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   110.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   111.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   113.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   113.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.562   114.984    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   114.984    
                         clock uncertainty           -0.665   114.320    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241   114.079    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        114.079    
                         arrival time                        -110.414    
  -------------------------------------------------------------------
                         slack                                  3.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.894ns  (logic 0.370ns (7.561%)  route 4.524ns (92.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 101.522 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.519   101.522    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.370   101.892 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[12]/Q
                         net (fo=1, routed)           4.524   106.416    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.416    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.914ns  (logic 0.370ns (7.530%)  route 4.544ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 101.522 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.519   101.522    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.370   101.892 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[21]/Q
                         net (fo=1, routed)           4.544   106.436    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.436    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.922ns  (logic 0.423ns (8.594%)  route 4.499ns (91.406%))
  Logic Levels:           0  
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 101.522 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.519   101.522    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.423   101.945 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[3]/Q
                         net (fo=1, routed)           4.499   106.444    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.444    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.861ns  (logic 0.370ns (7.612%)  route 4.491ns (92.389%))
  Logic Levels:           0  
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 101.601 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.370   101.971 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[4]/Q
                         net (fo=1, routed)           4.491   106.462    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.462    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.810ns  (logic 0.340ns (7.068%)  route 4.470ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 101.521 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.518   101.521    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.340   101.861 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[2]/Q
                         net (fo=1, routed)           4.470   106.332    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.265   106.216    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.216    
                         arrival time                         106.332    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.973ns  (logic 0.370ns (7.440%)  route 4.603ns (92.560%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 101.521 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.518   101.521    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.370   101.891 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[14]/Q
                         net (fo=1, routed)           4.603   106.495    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.495    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.766ns  (logic 0.340ns (7.134%)  route 4.426ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 101.601 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.340   101.941 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/Q
                         net (fo=1, routed)           4.426   106.368    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.265   106.216    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.216    
                         arrival time                         106.368    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        5.023ns  (logic 0.423ns (8.422%)  route 4.600ns (91.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 101.521 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.518   101.521    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.423   101.944 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[0]/Q
                         net (fo=1, routed)           4.600   106.544    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.405   106.356    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.356    
                         arrival time                         106.544    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.448ns  (logic 0.133ns (5.433%)  route 2.315ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 102.048 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624   100.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.571   100.573    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X9Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.133   100.706 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/Q
                         net (fo=1, routed)           2.315   103.021    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699   101.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.883   102.048    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   102.048    
                         clock uncertainty            0.665   102.713    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.102   102.815    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -102.815    
                         arrival time                         103.021    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        4.937ns  (logic 0.390ns (7.899%)  route 4.547ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 105.286 - 100.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 101.521 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.665ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.518   101.521    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X8Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_fdce_C_Q)         0.390   101.911 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/Q
                         net (fo=1, routed)           4.547   106.458    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025   103.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   103.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.684   105.286    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000   105.286    
                         clock uncertainty            0.665   105.951    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.267   106.218    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -106.218    
                         arrival time                         106.458    
  -------------------------------------------------------------------
                         slack                                  0.241    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.621ns  (logic 1.106ns (42.196%)  route 1.515ns (57.804%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           1.020     1.645    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.149     1.794 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/wait_index_d_reg[2]_i_4/O
                         net (fo=1, routed)           0.164     1.958    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.332     2.290 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     2.621    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X4Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 0.749ns (30.167%)  route 1.734ns (69.833%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           1.265     1.890    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/cs_out
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.014 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.469     2.483    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X2Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.451ns  (logic 0.775ns (31.621%)  route 1.676ns (68.379%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
    SLICE_X6Y88          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/Q
                         net (fo=2, routed)           0.868     1.493    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff
    SLICE_X7Y84          LUT2 (Prop_lut2_I1_O)        0.150     1.643 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]_i_1/O
                         net (fo=1, routed)           0.808     2.451    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.265ns  (logic 0.749ns (33.062%)  route 1.516ns (66.938%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
    SLICE_X6Y88          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/Q
                         net (fo=2, routed)           0.948     1.573    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.124     1.697 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]_i_1/O
                         net (fo=1, routed)           0.568     2.265    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.981ns  (logic 0.683ns (34.479%)  route 1.298ns (65.521%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/G
    SLICE_X7Y85          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/Q
                         net (fo=6, routed)           0.919     1.478    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]_1[1]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     1.602 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     1.981    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.908ns  (logic 0.745ns (39.037%)  route 1.163ns (60.963%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           0.639     1.264    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/cs_out
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.120     1.384 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.525     1.908    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.223ns (37.428%)  route 0.373ns (62.572%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           0.257     0.435    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/cs_out
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.480 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.596    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.229ns (34.621%)  route 0.432ns (65.379%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           0.257     0.435    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/cs_out
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.051     0.486 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.176     0.661    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.223ns (32.961%)  route 0.454ns (67.039%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff_reg/G
    SLICE_X6Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff_reg/Q
                         net (fo=1, routed)           0.277     0.455    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/back_buff
    SLICE_X6Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.500 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     0.677    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.319ns (41.600%)  route 0.448ns (58.400%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/G
    SLICE_X7Y85          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/Q
                         net (fo=6, routed)           0.272     0.430    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/Q[1]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.049     0.479 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/wait_index_d_reg[2]_i_4/O
                         net (fo=1, routed)           0.064     0.543    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.112     0.655 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     0.767    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X4Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.223ns (26.025%)  route 0.634ns (73.975%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/Q
                         net (fo=7, routed)           0.489     0.667    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/cs_out
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.712 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.145     0.857    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X2Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.934ns  (logic 0.224ns (23.984%)  route 0.710ns (76.016%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/G
    SLICE_X6Y88          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff_reg/Q
                         net (fo=2, routed)           0.312     0.490    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/front_buff
    SLICE_X7Y84          LUT2 (Prop_lut2_I1_O)        0.046     0.536 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]_i_1/O
                         net (fo=1, routed)           0.398     0.934    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.934ns  (logic 0.707ns (24.097%)  route 2.227ns (75.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.718   101.720    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.459   102.179 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=24, routed)          1.065   103.244    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/curr_s[1]
    SLICE_X5Y88          LUT3 (Prop_lut3_I2_O)        0.124   103.368 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_3/O
                         net (fo=1, routed)           0.831   104.199    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.124   104.323 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.331   104.654    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]_i_1_n_0
    SLICE_X4Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.833ns  (logic 0.972ns (34.305%)  route 1.861ns (65.695%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.718   101.720    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.459   102.179 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[3]/Q
                         net (fo=2, routed)           0.813   102.992    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg_n_0_[3]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.152   103.144 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_3/O
                         net (fo=2, routed)           0.524   103.668    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[3]_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.361   104.029 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.525   104.554    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.538ns  (logic 0.707ns (27.860%)  route 1.831ns (72.140%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.718   101.720    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.459   102.179 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/Q
                         net (fo=9, routed)           0.874   103.053    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/Q[1]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.124   103.177 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_2/O
                         net (fo=2, routed)           0.578   103.755    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124   103.879 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.379   104.258    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 0.772ns (30.623%)  route 1.749ns (69.377%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.719   101.721    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.524   102.245 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/Q
                         net (fo=7, routed)           0.902   103.147    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[2]_0[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124   103.271 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_3/O
                         net (fo=1, routed)           0.378   103.649    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.124   103.773 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1/O
                         net (fo=1, routed)           0.469   104.242    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]_i_1_n_0
    SLICE_X2Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 0.583ns (24.656%)  route 1.782ns (75.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.719   101.721    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.459   102.180 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/Q
                         net (fo=24, routed)          0.997   103.178    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.124   103.302 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.784   104.086    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 0.583ns (27.292%)  route 1.553ns (72.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.719   101.721    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.459   102.180 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/Q
                         net (fo=24, routed)          0.957   103.138    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124   103.262 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.596   103.858    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]_i_1_n_0
    SLICE_X2Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.046ns  (logic 0.609ns (29.765%)  route 1.437ns (70.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.718   101.720    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.459   102.179 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=24, routed)          1.055   103.234    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/curr_s[1]
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.150   103.384 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.382   103.766    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]_i_1_n_0
    SLICE_X4Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.952ns  (logic 0.609ns (31.204%)  route 1.343ns (68.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.719   101.721    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.459   102.180 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/Q
                         net (fo=24, routed)          0.960   103.141    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X2Y86          LUT5 (Prop_lut5_I1_O)        0.150   103.291 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]_i_1/O
                         net (fo=1, routed)           0.382   103.673    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]_i_1_n_0
    SLICE_X2Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.638ns  (logic 0.583ns (35.601%)  route 1.055ns (64.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.718   101.720    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.459   102.179 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[1]/Q
                         net (fo=24, routed)          1.055   103.234    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/curr_s[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.124   103.358 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   103.358    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]_i_1_n_0
    SLICE_X4Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.611ns (37.991%)  route 0.997ns (62.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809   101.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.719   101.721    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.459   102.180 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]/Q
                         net (fo=24, routed)          0.997   103.178    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/FSM_sequential_curr_s_reg[2]_0[0]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.152   103.330 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000   103.330    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]_i_1_n_0
    SLICE_X5Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.393%)  route 0.157ns (52.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X4Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     0.740 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[0]/Q
                         net (fo=1, routed)           0.157     0.896    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q[0]
    SLICE_X4Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.484%)  route 0.173ns (57.516%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X7Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.128     0.727 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=7, routed)           0.173     0.900    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X6Y84          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/cs_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.148ns (46.936%)  route 0.167ns (53.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.148     0.747 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[9]/Q
                         net (fo=1, routed)           0.167     0.914    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q[9]
    SLICE_X7Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[5]/Q
                         net (fo=1, routed)           0.155     0.918    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q[5]
    SLICE_X5Y86          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.906%)  route 0.158ns (49.094%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.158     0.921    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q[0]
    SLICE_X2Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.841%)  route 0.159ns (49.159%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[8]/Q
                         net (fo=1, routed)           0.159     0.921    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q[8]
    SLICE_X2Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y86          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[7]/Q
                         net (fo=1, routed)           0.161     0.924    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q[7]
    SLICE_X5Y89          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.148ns (45.049%)  route 0.181ns (54.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.148     0.747 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[3]/Q
                         net (fo=1, routed)           0.181     0.927    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q[3]
    SLICE_X7Y87          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.090%)  route 0.194ns (57.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X4Y84          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     0.740 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q_reg[3]/Q
                         net (fo=1, routed)           0.194     0.934    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_q[3]
    SLICE_X4Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.501%)  route 0.174ns (51.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597     0.599    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/clk_out1
    SLICE_X6Y85          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     0.763 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q_reg[2]/Q
                         net (fo=1, routed)           0.174     0.937    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_q[2]
    SLICE_X2Y85          LDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_state/addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.809    26.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.624     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.439ns  (logic 6.694ns (53.816%)  route 5.745ns (46.184%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.345     9.087    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.211    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I0_O)      0.241     9.452 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.293    10.745    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.298    11.043 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0/O
                         net (fo=1, routed)           3.107    14.150    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.727 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.727    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.205ns  (logic 6.900ns (56.534%)  route 5.305ns (43.466%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.491     9.234    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[19]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.358    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I1_O)      0.214     9.572 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.121    10.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.323    11.016 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           2.692    13.708    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.785    17.493 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.493    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.106ns  (logic 6.644ns (54.887%)  route 5.461ns (45.113%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.491     9.234    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[19]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.358    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I1_O)      0.214     9.572 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.123    10.695    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.297    10.992 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cb_INST_0/O
                         net (fo=1, routed)           2.847    13.839    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.394 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.394    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 6.639ns (55.766%)  route 5.266ns (44.233%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.491     9.234    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[19]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.358    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I1_O)      0.214     9.572 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.121    10.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.297    10.990 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cd_INST_0/O
                         net (fo=1, routed)           2.654    13.643    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.194 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.194    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 6.810ns (59.030%)  route 4.727ns (40.970%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.491     9.234    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[19]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     9.358 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.358    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_12_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I1_O)      0.214     9.572 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.123    10.695    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.321    11.016 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           2.112    13.128    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.697    16.825 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.825    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.413ns  (logic 6.651ns (58.274%)  route 4.762ns (41.726%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.742 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.345     9.087    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.211 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.211    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I0_O)      0.241     9.452 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.274    10.726    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.298    11.024 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           2.143    13.167    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.701 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    16.701    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 6.890ns (60.615%)  route 4.477ns (39.385%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.686     5.288    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.742 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.345     9.087    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.211    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_7_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I0_O)      0.241     9.452 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.274    10.726    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I2_O)        0.327    11.053 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           1.858    12.911    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.744    16.656 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.656    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.098ns (40.129%)  route 6.113ns (59.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.723     5.326    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          1.712     7.493    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.617 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[6]_INST_0/O
                         net (fo=1, routed)           4.402    12.019    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.537 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.537    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.369ns (48.561%)  route 4.628ns (51.439%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.723     5.326    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          1.712     7.493    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.153     7.646 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           2.917    10.563    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.760    14.323 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.323    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.154ns (51.224%)  route 3.956ns (48.776%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.723     5.326    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          1.030     6.812    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     6.936 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           2.926     9.862    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.436 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.436    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.500ns (70.239%)  route 0.635ns (29.761%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.218     1.881    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.046     1.927 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[4]_INST_0/O
                         net (fo=1, routed)           0.418     2.345    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.657 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.657    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.422ns (66.457%)  route 0.718ns (33.543%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.209     1.872    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[1]_INST_0/O
                         net (fo=1, routed)           0.509     2.426    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.663 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.663    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.422ns (65.698%)  route 0.743ns (34.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.218     1.881    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     1.926 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[0]_INST_0/O
                         net (fo=1, routed)           0.525     2.451    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.687 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.687    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.505ns (64.110%)  route 0.843ns (35.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.209     1.872    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[5]_INST_0/O
                         net (fo=1, routed)           0.634     2.551    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.870 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.870    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.504ns (63.028%)  route 0.882ns (36.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.219     1.882    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.927 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[3]_INST_0/O
                         net (fo=1, routed)           0.663     2.590    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.318     3.908 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.908    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.461ns (57.317%)  route 1.088ns (42.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          0.219     1.882    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.927 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           0.869     2.796    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.071 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.071    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.662ns (63.414%)  route 0.959ns (36.586%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.246     1.910    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X7Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     2.017 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.304     2.320    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.108     2.428 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           0.409     2.837    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.306     4.143 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.143    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.590ns (59.115%)  route 1.100ns (40.885%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.246     1.910    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X7Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     2.017 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.304     2.320    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.108     2.428 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           0.550     2.978    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.213 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.213    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.615ns (59.801%)  route 1.086ns (40.199%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.246     1.910    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.955 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X7Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     2.017 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.315     2.331    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.107     2.438 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           0.525     2.963    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.223 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.607ns (54.987%)  route 1.315ns (45.013%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.603     1.522    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.246     1.910    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_5_n_0
    SLICE_X7Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     2.017 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.310     2.326    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.108     2.434 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cd_INST_0/O
                         net (fo=1, routed)           0.760     3.194    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.445 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.445    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.629ns (31.511%)  route 3.540ns (68.489%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.204     4.681    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.152     4.833 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.336     5.168    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683     1.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.553     1.556    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.601ns (31.159%)  route 3.536ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.204     4.681    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y87          LUT2 (Prop_lut2_I1_O)        0.124     4.805 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.332     5.137    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683     1.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.556     1.559    design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/Top_G/mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/cs_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.601ns (31.536%)  route 3.475ns (68.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 101.600 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.475     4.951    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.124     5.075 r  design_1_i/pkt_display_wrapper_0/inst/serdes/cs_q_i_1__0/O
                         net (fo=1, routed)           0.000     5.075    design_1_i/pkt_display_wrapper_0/inst/serdes/cs_q_i_1__0_n_0
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/cs_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.597   101.600    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X5Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/cs_q_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X6Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X6Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.477ns (30.901%)  route 3.302ns (69.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 101.601 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.302     4.778    design_1_i/pkt_display_wrapper_0/inst/serdes/BTNC
    SLICE_X7Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.683   101.683    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.003 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         1.598   101.601    design_1_i/pkt_display_wrapper_0/inst/serdes/CLK
    SLICE_X7Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[30]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]/G
    SLICE_X5Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[0]/Q
                         net (fo=1, routed)           0.122     0.280    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d[0]
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.868   100.870    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[0]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[0]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d[0]
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.871   100.873    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[1]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d[1]
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.871   100.873    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[2]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d[2]
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.871   100.873    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d_reg[3]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_d[3]
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.871   100.873    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X2Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/data_index_q_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.225ns (66.799%)  route 0.112ns (33.201%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]/G
    SLICE_X4Y89          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[1]/Q
                         net (fo=1, routed)           0.112     0.337    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d[1]
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.870   100.872    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.225ns (66.597%)  route 0.113ns (33.403%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/G
    SLICE_X4Y89          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[2]/Q
                         net (fo=1, routed)           0.113     0.338    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d[2]
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.870   100.872    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.225ns (65.324%)  route 0.119ns (34.676%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]/G
    SLICE_X4Y89          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d_reg[0]/Q
                         net (fo=1, routed)           0.119     0.344    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_d[0]
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.870   100.872    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y88          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/wait_index_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.158ns (41.698%)  route 0.221ns (58.302%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]/G
    SLICE_X5Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[1]/Q
                         net (fo=1, routed)           0.221     0.379    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d[1]
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.868   100.870    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.037%)  route 0.227ns (58.963%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          LDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/G
    SLICE_X5Y87          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d_reg[2]/Q
                         net (fo=1, routed)           0.227     0.385    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_d[2]
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.898   100.898    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   100.002 f  design_1_i/pkt_display_wrapper_0/inst/Top_G/clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=151, routed)         0.868   100.870    design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/clk_out1
    SLICE_X4Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/Top_G/RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 2.088ns (30.656%)  route 4.723ns (69.344%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.495     2.975    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.099 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=3, routed)           0.829     3.927    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.153     4.080 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.685     4.766    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.331     5.097 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.714     6.811    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520     4.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 2.088ns (30.656%)  route 4.723ns (69.344%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.495     2.975    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.099 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=3, routed)           0.829     3.927    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.153     4.080 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.685     4.766    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.331     5.097 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.714     6.811    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520     4.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.992ns  (logic 1.852ns (30.907%)  route 4.140ns (69.093%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.495     2.975    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.099 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=3, routed)           0.653     3.752    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124     3.876 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           1.384     5.260    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.384 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.608     5.992    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520     4.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.384ns  (logic 1.852ns (34.396%)  route 3.532ns (65.604%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.495     2.975    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.099 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_2/O
                         net (fo=3, routed)           0.653     3.752    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.124     3.876 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           1.384     5.260    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124     5.384 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     5.384    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.520     4.943    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y83         FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.225ns  (logic 1.477ns (28.262%)  route 3.748ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.748     5.225    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y90          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.603     5.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.225ns  (logic 1.477ns (28.262%)  route 3.748ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.748     5.225    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y90          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.603     5.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.225ns  (logic 1.477ns (28.262%)  route 3.748ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.748     5.225    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y90          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.603     5.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.225ns  (logic 1.477ns (28.262%)  route 3.748ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.748     5.225    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y90          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.603     5.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.938ns  (logic 1.601ns (32.415%)  route 3.337ns (67.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         2.702     4.178    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X10Y84         LUT3 (Prop_lut3_I2_O)        0.124     4.302 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.635     4.938    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.564     4.986    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y35         RAMB18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 1.477ns (29.926%)  route 3.457ns (70.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         3.457     4.934    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y89          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.603     5.026    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.248ns (32.197%)  route 0.522ns (67.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.522     0.770    design_1_i/pkt_display_wrapper_0/inst/BTND
    SLICE_X9Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.839     2.004    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.244ns (27.861%)  route 0.633ns (72.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.633     0.877    design_1_i/pkt_display_wrapper_0/inst/BTNC
    SLICE_X9Y83          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.839     2.004    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X9Y83          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.244ns (25.784%)  route 0.704ns (74.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.704     0.948    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.840     2.005    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.244ns (25.784%)  route 0.704ns (74.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.704     0.948    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.840     2.005    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.244ns (25.784%)  route 0.704ns (74.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.704     0.948    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.840     2.005    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.244ns (25.784%)  route 0.704ns (74.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.704     0.948    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.840     2.005    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.244ns (24.508%)  route 0.753ns (75.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.753     0.997    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y87          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.244ns (24.508%)  route 0.753ns (75.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.753     0.997    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y87          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.244ns (24.508%)  route 0.753ns (75.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.753     0.997    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y87          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.244ns (24.508%)  route 0.753ns (75.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=209, routed)         0.753     0.997    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X3Y87          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/C





