#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 16:25:45 2019
# Process ID: 11228
# Current directory: C:/Users/CK/Downloads/IP_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12436 C:\Users\CK\Downloads\IP_proj\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj/IP_proj.xpr
update_compile_order -fileset sources_1
save_project_as IP_proj_edit C:/Users/CK/Downloads/IP_proj_edit -force
open_bd_design {C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj_edit
delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells myip_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/myip_0/S_AXI} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S_AXI]
connect_bd_net [get_bd_ports LED] [get_bd_pins myip_0/LED]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0
delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells myip_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
report_ip_status -name ip_status 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/myip_0/S_AXI} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S_AXI]
connect_bd_net [get_bd_ports LED] [get_bd_pins myip_0/LED]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
