Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 14:05:00 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/sha512Accel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                          Path #1                                                                         |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                   |
| Path Delay                | 5.404                                                                                                                                                    |
| Logic Delay               | 4.351(81%)                                                                                                                                               |
| Net Delay                 | 1.053(19%)                                                                                                                                               |
| Clock Skew                | -0.039                                                                                                                                                   |
| Slack                     | 4.205                                                                                                                                                    |
| Clock Uncertainty         | 0.035                                                                                                                                                    |
| Clock Pair Classification | Timed                                                                                                                                                    |
| Clock Delay Group         | Same Clock                                                                                                                                               |
| Logic Levels              | 17                                                                                                                                                       |
| Routes                    | NA                                                                                                                                                       |
| Logical Path              | RAMB36E1/CLKBWRCLK-(5)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-RAMS32/I |
| Start Point Clock         | ap_clk                                                                                                                                                   |
| End Point Clock           | ap_clk                                                                                                                                                   |
| DSP Block                 | None                                                                                                                                                     |
| RAM Registers             | DO_REG(0)-None                                                                                                                                           |
| IO Crossings              | 0                                                                                                                                                        |
| Config Crossings          | 0                                                                                                                                                        |
| SLR Crossings             | 0                                                                                                                                                        |
| PBlocks                   | 0                                                                                                                                                        |
| High Fanout               | 5                                                                                                                                                        |
| ASYNC REG                 | 0                                                                                                                                                        |
| Dont Touch                | 0                                                                                                                                                        |
| Mark Debug                | 0                                                                                                                                                        |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                                                       |
| End Point Pin Primitive   | RAMS32/I                                                                                                                                                 |
| Start Point Pin           | ram_reg_0/CLKBWRCLK                                                                                                                                      |
| End Point Pin             | SP/I                                                                                                                                                     |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (148, 99)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+-----+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2 | 3 |  4 |  5  |  6  | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
+-----------------+-------------+----+---+----+-----+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 67 | 4 | 68 | 464 | 132 | 5 | 5 | 5 |  7 |  8 |  8 | 10 | 12 | 12 | 12 | 15 | 14 |  4 |  4 |  8 | 10 | 12 | 12 | 12 | 12 | 12 | 12 | 12 | 10 |  8 |  8 |  8 |  8 |
+-----------------+-------------+----+---+----+-----+-----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


