# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\ritvi\OneDrive\UIUC\2020 Spring\ECE 385\Lab 4\logic_processor_4bit\logic_processor_4bit.csv
# Generated on: Thu Feb 13 16:44:51 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
AhexL[6],Output,PIN_H22,6,B6_N0,,,,,,
AhexL[5],Output,PIN_J22,6,B6_N0,,,,,,
AhexL[4],Output,PIN_L25,6,B6_N1,,,,,,
AhexL[3],Output,PIN_L26,6,B6_N1,,,,,,
AhexL[2],Output,PIN_E17,7,B7_N2,,,,,,
AhexL[1],Output,PIN_F22,7,B7_N0,,,,,,
AhexL[0],Output,PIN_G18,7,B7_N2,,,,,,
AhexU[6],Output,PIN_U24,5,B5_N0,,,,,,
AhexU[5],Output,PIN_U23,5,B5_N1,,,,,,
AhexU[4],Output,PIN_W25,5,B5_N1,,,,,,
AhexU[3],Output,PIN_W22,5,B5_N0,,,,,,
AhexU[2],Output,PIN_W21,5,B5_N1,,,,,,
AhexU[1],Output,PIN_Y22,5,B5_N0,,,,,,
AhexU[0],Output,PIN_M24,6,B6_N2,,,,,,
Aval[7],Output,PIN_H19,7,B7_N2,,,,,,
Aval[6],Output,PIN_J19,7,B7_N2,,,,,,
Aval[5],Output,PIN_E18,7,B7_N1,,,,,,
Aval[4],Output,PIN_F18,7,B7_N1,,,,,,
Aval[3],Output,PIN_F21,7,B7_N0,,,,,,
Aval[2],Output,PIN_E19,7,B7_N0,,,,,,
Aval[1],Output,PIN_F19,7,B7_N0,,,,,,
Aval[0],Output,PIN_G19,7,B7_N2,,,,,,
BhexL[6],Output,PIN_AH18,4,B4_N2,,,,,,
BhexL[5],Output,PIN_AF18,4,B4_N1,,,,,,
BhexL[4],Output,PIN_AG19,4,B4_N2,,,,,,
BhexL[3],Output,PIN_AH19,4,B4_N2,,,,,,
BhexL[2],Output,PIN_AB18,4,B4_N0,,,,,,
BhexL[1],Output,PIN_AC18,4,B4_N1,,,,,,
BhexL[0],Output,PIN_AD18,4,B4_N1,,,,,,
BhexU[6],Output,PIN_AE18,4,B4_N2,,,,,,
BhexU[5],Output,PIN_AF19,4,B4_N1,,,,,,
BhexU[4],Output,PIN_AE19,4,B4_N1,,,,,,
BhexU[3],Output,PIN_AH21,4,B4_N2,,,,,,
BhexU[2],Output,PIN_AG21,4,B4_N2,,,,,,
BhexU[1],Output,PIN_AA19,4,B4_N0,,,,,,
BhexU[0],Output,PIN_AB19,4,B4_N0,,,,,,
Bval[7],Output,PIN_G15,7,B7_N2,,,,,,
Bval[6],Output,PIN_F15,7,B7_N2,,,,,,
Bval[5],Output,PIN_H17,7,B7_N2,,,,,,
Bval[4],Output,PIN_J16,7,B7_N2,,,,,,
Bval[3],Output,PIN_H16,7,B7_N2,,,,,,
Bval[2],Output,PIN_J15,7,B7_N2,,,,,,
Bval[1],Output,PIN_G17,7,B7_N1,,,,,,
Bval[0],Output,PIN_J17,7,B7_N2,,,,,,
Clk,Input,PIN_Y2,2,B2_N0,,,,,,
Din[7],Input,PIN_AA23,5,B5_N2,,,,,,
Din[6],Input,PIN_AA24,5,B5_N2,,,,,,
Din[5],Input,PIN_AB23,5,B5_N2,,,,,,
Din[4],Input,PIN_AB24,5,B5_N2,,,,,,
Din[3],Input,PIN_AC24,5,B5_N2,,,,,,
Din[2],Input,PIN_AB25,5,B5_N1,,,,,,
Din[1],Input,PIN_AC25,5,B5_N2,,,,,,
Din[0],Input,PIN_AB26,5,B5_N1,,,,,,
Execute,Input,PIN_AA22,5,B5_N2,,,,,,
F[2],Input,PIN_AC27,5,B5_N2,,,,,,
F[1],Input,PIN_AC28,5,B5_N2,,,,,,
F[0],Input,PIN_AB28,5,B5_N1,,,,,,
LED[3],Output,,,,,,,,,
LED[2],Output,,,,,,,,,
LED[1],Output,,,,,,,,,
LED[0],Output,,,,,,,,,
LoadA,Input,PIN_AD26,5,B5_N2,,,,,,
LoadB,Input,PIN_AC26,5,B5_N2,,,,,,
R[1],Input,PIN_AB27,5,B5_N1,,,,,,
R[0],Input,PIN_AD27,5,B5_N2,,,,,,
Reset,Input,PIN_M23,6,B6_N2,,,,,,
