--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1568 paths analyzed, 311 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.041ns.
--------------------------------------------------------------------------------
Slack:                  13.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.675ns logic, 4.280ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (1.641ns logic, 4.293ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_22 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_22 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   missile_fsm/M_counter_q[23]
                                                       missile_fsm/M_counter_q_22
    SLICE_X9Y22.D2       net (fanout=2)        1.230   missile_fsm/M_counter_q[22]
    SLICE_X9Y22.D        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>4
    SLICE_X9Y22.A3       net (fanout=1)        0.359   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (1.675ns logic, 4.200ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_22 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_22 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   missile_fsm/M_counter_q[23]
                                                       missile_fsm/M_counter_q_22
    SLICE_X9Y22.D2       net (fanout=2)        1.230   missile_fsm/M_counter_q[22]
    SLICE_X9Y22.D        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>4
    SLICE_X9Y22.A3       net (fanout=1)        0.359   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.641ns logic, 4.213ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_9 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_9 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.BQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_9
    SLICE_X9Y22.B3       net (fanout=2)        0.564   missile_fsm/M_counter_q[9]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.675ns logic, 4.129ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_11 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_11 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_11
    SLICE_X9Y22.B2       net (fanout=2)        0.554   missile_fsm/M_counter_q[11]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.675ns logic, 4.119ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_6 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_6 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_6
    SLICE_X9Y22.B4       net (fanout=2)        0.546   missile_fsm/M_counter_q[6]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.675ns logic, 4.111ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_9 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_9 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.BQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_9
    SLICE_X9Y22.B3       net (fanout=2)        0.564   missile_fsm/M_counter_q[9]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.783ns (1.641ns logic, 4.142ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.675ns logic, 4.098ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_11 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_11 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_11
    SLICE_X9Y22.B2       net (fanout=2)        0.554   missile_fsm/M_counter_q[11]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.641ns logic, 4.132ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_6 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_6 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_6
    SLICE_X9Y22.B4       net (fanout=2)        0.546   missile_fsm/M_counter_q[6]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.641ns logic, 4.124ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.A3      net (fanout=7)        0.580   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_3_rstpot
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.758ns (1.641ns logic, 4.117ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_22 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_22 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   missile_fsm/M_counter_q[23]
                                                       missile_fsm/M_counter_q_22
    SLICE_X9Y22.D2       net (fanout=2)        1.230   missile_fsm/M_counter_q[22]
    SLICE_X9Y22.D        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>4
    SLICE_X9Y22.A3       net (fanout=1)        0.359   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (1.675ns logic, 4.018ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_22 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_22 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   missile_fsm/M_counter_q[23]
                                                       missile_fsm/M_counter_q_22
    SLICE_X9Y22.D2       net (fanout=2)        1.230   missile_fsm/M_counter_q[22]
    SLICE_X9Y22.D        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>4
    SLICE_X9Y22.A3       net (fanout=1)        0.359   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.A3      net (fanout=7)        0.580   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_3_rstpot
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (1.641ns logic, 4.037ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_7 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_7 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_7
    SLICE_X9Y22.B5       net (fanout=2)        0.429   missile_fsm/M_counter_q[7]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (1.675ns logic, 3.994ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_7 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_7 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_7
    SLICE_X9Y22.B5       net (fanout=2)        0.429   missile_fsm/M_counter_q[7]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (1.641ns logic, 4.007ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_9 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_9 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.BQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_9
    SLICE_X9Y22.B3       net (fanout=2)        0.564   missile_fsm/M_counter_q[9]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (1.675ns logic, 3.947ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  14.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.D5      net (fanout=7)        0.441   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_6_rstpot
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.641ns logic, 3.978ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_11 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_11 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_11
    SLICE_X9Y22.B2       net (fanout=2)        0.554   missile_fsm/M_counter_q[11]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.675ns logic, 3.937ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  14.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_6 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_6 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_6
    SLICE_X9Y22.B4       net (fanout=2)        0.546   missile_fsm/M_counter_q[6]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.675ns logic, 3.929ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_9 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_9 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.BQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_9
    SLICE_X9Y22.B3       net (fanout=2)        0.564   missile_fsm/M_counter_q[9]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.A3      net (fanout=7)        0.580   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_3_rstpot
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.641ns logic, 3.966ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_11 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_11 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_11
    SLICE_X9Y22.B2       net (fanout=2)        0.554   missile_fsm/M_counter_q[11]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.A3      net (fanout=7)        0.580   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_3_rstpot
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.641ns logic, 3.956ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_6 (FF)
  Destination:          missile_fsm/missile/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_6 to missile_fsm/missile/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_6
    SLICE_X9Y22.B4       net (fanout=2)        0.546   missile_fsm/M_counter_q[6]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.A3      net (fanout=7)        0.580   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_3_rstpot
                                                       missile_fsm/missile/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.641ns logic, 3.948ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  14.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_1 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.685 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_1 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.BQ       Tcko                  0.525   missile_fsm/M_counter_q[3]
                                                       missile_fsm/M_counter_q_1
    SLICE_X9Y22.C2       net (fanout=2)        0.755   missile_fsm/M_counter_q[1]
    SLICE_X9Y22.C        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A2       net (fanout=1)        0.542   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o[24]
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.675ns logic, 3.908ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_4 (FF)
  Destination:          missile_fsm/missile/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_4 to missile_fsm/missile/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_4
    SLICE_X9Y22.C1       net (fanout=2)        0.745   missile_fsm/M_counter_q[4]
    SLICE_X9Y22.C        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A2       net (fanout=1)        0.542   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o[24]
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.B1      net (fanout=7)        0.743   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_1_rstpot
                                                       missile_fsm/missile/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.573ns (1.675ns logic, 3.898ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  14.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_1 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.687 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_1 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.BQ       Tcko                  0.525   missile_fsm/M_counter_q[3]
                                                       missile_fsm/M_counter_q_1
    SLICE_X9Y22.C2       net (fanout=2)        0.755   missile_fsm/M_counter_q[1]
    SLICE_X9Y22.C        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A2       net (fanout=1)        0.542   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o[24]
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.641ns logic, 3.921ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_4 (FF)
  Destination:          missile_fsm/missile/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_4 to missile_fsm/missile/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_4
    SLICE_X9Y22.C1       net (fanout=2)        0.745   missile_fsm/M_counter_q[4]
    SLICE_X9Y22.C        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A2       net (fanout=1)        0.542   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o[24]
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.B1      net (fanout=7)        0.756   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_4_rstpot
                                                       missile_fsm/missile/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.641ns logic, 3.911ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_10 (FF)
  Destination:          missile_fsm/missile/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_10 to missile_fsm/missile/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   missile_fsm/M_counter_q[11]
                                                       missile_fsm/M_counter_q_10
    SLICE_X9Y22.B1       net (fanout=2)        0.715   missile_fsm/M_counter_q[10]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.C6      net (fanout=7)        0.365   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_5_rstpot
                                                       missile_fsm/missile/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (1.641ns logic, 3.902ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_22 (FF)
  Destination:          missile_fsm/missile/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.539ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.687 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_22 to missile_fsm/missile/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   missile_fsm/M_counter_q[23]
                                                       missile_fsm/M_counter_q_22
    SLICE_X9Y22.D2       net (fanout=2)        1.230   missile_fsm/M_counter_q[22]
    SLICE_X9Y22.D        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>4
    SLICE_X9Y22.A3       net (fanout=1)        0.359   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X12Y34.D5      net (fanout=7)        0.441   missile_fsm/M_missile_en
    SLICE_X12Y34.CLK     Tas                   0.339   missile_fsm/M_missile_out[6]
                                                       missile_fsm/missile/M_regs_q_6_rstpot
                                                       missile_fsm/missile/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.641ns logic, 3.898ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               missile_fsm/M_counter_q_7 (FF)
  Destination:          missile_fsm/missile/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: missile_fsm/M_counter_q_7 to missile_fsm/missile/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.525   missile_fsm/M_counter_q[7]
                                                       missile_fsm/M_counter_q_7
    SLICE_X9Y22.B5       net (fanout=2)        0.429   missile_fsm/M_counter_q[7]
    SLICE_X9Y22.B        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>2
    SLICE_X9Y22.A4       net (fanout=1)        0.954   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>1
    SLICE_X9Y22.A        Tilo                  0.259   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>3
                                                       missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o<24>5
    SLICE_X13Y35.C1      net (fanout=2)        1.868   missile_fsm/M_counter_q[24]_GND_3_o_equal_3_o
    SLICE_X13Y35.C       Tilo                  0.259   missile_fsm/M_missile_out[2]
                                                       missile_fsm/Mmux_M_missile_en11
    SLICE_X13Y35.A2      net (fanout=7)        0.561   missile_fsm/M_missile_en
    SLICE_X13Y35.CLK     Tas                   0.373   missile_fsm/M_missile_out[2]
                                                       missile_fsm/missile/M_regs_q_0_rstpot
                                                       missile_fsm/missile/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.675ns logic, 3.812ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shoot_conditioner/M_sync_out/CLK
  Logical resource: shoot_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[3]/CLK
  Logical resource: missile_fsm/M_counter_q_0/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[3]/CLK
  Logical resource: missile_fsm/M_counter_q_1/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[3]/CLK
  Logical resource: missile_fsm/M_counter_q_2/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[3]/CLK
  Logical resource: missile_fsm/M_counter_q_3/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[7]/CLK
  Logical resource: missile_fsm/M_counter_q_4/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[7]/CLK
  Logical resource: missile_fsm/M_counter_q_5/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[7]/CLK
  Logical resource: missile_fsm/M_counter_q_6/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[7]/CLK
  Logical resource: missile_fsm/M_counter_q_7/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[11]/CLK
  Logical resource: missile_fsm/M_counter_q_8/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[11]/CLK
  Logical resource: missile_fsm/M_counter_q_9/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[11]/CLK
  Logical resource: missile_fsm/M_counter_q_10/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[11]/CLK
  Logical resource: missile_fsm/M_counter_q_11/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[15]/CLK
  Logical resource: missile_fsm/M_counter_q_12/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[15]/CLK
  Logical resource: missile_fsm/M_counter_q_13/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[15]/CLK
  Logical resource: missile_fsm/M_counter_q_14/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[15]/CLK
  Logical resource: missile_fsm/M_counter_q_15/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[19]/CLK
  Logical resource: missile_fsm/M_counter_q_16/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[19]/CLK
  Logical resource: missile_fsm/M_counter_q_17/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[19]/CLK
  Logical resource: missile_fsm/M_counter_q_18/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[19]/CLK
  Logical resource: missile_fsm/M_counter_q_19/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[23]/CLK
  Logical resource: missile_fsm/M_counter_q_20/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[23]/CLK
  Logical resource: missile_fsm/M_counter_q_21/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[23]/CLK
  Logical resource: missile_fsm/M_counter_q_22/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[23]/CLK
  Logical resource: missile_fsm/M_counter_q_23/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_counter_q[24]/CLK
  Logical resource: missile_fsm/M_counter_q_24/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: shoot_conditioner/M_sync_out/CLK
  Logical resource: shoot_conditioner/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_missile_out[6]/CLK
  Logical resource: missile_fsm/missile/M_regs_q_3/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: missile_fsm/M_missile_out[6]/CLK
  Logical resource: missile_fsm/missile/M_regs_q_4/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.041|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1568 paths, 0 nets, and 230 connections

Design statistics:
   Minimum period:   6.041ns{1}   (Maximum frequency: 165.536MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 24 14:05:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



