
C:\Users\Daniel Carvalho\Atollic\TrueSTUDIO\SuP\prat6\Debug\prat6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001350  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800145c  0800145c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800145c  0800145c  0001145c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001460  08001460  00011460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  08001464  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  20000018  0800147c  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000007c  0800147c  0002007c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003844  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d40  00000000  00000000  00023885  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000498  00000000  00000000  000245c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000410  00000000  00000000  00024a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001bad  00000000  00000000  00024e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000017c3  00000000  00000000  00026a1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000281e0  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001224  00000000  00000000  0002825c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00029480  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08001444 	.word	0x08001444

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08001444 	.word	0x08001444

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800021c:	4b34      	ldr	r3, [pc, #208]	; (80002f0 <EXTI_Init+0xe0>)
 800021e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	799b      	ldrb	r3, [r3, #6]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d04f      	beq.n	80002c8 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000228:	4931      	ldr	r1, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022a:	4b31      	ldr	r3, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	43db      	mvns	r3, r3
 8000234:	4013      	ands	r3, r2
 8000236:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000238:	492d      	ldr	r1, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023a:	4b2d      	ldr	r3, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023c:	685a      	ldr	r2, [r3, #4]
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	43db      	mvns	r3, r3
 8000244:	4013      	ands	r3, r2
 8000246:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	791b      	ldrb	r3, [r3, #4]
 800024c:	461a      	mov	r2, r3
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	4413      	add	r3, r2
 8000252:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	6811      	ldr	r1, [r2, #0]
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	6812      	ldr	r2, [r2, #0]
 800025e:	430a      	orrs	r2, r1
 8000260:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000262:	4923      	ldr	r1, [pc, #140]	; (80002f0 <EXTI_Init+0xe0>)
 8000264:	4b22      	ldr	r3, [pc, #136]	; (80002f0 <EXTI_Init+0xe0>)
 8000266:	689a      	ldr	r2, [r3, #8]
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	43db      	mvns	r3, r3
 800026e:	4013      	ands	r3, r2
 8000270:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000272:	491f      	ldr	r1, [pc, #124]	; (80002f0 <EXTI_Init+0xe0>)
 8000274:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <EXTI_Init+0xe0>)
 8000276:	68da      	ldr	r2, [r3, #12]
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	43db      	mvns	r3, r3
 800027e:	4013      	ands	r3, r2
 8000280:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	795b      	ldrb	r3, [r3, #5]
 8000286:	2b10      	cmp	r3, #16
 8000288:	d10e      	bne.n	80002a8 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800028a:	4919      	ldr	r1, [pc, #100]	; (80002f0 <EXTI_Init+0xe0>)
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <EXTI_Init+0xe0>)
 800028e:	689a      	ldr	r2, [r3, #8]
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4313      	orrs	r3, r2
 8000296:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000298:	4915      	ldr	r1, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029a:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029c:	68da      	ldr	r2, [r3, #12]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4313      	orrs	r3, r2
 80002a4:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80002a6:	e01d      	b.n	80002e4 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80002a8:	4b11      	ldr	r3, [pc, #68]	; (80002f0 <EXTI_Init+0xe0>)
 80002aa:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	795b      	ldrb	r3, [r3, #5]
 80002b0:	461a      	mov	r2, r3
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	4413      	add	r3, r2
 80002b6:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	68fa      	ldr	r2, [r7, #12]
 80002bc:	6811      	ldr	r1, [r2, #0]
 80002be:	687a      	ldr	r2, [r7, #4]
 80002c0:	6812      	ldr	r2, [r2, #0]
 80002c2:	430a      	orrs	r2, r1
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	e00d      	b.n	80002e4 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	791b      	ldrb	r3, [r3, #4]
 80002cc:	461a      	mov	r2, r3
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	4413      	add	r3, r2
 80002d2:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	68fa      	ldr	r2, [r7, #12]
 80002d8:	6811      	ldr	r1, [r2, #0]
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	6812      	ldr	r2, [r2, #0]
 80002de:	43d2      	mvns	r2, r2
 80002e0:	400a      	ands	r2, r1
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	40010400 	.word	0x40010400

080002f4 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80002fc:	2300      	movs	r3, #0
 80002fe:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000300:	2300      	movs	r3, #0
 8000302:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4013      	ands	r3, r2
 800030c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000310:	695a      	ldr	r2, [r3, #20]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4013      	ands	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	d005      	beq.n	8000326 <EXTI_GetITStatus+0x32>
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d002      	beq.n	8000326 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000320:	2301      	movs	r3, #1
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	e001      	b.n	800032a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000326:	2300      	movs	r3, #0
 8000328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800032a:	7bfb      	ldrb	r3, [r7, #15]
}
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	40010400 	.word	0x40010400

0800033c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000344:	4a03      	ldr	r2, [pc, #12]	; (8000354 <EXTI_ClearITPendingBit+0x18>)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	6153      	str	r3, [r2, #20]
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40010400 	.word	0x40010400

08000358 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000358:	b480      	push	{r7}
 800035a:	b089      	sub	sp, #36	; 0x24
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
 800036a:	2300      	movs	r3, #0
 800036c:	61bb      	str	r3, [r7, #24]
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	78db      	ldrb	r3, [r3, #3]
 800037e:	f003 030f 	and.w	r3, r3, #15
 8000382:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	78db      	ldrb	r3, [r3, #3]
 8000388:	f003 0310 	and.w	r3, r3, #16
 800038c:	2b00      	cmp	r3, #0
 800038e:	d005      	beq.n	800039c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	789b      	ldrb	r3, [r3, #2]
 8000394:	461a      	mov	r2, r3
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	4313      	orrs	r3, r2
 800039a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800039c:	683b      	ldr	r3, [r7, #0]
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d044      	beq.n	8000430 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80003ac:	2300      	movs	r3, #0
 80003ae:	61bb      	str	r3, [r7, #24]
 80003b0:	e038      	b.n	8000424 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80003b2:	2201      	movs	r2, #1
 80003b4:	69bb      	ldr	r3, [r7, #24]
 80003b6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ba:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	881b      	ldrh	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	4013      	ands	r3, r2
 80003c6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80003c8:	693a      	ldr	r2, [r7, #16]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d126      	bne.n	800041e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80003d0:	69bb      	ldr	r3, [r7, #24]
 80003d2:	009b      	lsls	r3, r3, #2
 80003d4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80003d6:	220f      	movs	r2, #15
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	43db      	mvns	r3, r3
 80003e4:	697a      	ldr	r2, [r7, #20]
 80003e6:	4013      	ands	r3, r2
 80003e8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80003ea:	69fa      	ldr	r2, [r7, #28]
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	fa02 f303 	lsl.w	r3, r2, r3
 80003f2:	697a      	ldr	r2, [r7, #20]
 80003f4:	4313      	orrs	r3, r2
 80003f6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	78db      	ldrb	r3, [r3, #3]
 80003fc:	2b28      	cmp	r3, #40	; 0x28
 80003fe:	d105      	bne.n	800040c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000400:	2201      	movs	r2, #1
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	409a      	lsls	r2, r3
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	615a      	str	r2, [r3, #20]
 800040a:	e008      	b.n	800041e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800040c:	683b      	ldr	r3, [r7, #0]
 800040e:	78db      	ldrb	r3, [r3, #3]
 8000410:	2b48      	cmp	r3, #72	; 0x48
 8000412:	d104      	bne.n	800041e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000414:	2201      	movs	r2, #1
 8000416:	69bb      	ldr	r3, [r7, #24]
 8000418:	409a      	lsls	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800041e:	69bb      	ldr	r3, [r7, #24]
 8000420:	3301      	adds	r3, #1
 8000422:	61bb      	str	r3, [r7, #24]
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	2b07      	cmp	r3, #7
 8000428:	d9c3      	bls.n	80003b2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	697a      	ldr	r2, [r7, #20]
 800042e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	881b      	ldrh	r3, [r3, #0]
 8000434:	2bff      	cmp	r3, #255	; 0xff
 8000436:	d946      	bls.n	80004c6 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800043e:	2300      	movs	r3, #0
 8000440:	61bb      	str	r3, [r7, #24]
 8000442:	e03a      	b.n	80004ba <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000444:	69bb      	ldr	r3, [r7, #24]
 8000446:	3308      	adds	r3, #8
 8000448:	2201      	movs	r2, #1
 800044a:	fa02 f303 	lsl.w	r3, r2, r3
 800044e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	4013      	ands	r3, r2
 800045a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800045c:	693a      	ldr	r2, [r7, #16]
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	429a      	cmp	r2, r3
 8000462:	d127      	bne.n	80004b4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000464:	69bb      	ldr	r3, [r7, #24]
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800046a:	220f      	movs	r2, #15
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	fa02 f303 	lsl.w	r3, r2, r3
 8000472:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000474:	68bb      	ldr	r3, [r7, #8]
 8000476:	43db      	mvns	r3, r3
 8000478:	697a      	ldr	r2, [r7, #20]
 800047a:	4013      	ands	r3, r2
 800047c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800047e:	69fa      	ldr	r2, [r7, #28]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
 8000486:	697a      	ldr	r2, [r7, #20]
 8000488:	4313      	orrs	r3, r2
 800048a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	78db      	ldrb	r3, [r3, #3]
 8000490:	2b28      	cmp	r3, #40	; 0x28
 8000492:	d105      	bne.n	80004a0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000494:	69bb      	ldr	r3, [r7, #24]
 8000496:	3308      	adds	r3, #8
 8000498:	2201      	movs	r2, #1
 800049a:	409a      	lsls	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	78db      	ldrb	r3, [r3, #3]
 80004a4:	2b48      	cmp	r3, #72	; 0x48
 80004a6:	d105      	bne.n	80004b4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80004a8:	69bb      	ldr	r3, [r7, #24]
 80004aa:	3308      	adds	r3, #8
 80004ac:	2201      	movs	r2, #1
 80004ae:	409a      	lsls	r2, r3
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80004b4:	69bb      	ldr	r3, [r7, #24]
 80004b6:	3301      	adds	r3, #1
 80004b8:	61bb      	str	r3, [r7, #24]
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d9c1      	bls.n	8000444 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	697a      	ldr	r2, [r7, #20]
 80004c4:	605a      	str	r2, [r3, #4]
  }
}
 80004c6:	bf00      	nop
 80004c8:	3724      	adds	r7, #36	; 0x24
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	807b      	strh	r3, [r7, #2]
 80004dc:	4613      	mov	r3, r2
 80004de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 80004e0:	787b      	ldrb	r3, [r7, #1]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d003      	beq.n	80004ee <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80004e6:	887a      	ldrh	r2, [r7, #2]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 80004ec:	e002      	b.n	80004f4 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 80004ee:	887a      	ldrh	r2, [r7, #2]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	615a      	str	r2, [r3, #20]
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr
	...

08000500 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8000500:	b490      	push	{r4, r7}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	460a      	mov	r2, r1
 800050a:	71fb      	strb	r3, [r7, #7]
 800050c:	4613      	mov	r3, r2
 800050e:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8000514:	79bb      	ldrb	r3, [r7, #6]
 8000516:	f003 0303 	and.w	r3, r3, #3
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	220f      	movs	r2, #15
 800051e:	fa02 f303 	lsl.w	r3, r2, r3
 8000522:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8000524:	4916      	ldr	r1, [pc, #88]	; (8000580 <GPIO_EXTILineConfig+0x80>)
 8000526:	79bb      	ldrb	r3, [r7, #6]
 8000528:	089b      	lsrs	r3, r3, #2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	4618      	mov	r0, r3
 800052e:	4a14      	ldr	r2, [pc, #80]	; (8000580 <GPIO_EXTILineConfig+0x80>)
 8000530:	79bb      	ldrb	r3, [r7, #6]
 8000532:	089b      	lsrs	r3, r3, #2
 8000534:	b2db      	uxtb	r3, r3
 8000536:	3302      	adds	r3, #2
 8000538:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	1c83      	adds	r3, r0, #2
 8000544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8000548:	480d      	ldr	r0, [pc, #52]	; (8000580 <GPIO_EXTILineConfig+0x80>)
 800054a:	79bb      	ldrb	r3, [r7, #6]
 800054c:	089b      	lsrs	r3, r3, #2
 800054e:	b2db      	uxtb	r3, r3
 8000550:	461c      	mov	r4, r3
 8000552:	4a0b      	ldr	r2, [pc, #44]	; (8000580 <GPIO_EXTILineConfig+0x80>)
 8000554:	79bb      	ldrb	r3, [r7, #6]
 8000556:	089b      	lsrs	r3, r3, #2
 8000558:	b2db      	uxtb	r3, r3
 800055a:	3302      	adds	r3, #2
 800055c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000560:	79f9      	ldrb	r1, [r7, #7]
 8000562:	79bb      	ldrb	r3, [r7, #6]
 8000564:	f003 0303 	and.w	r3, r3, #3
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	fa01 f303 	lsl.w	r3, r1, r3
 800056e:	431a      	orrs	r2, r3
 8000570:	1ca3      	adds	r3, r4, #2
 8000572:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000576:	bf00      	nop
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bc90      	pop	{r4, r7}
 800057e:	4770      	bx	lr
 8000580:	40010000 	.word	0x40010000

08000584 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000584:	b480      	push	{r7}
 8000586:	b087      	sub	sp, #28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
 8000590:	2300      	movs	r3, #0
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	2300      	movs	r3, #0
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 800059c:	4b4c      	ldr	r3, [pc, #304]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	f003 030c 	and.w	r3, r3, #12
 80005a4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d007      	beq.n	80005bc <RCC_GetClocksFreq+0x38>
 80005ac:	2b08      	cmp	r3, #8
 80005ae:	d009      	beq.n	80005c4 <RCC_GetClocksFreq+0x40>
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d133      	bne.n	800061c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4a47      	ldr	r2, [pc, #284]	; (80006d4 <RCC_GetClocksFreq+0x150>)
 80005b8:	601a      	str	r2, [r3, #0]
      break;
 80005ba:	e033      	b.n	8000624 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4a45      	ldr	r2, [pc, #276]	; (80006d4 <RCC_GetClocksFreq+0x150>)
 80005c0:	601a      	str	r2, [r3, #0]
      break;
 80005c2:	e02f      	b.n	8000624 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80005c4:	4b42      	ldr	r3, [pc, #264]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80005cc:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80005ce:	4b40      	ldr	r3, [pc, #256]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005d6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	0c9b      	lsrs	r3, r3, #18
 80005dc:	3302      	adds	r3, #2
 80005de:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d106      	bne.n	80005f4 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80005e6:	693b      	ldr	r3, [r7, #16]
 80005e8:	4a3b      	ldr	r2, [pc, #236]	; (80006d8 <RCC_GetClocksFreq+0x154>)
 80005ea:	fb02 f203 	mul.w	r2, r2, r3
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80005f2:	e017      	b.n	8000624 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80005f4:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 80005f6:	685b      	ldr	r3, [r3, #4]
 80005f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d006      	beq.n	800060e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	4a35      	ldr	r2, [pc, #212]	; (80006d8 <RCC_GetClocksFreq+0x154>)
 8000604:	fb02 f203 	mul.w	r2, r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	601a      	str	r2, [r3, #0]
      break;
 800060c:	e00a      	b.n	8000624 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800060e:	693b      	ldr	r3, [r7, #16]
 8000610:	4a30      	ldr	r2, [pc, #192]	; (80006d4 <RCC_GetClocksFreq+0x150>)
 8000612:	fb02 f203 	mul.w	r2, r2, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	601a      	str	r2, [r3, #0]
      break;
 800061a:	e003      	b.n	8000624 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a2d      	ldr	r2, [pc, #180]	; (80006d4 <RCC_GetClocksFreq+0x150>)
 8000620:	601a      	str	r2, [r3, #0]
      break;
 8000622:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000624:	4b2a      	ldr	r3, [pc, #168]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800062c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000634:	4a29      	ldr	r2, [pc, #164]	; (80006dc <RCC_GetClocksFreq+0x158>)
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	4413      	add	r3, r2
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	b2db      	uxtb	r3, r3
 800063e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	40da      	lsrs	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800064c:	4b20      	ldr	r3, [pc, #128]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000654:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	0a1b      	lsrs	r3, r3, #8
 800065a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800065c:	4a1f      	ldr	r2, [pc, #124]	; (80006dc <RCC_GetClocksFreq+0x158>)
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	4413      	add	r3, r2
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	685a      	ldr	r2, [r3, #4]
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	40da      	lsrs	r2, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000674:	4b16      	ldr	r3, [pc, #88]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800067c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	0adb      	lsrs	r3, r3, #11
 8000682:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000684:	4a15      	ldr	r2, [pc, #84]	; (80006dc <RCC_GetClocksFreq+0x158>)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	4413      	add	r3, r2
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b2db      	uxtb	r3, r3
 800068e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	685a      	ldr	r2, [r3, #4]
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	40da      	lsrs	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800069c:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <RCC_GetClocksFreq+0x14c>)
 800069e:	685b      	ldr	r3, [r3, #4]
 80006a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	0b9b      	lsrs	r3, r3, #14
 80006aa:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80006ac:	4a0c      	ldr	r2, [pc, #48]	; (80006e0 <RCC_GetClocksFreq+0x15c>)
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	4413      	add	r3, r2
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	68da      	ldr	r2, [r3, #12]
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	fbb2 f2f3 	udiv	r2, r2, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	611a      	str	r2, [r3, #16]
}
 80006c6:	bf00      	nop
 80006c8:	371c      	adds	r7, #28
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bc80      	pop	{r7}
 80006ce:	4770      	bx	lr
 80006d0:	40021000 	.word	0x40021000
 80006d4:	007a1200 	.word	0x007a1200
 80006d8:	003d0900 	.word	0x003d0900
 80006dc:	20000000 	.word	0x20000000
 80006e0:	20000010 	.word	0x20000010

080006e4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006f0:	78fb      	ldrb	r3, [r7, #3]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d006      	beq.n	8000704 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006f6:	4909      	ldr	r1, [pc, #36]	; (800071c <RCC_APB2PeriphClockCmd+0x38>)
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <RCC_APB2PeriphClockCmd+0x38>)
 80006fa:	699a      	ldr	r2, [r3, #24]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4313      	orrs	r3, r2
 8000700:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000702:	e006      	b.n	8000712 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000704:	4905      	ldr	r1, [pc, #20]	; (800071c <RCC_APB2PeriphClockCmd+0x38>)
 8000706:	4b05      	ldr	r3, [pc, #20]	; (800071c <RCC_APB2PeriphClockCmd+0x38>)
 8000708:	699a      	ldr	r2, [r3, #24]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	43db      	mvns	r3, r3
 800070e:	4013      	ands	r3, r2
 8000710:	618b      	str	r3, [r1, #24]
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr
 800071c:	40021000 	.word	0x40021000

08000720 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	460b      	mov	r3, r1
 800072a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d006      	beq.n	8000740 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000732:	4909      	ldr	r1, [pc, #36]	; (8000758 <RCC_APB1PeriphClockCmd+0x38>)
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <RCC_APB1PeriphClockCmd+0x38>)
 8000736:	69da      	ldr	r2, [r3, #28]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4313      	orrs	r3, r2
 800073c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800073e:	e006      	b.n	800074e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000740:	4905      	ldr	r1, [pc, #20]	; (8000758 <RCC_APB1PeriphClockCmd+0x38>)
 8000742:	4b05      	ldr	r3, [pc, #20]	; (8000758 <RCC_APB1PeriphClockCmd+0x38>)
 8000744:	69da      	ldr	r2, [r3, #28]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	43db      	mvns	r3, r3
 800074a:	4013      	ands	r3, r2
 800074c:	61cb      	str	r3, [r1, #28]
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	40021000 	.word	0x40021000

0800075c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08c      	sub	sp, #48	; 0x30
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000766:	2300      	movs	r3, #0
 8000768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800076a:	2300      	movs	r3, #0
 800076c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800076e:	2300      	movs	r3, #0
 8000770:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000772:	2300      	movs	r3, #0
 8000774:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	8a1b      	ldrh	r3, [r3, #16]
 8000782:	b29b      	uxth	r3, r3
 8000784:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000786:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000788:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800078c:	4013      	ands	r3, r2
 800078e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	88db      	ldrh	r3, [r3, #6]
 8000794:	461a      	mov	r2, r3
 8000796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000798:	4313      	orrs	r3, r2
 800079a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800079c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800079e:	b29a      	uxth	r2, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	899b      	ldrh	r3, [r3, #12]
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80007ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007ae:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80007b2:	4013      	ands	r3, r2
 80007b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	889a      	ldrh	r2, [r3, #4]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	891b      	ldrh	r3, [r3, #8]
 80007be:	4313      	orrs	r3, r2
 80007c0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007ce:	4313      	orrs	r3, r2
 80007d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80007d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	8a9b      	ldrh	r3, [r3, #20]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80007e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007e4:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80007e8:	4013      	ands	r3, r2
 80007ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	899b      	ldrh	r3, [r3, #12]
 80007f0:	461a      	mov	r2, r3
 80007f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f4:	4313      	orrs	r3, r2
 80007f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80007f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000800:	f107 0308 	add.w	r3, r7, #8
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff febd 	bl	8000584 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	4a2e      	ldr	r2, [pc, #184]	; (80008c8 <USART_Init+0x16c>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d102      	bne.n	8000818 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	62bb      	str	r3, [r7, #40]	; 0x28
 8000816:	e001      	b.n	800081c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000818:	693b      	ldr	r3, [r7, #16]
 800081a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	899b      	ldrh	r3, [r3, #12]
 8000820:	b29b      	uxth	r3, r3
 8000822:	b21b      	sxth	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	da0c      	bge.n	8000842 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000828:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800082a:	4613      	mov	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	009a      	lsls	r2, r3, #2
 8000832:	441a      	add	r2, r3
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	fbb2 f3f3 	udiv	r3, r2, r3
 800083e:	627b      	str	r3, [r7, #36]	; 0x24
 8000840:	e00b      	b.n	800085a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000842:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000844:	4613      	mov	r3, r2
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	4413      	add	r3, r2
 800084a:	009a      	lsls	r2, r3, #2
 800084c:	441a      	add	r2, r3
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	fbb2 f3f3 	udiv	r3, r2, r3
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800085a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085c:	4a1b      	ldr	r2, [pc, #108]	; (80008cc <USART_Init+0x170>)
 800085e:	fba2 2303 	umull	r2, r3, r2, r3
 8000862:	095b      	lsrs	r3, r3, #5
 8000864:	011b      	lsls	r3, r3, #4
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800086a:	091b      	lsrs	r3, r3, #4
 800086c:	2264      	movs	r2, #100	; 0x64
 800086e:	fb02 f303 	mul.w	r3, r2, r3
 8000872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	899b      	ldrh	r3, [r3, #12]
 800087c:	b29b      	uxth	r3, r3
 800087e:	b21b      	sxth	r3, r3
 8000880:	2b00      	cmp	r3, #0
 8000882:	da0c      	bge.n	800089e <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000884:	6a3b      	ldr	r3, [r7, #32]
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	3332      	adds	r3, #50	; 0x32
 800088a:	4a10      	ldr	r2, [pc, #64]	; (80008cc <USART_Init+0x170>)
 800088c:	fba2 2303 	umull	r2, r3, r2, r3
 8000890:	095b      	lsrs	r3, r3, #5
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000898:	4313      	orrs	r3, r2
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800089c:	e00b      	b.n	80008b6 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800089e:	6a3b      	ldr	r3, [r7, #32]
 80008a0:	011b      	lsls	r3, r3, #4
 80008a2:	3332      	adds	r3, #50	; 0x32
 80008a4:	4a09      	ldr	r2, [pc, #36]	; (80008cc <USART_Init+0x170>)
 80008a6:	fba2 2303 	umull	r2, r3, r2, r3
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	f003 030f 	and.w	r3, r3, #15
 80008b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008b2:	4313      	orrs	r3, r2
 80008b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	811a      	strh	r2, [r3, #8]
}
 80008be:	bf00      	nop
 80008c0:	3730      	adds	r7, #48	; 0x30
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40013800 	.word	0x40013800
 80008cc:	51eb851f 	.word	0x51eb851f

080008d0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	460b      	mov	r3, r1
 80008da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d008      	beq.n	80008f4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	899b      	ldrh	r3, [r3, #12]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80008f2:	e007      	b.n	8000904 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	899b      	ldrh	r3, [r3, #12]
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80008fe:	b29a      	uxth	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	819a      	strh	r2, [r3, #12]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr

0800090e <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800090e:	b480      	push	{r7}
 8000910:	b087      	sub	sp, #28
 8000912:	af00      	add	r7, sp, #0
 8000914:	6078      	str	r0, [r7, #4]
 8000916:	460b      	mov	r3, r1
 8000918:	807b      	strh	r3, [r7, #2]
 800091a:	4613      	mov	r3, r2
 800091c:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	2300      	movs	r3, #0
 8000928:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000932:	887b      	ldrh	r3, [r7, #2]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	095b      	lsrs	r3, r3, #5
 8000938:	b2db      	uxtb	r3, r3
 800093a:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 800093c:	887b      	ldrh	r3, [r7, #2]
 800093e:	f003 031f 	and.w	r3, r3, #31
 8000942:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000944:	2201      	movs	r2, #1
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800094e:	693b      	ldr	r3, [r7, #16]
 8000950:	2b01      	cmp	r3, #1
 8000952:	d103      	bne.n	800095c <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	330c      	adds	r3, #12
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	e009      	b.n	8000970 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	2b02      	cmp	r3, #2
 8000960:	d103      	bne.n	800096a <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	3310      	adds	r3, #16
 8000966:	617b      	str	r3, [r7, #20]
 8000968:	e002      	b.n	8000970 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	3314      	adds	r3, #20
 800096e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000970:	787b      	ldrb	r3, [r7, #1]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d006      	beq.n	8000984 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	697a      	ldr	r2, [r7, #20]
 800097a:	6811      	ldr	r1, [r2, #0]
 800097c:	68ba      	ldr	r2, [r7, #8]
 800097e:	430a      	orrs	r2, r1
 8000980:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000982:	e006      	b.n	8000992 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	697a      	ldr	r2, [r7, #20]
 8000988:	6811      	ldr	r1, [r2, #0]
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	43d2      	mvns	r2, r2
 800098e:	400a      	ands	r2, r1
 8000990:	601a      	str	r2, [r3, #0]
}
 8000992:	bf00      	nop
 8000994:	371c      	adds	r7, #28
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr

0800099c <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800099c:	b480      	push	{r7}
 800099e:	b087      	sub	sp, #28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80009b4:	2300      	movs	r3, #0
 80009b6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	095b      	lsrs	r3, r3, #5
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80009c2:	887b      	ldrh	r3, [r7, #2]
 80009c4:	f003 031f 	and.w	r3, r3, #31
 80009c8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80009ca:	2201      	movs	r2, #1
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d107      	bne.n	80009ea <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	899b      	ldrh	r3, [r3, #12]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	461a      	mov	r2, r3
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	4013      	ands	r3, r2
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	e011      	b.n	8000a0e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d107      	bne.n	8000a00 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	8a1b      	ldrh	r3, [r3, #16]
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	461a      	mov	r2, r3
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	4013      	ands	r3, r2
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	e006      	b.n	8000a0e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	8a9b      	ldrh	r3, [r3, #20]
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000a0e:	887b      	ldrh	r3, [r7, #2]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000a16:	2201      	movs	r2, #1
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	461a      	mov	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d005      	beq.n	8000a40 <USART_GetITStatus+0xa4>
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d002      	beq.n	8000a40 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	74fb      	strb	r3, [r7, #19]
 8000a3e:	e001      	b.n	8000a44 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000a40:	2300      	movs	r3, #0
 8000a42:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000a44:	7cfb      	ldrb	r3, [r7, #19]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	371c      	adds	r7, #28
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	81fb      	strh	r3, [r7, #14]
 8000a60:	2300      	movs	r3, #0
 8000a62:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8000a64:	887b      	ldrh	r3, [r7, #2]
 8000a66:	0a1b      	lsrs	r3, r3, #8
 8000a68:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000a6a:	89fb      	ldrh	r3, [r7, #14]
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000a74:	89bb      	ldrh	r3, [r7, #12]
 8000a76:	43db      	mvns	r3, r3
 8000a78:	b29a      	uxth	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	801a      	strh	r2, [r3, #0]
}
 8000a7e:	bf00      	nop
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr

08000a88 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	6039      	str	r1, [r7, #0]
 8000a92:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	da0b      	bge.n	8000ab4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000a9c:	490d      	ldr	r1, [pc, #52]	; (8000ad4 <NVIC_SetPriority+0x4c>)
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f003 030f 	and.w	r3, r3, #15
 8000aa4:	3b04      	subs	r3, #4
 8000aa6:	683a      	ldr	r2, [r7, #0]
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	0112      	lsls	r2, r2, #4
 8000aac:	b2d2      	uxtb	r2, r2
 8000aae:	440b      	add	r3, r1
 8000ab0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000ab2:	e009      	b.n	8000ac8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000ab4:	4908      	ldr	r1, [pc, #32]	; (8000ad8 <NVIC_SetPriority+0x50>)
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	683a      	ldr	r2, [r7, #0]
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	0112      	lsls	r2, r2, #4
 8000ac0:	b2d2      	uxtb	r2, r2
 8000ac2:	440b      	add	r3, r1
 8000ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00
 8000ad8:	e000e100 	.word	0xe000e100

08000adc <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aea:	d301      	bcc.n	8000af0 <SysTick_Config+0x14>
 8000aec:	2301      	movs	r3, #1
 8000aee:	e011      	b.n	8000b14 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000af0:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <SysTick_Config+0x40>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000af8:	3b01      	subs	r3, #1
 8000afa:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8000afc:	210f      	movs	r1, #15
 8000afe:	f04f 30ff 	mov.w	r0, #4294967295
 8000b02:	f7ff ffc1 	bl	8000a88 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000b06:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <SysTick_Config+0x40>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <SysTick_Config+0x40>)
 8000b0e:	2207      	movs	r2, #7
 8000b10:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000b12:	2300      	movs	r3, #0
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	e000e010 	.word	0xe000e010

08000b20 <setup_INT_externa>:

uint32_t millis(void);         // prot fn millis (em stm32f1xx_it.c)
uint32_t Ler_Modo_Oper(void);  // prot fn ModoOper (em stm32f1xx_it.c)

void setup_INT_externa(void) //interrupo externa
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  // configurar dados estrutura interrupcao
  IntExt_PtB.EXTI_Line = EXTI_Line6;           // qual linha pede interrupcao
 8000b24:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <setup_INT_externa+0x44>)
 8000b26:	2240      	movs	r2, #64	; 0x40
 8000b28:	601a      	str	r2, [r3, #0]
  IntExt_PtB.EXTI_Mode = EXTI_Mode_Interrupt;  // modo interrupcao
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <setup_INT_externa+0x44>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	711a      	strb	r2, [r3, #4]
  IntExt_PtB.EXTI_Trigger = EXTI_Trigger_Rising;  // dispara no falling_edge
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <setup_INT_externa+0x44>)
 8000b32:	2208      	movs	r2, #8
 8000b34:	715a      	strb	r2, [r3, #5]
  IntExt_PtB.EXTI_LineCmd = ENABLE;           // habilita ext_int
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <setup_INT_externa+0x44>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	719a      	strb	r2, [r3, #6]
  EXTI_Init(&IntExt_PtB);  // chama funo que inicializa interrupcao
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <setup_INT_externa+0x44>)
 8000b3e:	f7ff fb67 	bl	8000210 <EXTI_Init>

  // configurar o NVIC (estrutura e funcao no misc.h e misc.c)
  NVIC_PtB.NVIC_IRQChannel = EXTI9_5_IRQn;       // IRQ_ext linha EXTI9_5_IRQn
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <setup_INT_externa+0x48>)
 8000b44:	2217      	movs	r2, #23
 8000b46:	701a      	strb	r2, [r3, #0]
  NVIC_PtB.NVIC_IRQChannelPreemptionPriority = 1;// prioridade preempt
 8000b48:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <setup_INT_externa+0x48>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	705a      	strb	r2, [r3, #1]
  NVIC_PtB.NVIC_IRQChannelSubPriority = 1;       // prioridade 1
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <setup_INT_externa+0x48>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	709a      	strb	r2, [r3, #2]
  NVIC_PtB.NVIC_IRQChannelCmd = ENABLE;		     // habilitada
 8000b54:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <setup_INT_externa+0x48>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	70da      	strb	r2, [r3, #3]
  NVIC_Init(&NVIC_PtB);    // chama fn que inicializa NVIC
 8000b5a:	4803      	ldr	r0, [pc, #12]	; (8000b68 <setup_INT_externa+0x48>)
 8000b5c:	f7ff faf6 	bl	800014c <NVIC_Init>
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	2000006c 	.word	0x2000006c
 8000b68:	20000068 	.word	0x20000068

08000b6c <setup_GPIOs>:

void setup_GPIOs(void)  // setup GPIO
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  // habilitar o clock no barramento das GPIOs B e C
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000b70:	2101      	movs	r1, #1
 8000b72:	2010      	movs	r0, #16
 8000b74:	f7ff fdb6 	bl	80006e4 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000b78:	2101      	movs	r1, #1
 8000b7a:	2008      	movs	r0, #8
 8000b7c:	f7ff fdb2 	bl	80006e4 <RCC_APB2PeriphClockCmd>

  // habilitar o clock do periferico de interrupcao
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8000b80:	2101      	movs	r1, #1
 8000b82:	2001      	movs	r0, #1
 8000b84:	f7ff fdae 	bl	80006e4 <RCC_APB2PeriphClockCmd>

    // setup GPIO B1, B0, B13 - OUTPUT - clock, latch, data
  GPIO_PtB.GPIO_Pin = GPIO_Pin_1 + GPIO_Pin_0 + GPIO_Pin_13;
 8000b88:	4b11      	ldr	r3, [pc, #68]	; (8000bd0 <setup_GPIOs+0x64>)
 8000b8a:	f242 0203 	movw	r2, #8195	; 0x2003
 8000b8e:	801a      	strh	r2, [r3, #0]
  GPIO_PtB.GPIO_Mode = GPIO_Mode_Out_PP;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	; (8000bd0 <setup_GPIOs+0x64>)
 8000b92:	2210      	movs	r2, #16
 8000b94:	70da      	strb	r2, [r3, #3]
  GPIO_PtB.GPIO_Speed = GPIO_Speed_2MHz;
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <setup_GPIOs+0x64>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	709a      	strb	r2, [r3, #2]
  GPIO_Init(GPIOB, &GPIO_PtB);
 8000b9c:	490c      	ldr	r1, [pc, #48]	; (8000bd0 <setup_GPIOs+0x64>)
 8000b9e:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <setup_GPIOs+0x68>)
 8000ba0:	f7ff fbda 	bl	8000358 <GPIO_Init>

  // setup GPIO B6 - interrupo - pushbutton
  GPIO_PtB.GPIO_Pin = GPIO_Pin_6;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	; (8000bd0 <setup_GPIOs+0x64>)
 8000ba6:	2240      	movs	r2, #64	; 0x40
 8000ba8:	801a      	strh	r2, [r3, #0]
  GPIO_PtB.GPIO_Mode = GPIO_Mode_IN_FLOATING; // modo input pino B6
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <setup_GPIOs+0x64>)
 8000bac:	2204      	movs	r2, #4
 8000bae:	70da      	strb	r2, [r3, #3]
  GPIO_PtB.GPIO_Speed = GPIO_Speed_2MHz;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <setup_GPIOs+0x64>)
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	709a      	strb	r2, [r3, #2]
  GPIO_Init(GPIOB, &GPIO_PtB);
 8000bb6:	4906      	ldr	r1, [pc, #24]	; (8000bd0 <setup_GPIOs+0x64>)
 8000bb8:	4806      	ldr	r0, [pc, #24]	; (8000bd4 <setup_GPIOs+0x68>)
 8000bba:	f7ff fbcd 	bl	8000358 <GPIO_Init>


  // config que GPIOB pino 6 sera usado para gerar EXT INT
  GPIO_EXTILineConfig(GPIO_PortSourceGPIOB, GPIO_PinSource6);
 8000bbe:	2106      	movs	r1, #6
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f7ff fc9d 	bl	8000500 <GPIO_EXTILineConfig>
  EXTI_ClearITPendingBit(EXTI_Line6);
 8000bc6:	2040      	movs	r0, #64	; 0x40
 8000bc8:	f7ff fbb8 	bl	800033c <EXTI_ClearITPendingBit>

}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000064 	.word	0x20000064
 8000bd4:	40010c00 	.word	0x40010c00

08000bd8 <setup_USART>:

void setup_USART() {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitS;
	/* USART */
	//PA2 = USART2 TX
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE); // clock do GPIOA
 8000bde:	2101      	movs	r1, #1
 8000be0:	2004      	movs	r0, #4
 8000be2:	f7ff fd7f 	bl	80006e4 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);  // clock da USART
 8000be6:	2101      	movs	r1, #1
 8000be8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000bec:	f7ff fd98 	bl	8000720 <RCC_APB1PeriphClockCmd>
	GPIO_InitS.GPIO_Mode = GPIO_Mode_AF_PP;
 8000bf0:	2318      	movs	r3, #24
 8000bf2:	75fb      	strb	r3, [r7, #23]
	GPIO_InitS.GPIO_Pin = GPIO_Pin_2;
 8000bf4:	2304      	movs	r3, #4
 8000bf6:	82bb      	strh	r3, [r7, #20]
	GPIO_InitS.GPIO_Speed = GPIO_Speed_2MHz;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOA, &GPIO_InitS);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	481d      	ldr	r0, [pc, #116]	; (8000c78 <setup_USART+0xa0>)
 8000c04:	f7ff fba8 	bl	8000358 <GPIO_Init>
	//PA3 = USART2 RX
	GPIO_InitS.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	75fb      	strb	r3, [r7, #23]
	GPIO_InitS.GPIO_Pin = GPIO_Pin_3;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	82bb      	strh	r3, [r7, #20]
	GPIO_Init(GPIOA, &GPIO_InitS);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	4818      	ldr	r0, [pc, #96]	; (8000c78 <setup_USART+0xa0>)
 8000c18:	f7ff fb9e 	bl	8000358 <GPIO_Init>
	/* USART END */

	USART_InitTypeDef USART_InitStruct; // this is for the USART2 initilization
	USART_InitStruct.USART_BaudRate = 9600; // the baudrate is set to the value we passed into this init function
 8000c1c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000c20:	607b      	str	r3, [r7, #4]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b; // we want the data frame size to be 8 bits (standard)
 8000c22:	2300      	movs	r3, #0
 8000c24:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000c26:	2300      	movs	r3, #0
 8000c28:	817b      	strh	r3, [r7, #10]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000c2e:	2300      	movs	r3, #0
 8000c30:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000c32:	230c      	movs	r3, #12
 8000c34:	81fb      	strh	r3, [r7, #14]
	USART_Init(USART2, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4810      	ldr	r0, [pc, #64]	; (8000c7c <setup_USART+0xa4>)
 8000c3c:	f7ff fd8e 	bl	800075c <USART_Init>


	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE); // enable the USART2 receive interrupt
 8000c40:	2201      	movs	r2, #1
 8000c42:	f240 5125 	movw	r1, #1317	; 0x525
 8000c46:	480d      	ldr	r0, [pc, #52]	; (8000c7c <setup_USART+0xa4>)
 8000c48:	f7ff fe61 	bl	800090e <USART_ITConfig>
	NVIC_InitTypeDef NVIC_InitS;
	NVIC_InitS.NVIC_IRQChannel = USART2_IRQn; // we want to configure the USART2 interrupts
 8000c4c:	2326      	movs	r3, #38	; 0x26
 8000c4e:	703b      	strb	r3, [r7, #0]
	NVIC_InitS.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
 8000c50:	2300      	movs	r3, #0
 8000c52:	70bb      	strb	r3, [r7, #2]
	NVIC_InitS.NVIC_IRQChannelCmd = ENABLE;	// the USART2 interrupts are globally enabled
 8000c54:	2301      	movs	r3, #1
 8000c56:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitS);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8000c58:	463b      	mov	r3, r7
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff fa76 	bl	800014c <NVIC_Init>

	// finally this enables the complete USART2 peripheral
	USART_Cmd(USART2, ENABLE);
 8000c60:	2101      	movs	r1, #1
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <setup_USART+0xa4>)
 8000c64:	f7ff fe34 	bl	80008d0 <USART_Cmd>
	usart_counter = 0;
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <setup_USART+0xa8>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	701a      	strb	r2, [r3, #0]
	//USART_ClearITPendingBit(USART2, USART_IT_RXNE);
}
 8000c6e:	bf00      	nop
 8000c70:	3718      	adds	r7, #24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40010800 	.word	0x40010800
 8000c7c:	40004400 	.word	0x40004400
 8000c80:	2000005c 	.word	0x2000005c

08000c84 <setup_systick>:


void setup_systick(uint16_t f_tick)  // fn que configura o SysTick c/ 1ms  (freq_systema/frequency
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b088      	sub	sp, #32
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	80fb      	strh	r3, [r7, #6]
  RCC_ClocksTypeDef RCC_Clocks;
  RCC_GetClocksFreq(&RCC_Clocks);
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fc76 	bl	8000584 <RCC_GetClocksFreq>
  (void) SysTick_Config(RCC_Clocks.HCLK_Frequency / f_tick);
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff1b 	bl	8000adc <SysTick_Config>
}
 8000ca6:	bf00      	nop
 8000ca8:	3720      	adds	r7, #32
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <main>:
	}
}


int main(void) // funcao principal do programa
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b0bc      	sub	sp, #240	; 0xf0
 8000cb4:	af00      	add	r7, sp, #0
	setup_GPIOs();
 8000cb6:	f7ff ff59 	bl	8000b6c <setup_GPIOs>
	setup_INT_externa();                 // setup Interrupcao externa
 8000cba:	f7ff ff31 	bl	8000b20 <setup_INT_externa>
	setup_systick(FREQ_TICK);
 8000cbe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cc2:	f7ff ffdf 	bl	8000c84 <setup_systick>
	setup_USART();
 8000cc6:	f7ff ff87 	bl	8000bd8 <setup_USART>

	int data[16]; // {DP,G,F,E,D,C,B,A,X,X,X,X,D1,D2,D3,D4} - {display (MSB - LSB); espao intil; escolha do led}
	data[0]=0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	data[8]=0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	data[9]=0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	data[10]=0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	data[11]=0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

 //frequencia do cronmetro
	uint32_t Luniseg=0, Ldezseg=0, Lunimin=0, Ldecseg=0; //variveis do cronmetro
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

	//vetores do decoder
	int decsega[]={0,0,0,0,0,0,0,0};
 8000d00:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000d04:	2220      	movs	r2, #32
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f000 fb93 	bl	8001434 <memset>
	int unisega[]={0,0,0,0,0,0,0,0};
 8000d0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d12:	2220      	movs	r2, #32
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 fb8c 	bl	8001434 <memset>
	int dezsega[]={0,0,0,0,0,0,0,0};
 8000d1c:	f107 0320 	add.w	r3, r7, #32
 8000d20:	2220      	movs	r2, #32
 8000d22:	2100      	movs	r1, #0
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 fb85 	bl	8001434 <memset>
	int unimina[]={0,0,0,0,0,0,0,0};
 8000d2a:	463b      	mov	r3, r7
 8000d2c:	2220      	movs	r2, #32
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 fb7f 	bl	8001434 <memset>

	int flag=0; //flag do multiplex temporal
 8000d36:	2300      	movs	r3, #0
 8000d38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	int prx_data = (millis() + dt_data); //controla a frequencia do multiplex temporal
 8000d3c:	f000 f988 	bl	8001050 <millis>
 8000d40:	4603      	mov	r3, r0
 8000d42:	3305      	adds	r3, #5
 8000d44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

	int LED_local=0;	//flag dos leds
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	int LED_ext=0;	//flag dos leds
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	int LED_toggle=0;	//flag dos leds
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	int estado_toggle=0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	uint32_t dual_timing = 0;
 8000d60:	2300      	movs	r3, #0
 8000d62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

	// entra no loop infinito
	while (1)
	{

		crono();
 8000d66:	f000 f97d 	bl	8001064 <crono>
//maquina de estado que controla o cronmetro
		switch (Ler_Modo_Oper()) // dependendo do estado da var Modo_Oper
 8000d6a:	f000 fa45 	bl	80011f8 <Ler_Modo_Oper>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d042      	beq.n	8000dfa <main+0x14a>
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d302      	bcc.n	8000d7e <main+0xce>
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d075      	beq.n	8000e68 <main+0x1b8>
 8000d7c:	e0f7      	b.n	8000f6e <main+0x2be>
			  {
				case 0: //local
							if (!LED_local) {
 8000d7e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d108      	bne.n	8000d98 <main+0xe8>
								GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8c:	4878      	ldr	r0, [pc, #480]	; (8000f70 <main+0x2c0>)
 8000d8e:	f7ff fb9f 	bl	80004d0 <GPIO_WriteBit>
								LED_local = 1;
 8000d92:	2301      	movs	r3, #1
 8000d94:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
							}
							if (LED_ext) {
 8000d98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d008      	beq.n	8000db2 <main+0x102>
								GPIO_WriteBit(GPIOC, GPIO_Pin_14, Bit_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da6:	4872      	ldr	r0, [pc, #456]	; (8000f70 <main+0x2c0>)
 8000da8:	f7ff fb92 	bl	80004d0 <GPIO_WriteBit>
								LED_ext = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
							}
							if (LED_toggle) {
 8000db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d007      	beq.n	8000dca <main+0x11a>
								GPIO_WriteBit(GPIOB, GPIO_Pin_7, Bit_RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2180      	movs	r1, #128	; 0x80
 8000dbe:	486d      	ldr	r0, [pc, #436]	; (8000f74 <main+0x2c4>)
 8000dc0:	f7ff fb86 	bl	80004d0 <GPIO_WriteBit>
								LED_toggle = 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
							}
							if (estado_toggle){
 8000dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d002      	beq.n	8000dd8 <main+0x128>
								estado_toggle = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
							}

							Luniseg=uniseg, Ldezseg=dezseg, Lunimin=unimin, Ldecseg=decseg;
 8000dd8:	4b67      	ldr	r3, [pc, #412]	; (8000f78 <main+0x2c8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000de0:	4b66      	ldr	r3, [pc, #408]	; (8000f7c <main+0x2cc>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000de8:	4b65      	ldr	r3, [pc, #404]	; (8000f80 <main+0x2d0>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000df0:	4b64      	ldr	r3, [pc, #400]	; (8000f84 <main+0x2d4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
							break;
 8000df8:	e0b9      	b.n	8000f6e <main+0x2be>

				case 1 : {
					if (LED_local) {
 8000dfa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d008      	beq.n	8000e14 <main+0x164>
						GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e08:	4859      	ldr	r0, [pc, #356]	; (8000f70 <main+0x2c0>)
 8000e0a:	f7ff fb61 	bl	80004d0 <GPIO_WriteBit>
						LED_local = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
					}
					if (!LED_ext) {
 8000e14:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d108      	bne.n	8000e2e <main+0x17e>
						GPIO_WriteBit(GPIOC, GPIO_Pin_14, Bit_SET);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e22:	4853      	ldr	r0, [pc, #332]	; (8000f70 <main+0x2c0>)
 8000e24:	f7ff fb54 	bl	80004d0 <GPIO_WriteBit>
						LED_ext = 1;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
					}
					if (LED_toggle) {
 8000e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d007      	beq.n	8000e46 <main+0x196>
						GPIO_WriteBit(GPIOB, GPIO_Pin_7, Bit_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2180      	movs	r1, #128	; 0x80
 8000e3a:	484e      	ldr	r0, [pc, #312]	; (8000f74 <main+0x2c4>)
 8000e3c:	f7ff fb48 	bl	80004d0 <GPIO_WriteBit>
						LED_toggle = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
					}
					Luniseg=Uuniseg, Ldezseg=Udezseg, Lunimin=Uunimin, Ldecseg=Udecseg;
 8000e46:	4b50      	ldr	r3, [pc, #320]	; (8000f88 <main+0x2d8>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e4e:	4b4f      	ldr	r3, [pc, #316]	; (8000f8c <main+0x2dc>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000e56:	4b4e      	ldr	r3, [pc, #312]	; (8000f90 <main+0x2e0>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000e5e:	4b4d      	ldr	r3, [pc, #308]	; (8000f94 <main+0x2e4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					break;
 8000e66:	e082      	b.n	8000f6e <main+0x2be>
				}
				case 2: {
					if (LED_local) {
 8000e68:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d008      	beq.n	8000e82 <main+0x1d2>
						GPIO_WriteBit(GPIOC, GPIO_Pin_13, Bit_SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e76:	483e      	ldr	r0, [pc, #248]	; (8000f70 <main+0x2c0>)
 8000e78:	f7ff fb2a 	bl	80004d0 <GPIO_WriteBit>
						LED_local = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
					}
					if (LED_ext) {
 8000e82:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d008      	beq.n	8000e9c <main+0x1ec>
						GPIO_WriteBit(GPIOC, GPIO_Pin_14, Bit_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e90:	4837      	ldr	r0, [pc, #220]	; (8000f70 <main+0x2c0>)
 8000e92:	f7ff fb1d 	bl	80004d0 <GPIO_WriteBit>
						LED_ext = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
					}
					if (!LED_toggle) {
 8000e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d107      	bne.n	8000eb4 <main+0x204>
						GPIO_WriteBit(GPIOB, GPIO_Pin_7, Bit_SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2180      	movs	r1, #128	; 0x80
 8000ea8:	4832      	ldr	r0, [pc, #200]	; (8000f74 <main+0x2c4>)
 8000eaa:	f7ff fb11 	bl	80004d0 <GPIO_WriteBit>
						LED_toggle = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
					}
					if (!estado_toggle)
 8000eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d102      	bne.n	8000ec2 <main+0x212>
						estado_toggle = 1;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

					uint32_t now = millis();
 8000ec2:	f000 f8c5 	bl	8001050 <millis>
 8000ec6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
					if (dual_timing <= now) {
 8000eca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000ece:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d825      	bhi.n	8000f22 <main+0x272>
						estado_toggle = !estado_toggle;
 8000ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	bf0c      	ite	eq
 8000ede:	2301      	moveq	r3, #1
 8000ee0:	2300      	movne	r3, #0
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
						LED_local = !LED_local;
 8000ee8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf0c      	ite	eq
 8000ef0:	2301      	moveq	r3, #1
 8000ef2:	2300      	movne	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
						GPIO_WriteBit(GPIOC, GPIO_Pin_13, !LED_local);
 8000efa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	bf0c      	ite	eq
 8000f02:	2301      	moveq	r3, #1
 8000f04:	2300      	movne	r3, #0
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0e:	4818      	ldr	r0, [pc, #96]	; (8000f70 <main+0x2c0>)
 8000f10:	f7ff fade 	bl	80004d0 <GPIO_WriteBit>
						dual_timing = now + DUAL_DELAY;
 8000f14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000f18:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8000f1c:	3308      	adds	r3, #8
 8000f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
					}

					if (!estado_toggle)
 8000f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d110      	bne.n	8000f4c <main+0x29c>
						Luniseg=Uuniseg, Ldezseg=Udezseg, Lunimin=Uunimin, Ldecseg=Udecseg;
 8000f2a:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <main+0x2d8>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000f32:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <main+0x2dc>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <main+0x2e0>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000f42:	4b14      	ldr	r3, [pc, #80]	; (8000f94 <main+0x2e4>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					else
						Luniseg=uniseg, Ldezseg=dezseg, Lunimin=unimin, Ldecseg=decseg;

					break;
 8000f4a:	e00f      	b.n	8000f6c <main+0x2bc>
						Luniseg=uniseg, Ldezseg=dezseg, Lunimin=unimin, Ldecseg=decseg;
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <main+0x2c8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <main+0x2cc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000f5c:	4b08      	ldr	r3, [pc, #32]	; (8000f80 <main+0x2d0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000f64:	4b07      	ldr	r3, [pc, #28]	; (8000f84 <main+0x2d4>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
					break;
 8000f6c:	bf00      	nop
		crono();
 8000f6e:	e6fa      	b.n	8000d66 <main+0xb6>
 8000f70:	40011000 	.word	0x40011000
 8000f74:	40010c00 	.word	0x40010c00
 8000f78:	20000034 	.word	0x20000034
 8000f7c:	20000038 	.word	0x20000038
 8000f80:	2000003c 	.word	0x2000003c
 8000f84:	20000040 	.word	0x20000040
 8000f88:	20000048 	.word	0x20000048
 8000f8c:	2000004c 	.word	0x2000004c
 8000f90:	20000050 	.word	0x20000050
 8000f94:	20000054 	.word	0x20000054

08000f98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f9e:	e003      	b.n	8000fa8 <LoopCopyDataInit>

08000fa0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000fa2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fa4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fa6:	3104      	adds	r1, #4

08000fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fa8:	480b      	ldr	r0, [pc, #44]	; (8000fd8 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000fac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fb0:	d3f6      	bcc.n	8000fa0 <CopyDataInit>
	ldr	r2, =_sbss
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	; (8000fe0 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000fb4:	e002      	b.n	8000fbc <LoopFillZerobss>

08000fb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fb8:	f842 3b04 	str.w	r3, [r2], #4

08000fbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fbc:	4b09      	ldr	r3, [pc, #36]	; (8000fe4 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000fbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fc0:	d3f9      	bcc.n	8000fb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fc2:	f000 f959 	bl	8001278 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fc6:	f000 fa11 	bl	80013ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fca:	f7ff fe71 	bl	8000cb0 <main>
	bx	lr
 8000fce:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fd0:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000fd4:	08001464 	.word	0x08001464
	ldr	r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fdc:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8000fe0:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8000fe4:	2000007c 	.word	0x2000007c

08000fe8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC1_2_IRQHandler>

08000fea <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <HardFault_Handler+0x4>

08000ffc <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001000:	e7fe      	b.n	8001000 <MemManage_Handler+0x4>

08001002 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001006:	e7fe      	b.n	8001006 <BusFault_Handler+0x4>

08001008 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800100c:	e7fe      	b.n	800100c <UsageFault_Handler+0x4>

0800100e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800100e:	b480      	push	{r7}
 8001010:	af00      	add	r7, sp, #0
}
 8001012:	bf00      	nop
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr

0800101a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr

08001026 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0
}
 800102a:	bf00      	nop
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
	...

08001034 <SysTick_Handler>:
// define a var "ticks"  (contador atualizado a cada 1ms)
volatile uint32_t ticks;

// rotina de tratamento da interrupcao (ISR) to timer SysTick
void SysTick_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  ticks++;
 8001038:	4b04      	ldr	r3, [pc, #16]	; (800104c <SysTick_Handler+0x18>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	4a03      	ldr	r2, [pc, #12]	; (800104c <SysTick_Handler+0x18>)
 8001040:	6013      	str	r3, [r2, #0]
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000078 	.word	0x20000078

08001050 <millis>:

// fn que qpenas retorna o valor de "ticks" quando desejado
uint32_t millis(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return ticks;
 8001054:	4b02      	ldr	r3, [pc, #8]	; (8001060 <millis+0x10>)
 8001056:	681b      	ldr	r3, [r3, #0]
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr
 8001060:	20000078 	.word	0x20000078

08001064 <crono>:
#define dt_crono  100
uint32_t uniseg=0, dezseg=0, unimin=0, decseg=0; //variveis do cronmetro
uint32_t prx_valor = 0;
uint32_t Uuniseg=0, Udezseg=0, Uunimin=0, Udecseg=0;

void crono (void){
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0

	prx_valor = (millis() + dt_crono);
 800106a:	f7ff fff1 	bl	8001050 <millis>
 800106e:	4603      	mov	r3, r0
 8001070:	3364      	adds	r3, #100	; 0x64
 8001072:	4a41      	ldr	r2, [pc, #260]	; (8001178 <crono+0x114>)
 8001074:	6013      	str	r3, [r2, #0]
	if (millis()>=prx_valor)
 8001076:	f7ff ffeb 	bl	8001050 <millis>
 800107a:	4602      	mov	r2, r0
 800107c:	4b3e      	ldr	r3, [pc, #248]	; (8001178 <crono+0x114>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	429a      	cmp	r2, r3
 8001082:	d338      	bcc.n	80010f6 <crono+0x92>
		{
			prx_valor = (millis() + dt_crono);
 8001084:	f7ff ffe4 	bl	8001050 <millis>
 8001088:	4603      	mov	r3, r0
 800108a:	3364      	adds	r3, #100	; 0x64
 800108c:	4a3a      	ldr	r2, [pc, #232]	; (8001178 <crono+0x114>)
 800108e:	6013      	str	r3, [r2, #0]
			decseg++;
 8001090:	4b3a      	ldr	r3, [pc, #232]	; (800117c <crono+0x118>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3301      	adds	r3, #1
 8001096:	4a39      	ldr	r2, [pc, #228]	; (800117c <crono+0x118>)
 8001098:	6013      	str	r3, [r2, #0]
			if(decseg==10)
 800109a:	4b38      	ldr	r3, [pc, #224]	; (800117c <crono+0x118>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b0a      	cmp	r3, #10
 80010a0:	d129      	bne.n	80010f6 <crono+0x92>
			{
				decseg=0;
 80010a2:	4b36      	ldr	r3, [pc, #216]	; (800117c <crono+0x118>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
				uniseg++;
 80010a8:	4b35      	ldr	r3, [pc, #212]	; (8001180 <crono+0x11c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	4a34      	ldr	r2, [pc, #208]	; (8001180 <crono+0x11c>)
 80010b0:	6013      	str	r3, [r2, #0]
				if(uniseg==10)
 80010b2:	4b33      	ldr	r3, [pc, #204]	; (8001180 <crono+0x11c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d11d      	bne.n	80010f6 <crono+0x92>
				{
					uniseg=0;
 80010ba:	4b31      	ldr	r3, [pc, #196]	; (8001180 <crono+0x11c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
					dezseg++;
 80010c0:	4b30      	ldr	r3, [pc, #192]	; (8001184 <crono+0x120>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4a2f      	ldr	r2, [pc, #188]	; (8001184 <crono+0x120>)
 80010c8:	6013      	str	r3, [r2, #0]
					if(dezseg==7)
 80010ca:	4b2e      	ldr	r3, [pc, #184]	; (8001184 <crono+0x120>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b07      	cmp	r3, #7
 80010d0:	d111      	bne.n	80010f6 <crono+0x92>
					{
						dezseg=0;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <crono+0x120>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
						unimin++;
 80010d8:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <crono+0x124>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	3301      	adds	r3, #1
 80010de:	4a2a      	ldr	r2, [pc, #168]	; (8001188 <crono+0x124>)
 80010e0:	6013      	str	r3, [r2, #0]
						if(unimin==10)
 80010e2:	4b29      	ldr	r3, [pc, #164]	; (8001188 <crono+0x124>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b0a      	cmp	r3, #10
 80010e8:	d105      	bne.n	80010f6 <crono+0x92>
						{
							dezseg=0;
 80010ea:	4b26      	ldr	r3, [pc, #152]	; (8001184 <crono+0x120>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
							unimin=0;
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <crono+0x124>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
			}
		}



	for (int i = 0; i < 4; i++) {
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
 80010fa:	e035      	b.n	8001168 <crono+0x104>
			uint8_t digito = (usart_buffer[i] & 0xF0) >> 4;
 80010fc:	4a23      	ldr	r2, [pc, #140]	; (800118c <crono+0x128>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	111b      	asrs	r3, r3, #4
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	70fb      	strb	r3, [r7, #3]
			uint8_t valor = usart_buffer[i] & 0x0F;
 8001110:	4a1e      	ldr	r2, [pc, #120]	; (800118c <crono+0x128>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b2db      	uxtb	r3, r3
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	70bb      	strb	r3, [r7, #2]
			switch (digito) {
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	3b01      	subs	r3, #1
 8001124:	2b03      	cmp	r3, #3
 8001126:	d81b      	bhi.n	8001160 <crono+0xfc>
 8001128:	a201      	add	r2, pc, #4	; (adr r2, 8001130 <crono+0xcc>)
 800112a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112e:	bf00      	nop
 8001130:	08001141 	.word	0x08001141
 8001134:	08001149 	.word	0x08001149
 8001138:	08001151 	.word	0x08001151
 800113c:	08001159 	.word	0x08001159
			case 1:
				Uunimin = valor;
 8001140:	78bb      	ldrb	r3, [r7, #2]
 8001142:	4a13      	ldr	r2, [pc, #76]	; (8001190 <crono+0x12c>)
 8001144:	6013      	str	r3, [r2, #0]
				break;
 8001146:	e00c      	b.n	8001162 <crono+0xfe>
			case 2:
				Udezseg= valor;
 8001148:	78bb      	ldrb	r3, [r7, #2]
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <crono+0x130>)
 800114c:	6013      	str	r3, [r2, #0]
				break;
 800114e:	e008      	b.n	8001162 <crono+0xfe>
			case 3:
				Uuniseg = valor;
 8001150:	78bb      	ldrb	r3, [r7, #2]
 8001152:	4a11      	ldr	r2, [pc, #68]	; (8001198 <crono+0x134>)
 8001154:	6013      	str	r3, [r2, #0]
				break;
 8001156:	e004      	b.n	8001162 <crono+0xfe>
			case 4:
				Udecseg = valor;
 8001158:	78bb      	ldrb	r3, [r7, #2]
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <crono+0x138>)
 800115c:	6013      	str	r3, [r2, #0]
				break;
 800115e:	e000      	b.n	8001162 <crono+0xfe>
			default:
				break;
 8001160:	bf00      	nop
	for (int i = 0; i < 4; i++) {
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3301      	adds	r3, #1
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b03      	cmp	r3, #3
 800116c:	ddc6      	ble.n	80010fc <crono+0x98>
			}
}
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000044 	.word	0x20000044
 800117c:	20000040 	.word	0x20000040
 8001180:	20000034 	.word	0x20000034
 8001184:	20000038 	.word	0x20000038
 8001188:	2000003c 	.word	0x2000003c
 800118c:	20000058 	.word	0x20000058
 8001190:	20000050 	.word	0x20000050
 8001194:	2000004c 	.word	0x2000004c
 8001198:	20000048 	.word	0x20000048
 800119c:	20000054 	.word	0x20000054

080011a0 <EXTI9_5_IRQHandler>:
#define delta_t 500
volatile uint32_t Modo_Oper = 0;    // define var Modo_Oper
volatile uint32_t prox_t =delta_t;

void EXTI9_5_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0

	if (EXTI_GetITStatus(EXTI_Line6)!=RESET && millis()>=prox_t)
 80011a4:	2040      	movs	r0, #64	; 0x40
 80011a6:	f7ff f8a5 	bl	80002f4 <EXTI_GetITStatus>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d019      	beq.n	80011e4 <EXTI9_5_IRQHandler+0x44>
 80011b0:	f7ff ff4e 	bl	8001050 <millis>
 80011b4:	4602      	mov	r2, r0
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <EXTI9_5_IRQHandler+0x50>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d312      	bcc.n	80011e4 <EXTI9_5_IRQHandler+0x44>
	{
	prox_t=(delta_t + millis());
 80011be:	f7ff ff47 	bl	8001050 <millis>
 80011c2:	4603      	mov	r3, r0
 80011c4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80011c8:	4a09      	ldr	r2, [pc, #36]	; (80011f0 <EXTI9_5_IRQHandler+0x50>)
 80011ca:	6013      	str	r3, [r2, #0]
			Modo_Oper++;          // cada vez que atender ISR inc modo operacao
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <EXTI9_5_IRQHandler+0x54>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <EXTI9_5_IRQHandler+0x54>)
 80011d4:	6013      	str	r3, [r2, #0]
			if (Modo_Oper > 2)
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <EXTI9_5_IRQHandler+0x54>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d902      	bls.n	80011e4 <EXTI9_5_IRQHandler+0x44>
			{
				Modo_Oper = 0;    // se >2 volta modo operacao 0
 80011de:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <EXTI9_5_IRQHandler+0x54>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
			}
	}
	EXTI_ClearITPendingBit(EXTI_Line6);
 80011e4:	2040      	movs	r0, #64	; 0x40
 80011e6:	f7ff f8a9 	bl	800033c <EXTI_ClearITPendingBit>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000014 	.word	0x20000014
 80011f4:	20000060 	.word	0x20000060

080011f8 <Ler_Modo_Oper>:

// fn que qpenas retorna o valor de "rdt_A E rdt_B" quando desejado
uint32_t Ler_Modo_Oper(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return Modo_Oper;
 80011fc:	4b02      	ldr	r3, [pc, #8]	; (8001208 <Ler_Modo_Oper+0x10>)
 80011fe:	681b      	ldr	r3, [r3, #0]
}
 8001200:	4618      	mov	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr
 8001208:	20000060 	.word	0x20000060

0800120c <USART2_IRQHandler>:


void USART2_IRQHandler(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

	// check if the USART2 receive RCC_APB1Periph_USART2interrupt flag was set
	if (USART_GetITStatus(USART2, USART_IT_RXNE)) {
 8001210:	f240 5125 	movw	r1, #1317	; 0x525
 8001214:	4815      	ldr	r0, [pc, #84]	; (800126c <USART2_IRQHandler+0x60>)
 8001216:	f7ff fbc1 	bl	800099c <USART_GetITStatus>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d023      	beq.n	8001268 <USART2_IRQHandler+0x5c>
		switch (Ler_Modo_Oper()) {
 8001220:	f7ff ffea 	bl	80011f8 <Ler_Modo_Oper>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d018      	beq.n	800125c <USART2_IRQHandler+0x50>
		case 0:
			break;
		default:
			usart_buffer[usart_counter] = USART2->DR;
 800122a:	4b11      	ldr	r3, [pc, #68]	; (8001270 <USART2_IRQHandler+0x64>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	b2db      	uxtb	r3, r3
 8001230:	461a      	mov	r2, r3
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <USART2_IRQHandler+0x60>)
 8001234:	889b      	ldrh	r3, [r3, #4]
 8001236:	b29b      	uxth	r3, r3
 8001238:	b2d9      	uxtb	r1, r3
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <USART2_IRQHandler+0x68>)
 800123c:	5499      	strb	r1, [r3, r2]
			usart_counter = (usart_counter + 1) % 4; // : o buffer no precisa ter tamanho 4 (alis,  melhor que seja maior)
 800123e:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <USART2_IRQHandler+0x64>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	3301      	adds	r3, #1
 8001246:	425a      	negs	r2, r3
 8001248:	f003 0303 	and.w	r3, r3, #3
 800124c:	f002 0203 	and.w	r2, r2, #3
 8001250:	bf58      	it	pl
 8001252:	4253      	negpl	r3, r2
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <USART2_IRQHandler+0x64>)
 8001258:	701a      	strb	r2, [r3, #0]
			break;
 800125a:	e000      	b.n	800125e <USART2_IRQHandler+0x52>
			break;
 800125c:	bf00      	nop
		}
		USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 800125e:	f240 5125 	movw	r1, #1317	; 0x525
 8001262:	4802      	ldr	r0, [pc, #8]	; (800126c <USART2_IRQHandler+0x60>)
 8001264:	f7ff fbf4 	bl	8000a50 <USART_ClearITPendingBit>
	}
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40004400 	.word	0x40004400
 8001270:	2000005c 	.word	0x2000005c
 8001274:	20000058 	.word	0x20000058

08001278 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800127c:	4a15      	ldr	r2, [pc, #84]	; (80012d4 <SystemInit+0x5c>)
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <SystemInit+0x5c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001288:	4912      	ldr	r1, [pc, #72]	; (80012d4 <SystemInit+0x5c>)
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <SystemInit+0x5c>)
 800128c:	685a      	ldr	r2, [r3, #4]
 800128e:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <SystemInit+0x60>)
 8001290:	4013      	ands	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001294:	4a0f      	ldr	r2, [pc, #60]	; (80012d4 <SystemInit+0x5c>)
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <SystemInit+0x5c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800129e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012a2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012a4:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <SystemInit+0x5c>)
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <SystemInit+0x5c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80012b0:	4a08      	ldr	r2, [pc, #32]	; (80012d4 <SystemInit+0x5c>)
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <SystemInit+0x5c>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80012ba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <SystemInit+0x5c>)
 80012be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80012c2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80012c4:	f000 f80c 	bl	80012e0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012c8:	4b04      	ldr	r3, [pc, #16]	; (80012dc <SystemInit+0x64>)
 80012ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012ce:	609a      	str	r2, [r3, #8]
#endif 
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000
 80012d8:	f8ff0000 	.word	0xf8ff0000
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80012e4:	f000 f802 	bl	80012ec <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}

080012ec <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	2300      	movs	r3, #0
 80012f8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80012fa:	4a3a      	ldr	r2, [pc, #232]	; (80013e4 <SetSysClockTo72+0xf8>)
 80012fc:	4b39      	ldr	r3, [pc, #228]	; (80013e4 <SetSysClockTo72+0xf8>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001304:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3301      	adds	r3, #1
 8001314:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d103      	bne.n	8001324 <SetSysClockTo72+0x38>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001322:	d1f0      	bne.n	8001306 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001324:	4b2f      	ldr	r3, [pc, #188]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001330:	2301      	movs	r3, #1
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	e001      	b.n	800133a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d14b      	bne.n	80013d8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001340:	4a29      	ldr	r2, [pc, #164]	; (80013e8 <SetSysClockTo72+0xfc>)
 8001342:	4b29      	ldr	r3, [pc, #164]	; (80013e8 <SetSysClockTo72+0xfc>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f043 0310 	orr.w	r3, r3, #16
 800134a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800134c:	4a26      	ldr	r2, [pc, #152]	; (80013e8 <SetSysClockTo72+0xfc>)
 800134e:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <SetSysClockTo72+0xfc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 0303 	bic.w	r3, r3, #3
 8001356:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001358:	4a23      	ldr	r2, [pc, #140]	; (80013e8 <SetSysClockTo72+0xfc>)
 800135a:	4b23      	ldr	r3, [pc, #140]	; (80013e8 <SetSysClockTo72+0xfc>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f043 0302 	orr.w	r3, r3, #2
 8001362:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001364:	4a1f      	ldr	r2, [pc, #124]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001366:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800136c:	4a1d      	ldr	r2, [pc, #116]	; (80013e4 <SetSysClockTo72+0xf8>)
 800136e:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001376:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800137e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001380:	4a18      	ldr	r2, [pc, #96]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800138a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800138c:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <SetSysClockTo72+0xf8>)
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <SetSysClockTo72+0xf8>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001396:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001398:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <SetSysClockTo72+0xf8>)
 800139a:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <SetSysClockTo72+0xf8>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013a4:	bf00      	nop
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d0f9      	beq.n	80013a6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013b2:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f023 0303 	bic.w	r3, r3, #3
 80013bc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80013be:	4a09      	ldr	r2, [pc, #36]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80013ca:	bf00      	nop
 80013cc:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <SetSysClockTo72+0xf8>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 030c 	and.w	r3, r3, #12
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d1f9      	bne.n	80013cc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000
 80013e8:	40022000 	.word	0x40022000

080013ec <__libc_init_array>:
 80013ec:	b570      	push	{r4, r5, r6, lr}
 80013ee:	2500      	movs	r5, #0
 80013f0:	4e0c      	ldr	r6, [pc, #48]	; (8001424 <__libc_init_array+0x38>)
 80013f2:	4c0d      	ldr	r4, [pc, #52]	; (8001428 <__libc_init_array+0x3c>)
 80013f4:	1ba4      	subs	r4, r4, r6
 80013f6:	10a4      	asrs	r4, r4, #2
 80013f8:	42a5      	cmp	r5, r4
 80013fa:	d109      	bne.n	8001410 <__libc_init_array+0x24>
 80013fc:	f000 f822 	bl	8001444 <_init>
 8001400:	2500      	movs	r5, #0
 8001402:	4e0a      	ldr	r6, [pc, #40]	; (800142c <__libc_init_array+0x40>)
 8001404:	4c0a      	ldr	r4, [pc, #40]	; (8001430 <__libc_init_array+0x44>)
 8001406:	1ba4      	subs	r4, r4, r6
 8001408:	10a4      	asrs	r4, r4, #2
 800140a:	42a5      	cmp	r5, r4
 800140c:	d105      	bne.n	800141a <__libc_init_array+0x2e>
 800140e:	bd70      	pop	{r4, r5, r6, pc}
 8001410:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001414:	4798      	blx	r3
 8001416:	3501      	adds	r5, #1
 8001418:	e7ee      	b.n	80013f8 <__libc_init_array+0xc>
 800141a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800141e:	4798      	blx	r3
 8001420:	3501      	adds	r5, #1
 8001422:	e7f2      	b.n	800140a <__libc_init_array+0x1e>
 8001424:	0800145c 	.word	0x0800145c
 8001428:	0800145c 	.word	0x0800145c
 800142c:	0800145c 	.word	0x0800145c
 8001430:	08001460 	.word	0x08001460

08001434 <memset>:
 8001434:	4603      	mov	r3, r0
 8001436:	4402      	add	r2, r0
 8001438:	4293      	cmp	r3, r2
 800143a:	d100      	bne.n	800143e <memset+0xa>
 800143c:	4770      	bx	lr
 800143e:	f803 1b01 	strb.w	r1, [r3], #1
 8001442:	e7f9      	b.n	8001438 <memset+0x4>

08001444 <_init>:
 8001444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001446:	bf00      	nop
 8001448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800144a:	bc08      	pop	{r3}
 800144c:	469e      	mov	lr, r3
 800144e:	4770      	bx	lr

08001450 <_fini>:
 8001450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001452:	bf00      	nop
 8001454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001456:	bc08      	pop	{r3}
 8001458:	469e      	mov	lr, r3
 800145a:	4770      	bx	lr
