{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1383928408706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1383928408709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 17:33:28 2013 " "Processing started: Fri Nov  8 17:33:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1383928408709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1383928408709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aufgabe_4 -c Example --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aufgabe_4 -c Example --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1383928408710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1383928409047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Multiplex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplex-multi " "Found design unit 1: Multiplex-multi" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplex " "Found entity 1: Multiplex" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928409869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Zaehler.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Zaehler.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zaehler-zae1 " "Found design unit 1: Zaehler-zae1" {  } { { "src/Zaehler.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Zaehler.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zaehler " "Found entity 1: Zaehler" {  } { { "src/Zaehler.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Zaehler.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928409872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-multiplexer1 " "Found design unit 1: Multiplexer-multiplexer1" {  } { { "src/Multiplexer.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplexer.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "src/Multiplexer.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplexer.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928409873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-decoder1 " "Found design unit 1: Decoder-decoder1" {  } { { "src/Decoder.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Decoder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Decoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928409874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hallo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/hallo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hallo-hello " "Found design unit 1: hallo-hello" {  } { { "src/hallo.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hallo " "Found entity 1: Hallo" {  } { { "src/hallo.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928409876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928409876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hallo " "Elaborating entity \"Hallo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1383928409976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex Multiplex:mult " "Elaborating entity \"Multiplex\" for hierarchy \"Multiplex:mult\"" {  } { { "src/hallo.vhdl" "mult" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383928409984 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tex Multiplex.vhdl(46) " "VHDL Signal Declaration warning at Multiplex.vhdl(46): used explicit default value for signal \"tex\" because signal was never assigned a value" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1383928409989 "|Hallo|Multiplex:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:dec0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:dec0\"" {  } { { "src/hallo.vhdl" "dec0" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383928410016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1383928410192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 17:33:30 2013 " "Processing ended: Fri Nov  8 17:33:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1383928410192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1383928410192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1383928410192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1383928410192 ""}
