From 9578a268c92fa1230ffadaba6d3e9c9e90e421f9 Mon Sep 17 00:00:00 2001
From: Yehuda Yitschak <yehuday@marvell.com>
Date: Sun, 7 Feb 2016 11:28:40 +0200
Subject: [PATCH 0821/1240] icu: mask all unused ICU interrupts

Change-Id: I646920849df3518cbf0ce73cab4cbefe761b05b8
Signed-off-by: Yehuda Yitschak <yehuday@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/27265
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Hanna Hawa <hannah@marvell.com>
---
 drivers/misc/mvebu_icu.c | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/misc/mvebu_icu.c b/drivers/misc/mvebu_icu.c
index 06bcae8..3498494 100644
--- a/drivers/misc/mvebu_icu.c
+++ b/drivers/misc/mvebu_icu.c
@@ -60,6 +60,7 @@ struct icu_msi {
 #define NS_SINGLE_IRQS		23
 #define REI_IRQS		10
 #define SEI_IRQS		20
+#define MAX_ICU_IRQS		207
 
 
 /* Allocate the MSI address per interrupt group,
@@ -185,6 +186,10 @@ static struct icu_irq irq_map_rei[REI_IRQS] = {
 	{104, 9, 0}, /* USB3H-0 RAM error */
 };
 
+static void icu_clear_irq(uintptr_t icu_base, int nr)
+{
+	writel(0, icu_base + ICU_INT_CFG(nr));
+}
 
 static void icu_set_irq(uintptr_t icu_base, struct icu_irq *irq, u32 spi_base, enum icu_group group)
 {
@@ -221,6 +226,10 @@ void icu_init(uintptr_t cp_base, int spi_base, int spi_offset)
 		writel(msi->clr_spi_addr >> 32, icu_base + ICU_CLR_SPI_AH(msi->group));
 	}
 
+	/* Mask all ICU interrupts */
+	for (i = 0; i < MAX_ICU_IRQS; i++)
+		icu_clear_irq(icu_base, i);
+
 	/* Configure the ICU interrupt lines */
 	/* Multi instance interrupts use different SPI ID for CP-1*/
 	irq = irq_map_ns_multi;
-- 
1.9.1

