# PWM-Generator
In SystemVerilog -- Takes in configuration settings and data to be represented as a PWM, outputs PWM. 

Each Phase has it's own input compare data. 

Interleave controls triangle compare's phase shift. Level controls triangle compare's amplitude shift


# Configurable Settings
Master Clock

Reset

PWM Max Count (for controlling base pwm frequency)

Triangle Step Size (for controlling runtime pwm frequency)

Phase Count

Interleave Count (with equi-distant phases)

Triangle Compare Level Count

Dead Time Count
