strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f36c43fd6d0>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c43e7750>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c46aad10>",
		fillcolor=turquoise,
		label="34:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f36c4298c90>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c43fdc50>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f36c46aa110>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c438ecd0>",
		fillcolor=turquoise,
		label="18:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c438ebd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"18:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c4396750>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f36c43e4e10>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c43e4790>",
		fillcolor=turquoise,
		label="14:BL
present_state <= 1'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c43e4610>]",
		style=filled,
		typ=Block];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c4298dd0>",
		fillcolor=turquoise,
		label="40:BL
next_state <= 1'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c4298610>]",
		style=filled,
		typ=Block];
	"35:IF" -> "40:BL"	[cond="['in']",
		label="!(in)",
		lineno=35];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c4298a10>",
		fillcolor=turquoise,
		label="36:BL
next_state <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c42983d0>]",
		style=filled,
		typ=Block];
	"35:IF" -> "36:BL"	[cond="['in']",
		label=in,
		lineno=35];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"40:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c43e7f50>",
		fillcolor=turquoise,
		label="26:BL
next_state <= 1'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c43e7290>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"46:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f36c4298890>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="46:AS
out = (present_state == 1'd0)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f36c4396910>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_22:AL" -> "12:AL";
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f36c43fd610>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"22:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f36c46aad90>",
		fillcolor=turquoise,
		label="30:BL
next_state <= 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36c46aa390>]",
		style=filled,
		typ=Block];
	"30:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f36c43e7550>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"25:IF" -> "26:BL"	[cond="['in']",
		label=in,
		lineno=25];
	"25:IF" -> "30:BL"	[cond="['in']",
		label="!(in)",
		lineno=25];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f36c46aa1d0>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:CA" -> "34:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "46:AS";
	"Leaf_12:AL" -> "22:AL";
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"23:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"36:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
