0.6
2019.2
Nov  6 2019
21:57:16
C:/kyh/0612/0612.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/kyh/0612/0612.srcs/sources_1/new/clock_library.v,1721889435,verilog,,C:/kyh/0612/0612.srcs/sources_1/new/exam02_sequential_logic.v,,clock_div_100;clock_div_1000;clock_div_10_LKM;clock_div_60;counter_bcd_100_clear_LHS;counter_bcd_60;counter_bcd_60_clear;loadable_counter_bcd_60;loadable_down_counter_bcd_60;sr04_div_58,,,,,,,,
C:/kyh/0612/0612.srcs/sources_1/new/controler.v,1724227509,verilog,,,,HC_SR04_cntr;HC_SR04_cntr_JBH;I2C_master;button_cntr;dht11_cntr;fnd_cntr;key_pad_cntr;keypad_cntr_FSM;pwm_100sstep;pwm_Nstep_freq,,,,,,,,
C:/kyh/0612/0612.srcs/sources_1/new/exam02_sequential_logic.v,1721713520,verilog,,C:/kyh/0612/0612.srcs/sources_1/new/controler.v,,BCD_up_down_counter_JBH;D_flip_flop_n;D_flip_flop_p;T_flip_flop_n;T_flip_flop_p;bcd_downcount_p_PSH;bcd_upcounter_p;down_counter_asyc;down_counter_n;down_counter_p;edge_detector_n;edge_detector_p;register_8bit_n;register_Nbit_n;ring_counter;ring_counter_fnd;ring_counter_led;shift_register_PISO_n;shift_register_SIPO_Nbit_n;shift_register_SIPO_n;shift_register_SISO_Nbit_msb_n;shift_register_SISO_Nbit_n;shift_register_SISO_n;sram_8bit_1024;up_counter_asyc;up_counter_n;up_counter_p;up_downcount_p,,,,,,,,
