name: corev_rand_debug_ebreak_xpulp
uvm_test: $(CV_CORE_LC)_instr_base_test
description: >
    RISCV-DV use random ebreak for debug test for xpulp stream
plusargs: >
    +instr_cnt=2000
    +num_of_sub_program=0
    +directed_instr_0=riscv_load_store_rand_instr_stream,1
    +directed_instr_1=cv32e40p_xpulp_rand_stream,2
    +no_fence=0
    +no_data_page=0
    +randomize_csr=1
    +no_branch_jump=1
    +boot_mode=m
    +no_csr_instr=0
    +no_wfi=1
    +no_ebreak=0
    +no_dret=1
    +enable_misaligned_instr=1
    +enable_ebreak_in_debug_rom=1
    +set_dcsr_ebreak=1
    +enable_debug_single_step=0
    +gen_debug_section=1
    +test_override_riscv_instr_stream=1
    +test_override_riscv_instr_sequence=1
