EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
DESIGN_KIT_MODEL_PATH=
DESIGN_KIT_VERILOGA_PATH=C:\Users\ashna\Documents\college\5\rf\project\Cree_Wlfspd_ADS_v9p0\veriloga;C:\Users\ashna\Documents\college\5\rf\project\MA_RFP_ADS_v1p8\veriloga
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH:$HPEESOF_DIR/adsptolemy/wtb;{%DESIGN_KIT_SIM_FILE_PATH}
DESIGN_KIT_SIM_FILE_PATH=C:\Program Files\Keysight\ADS2022\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\data;C:\Program Files\Keysight\ADS2022\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\models;C:\Users\ashna\Documents\college\5\rf\project\Cree_Wlfspd_ADS_v9p0\circuit\data;C:\Users\ashna\Documents\college\5\rf\project\Cree_Wlfspd_ADS_v9p0\circuit\models;C:\Users\ashna\Documents\college\5\rf\project\MA_RFP_ADS_v1p8\circuit\data;C:\Users\ashna\Documents\college\5\rf\project\MA_RFP_ADS_v1p8\circuit\models
DE_SIM_FILE_PATH=.\data;;C:\Program Files\Keysight\ADS2022\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\data;C:\Program Files\Keysight\ADS2022\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\models;C:\Users\ashna\Documents\college\5\rf\project\Cree_Wlfspd_ADS_v9p0\circuit\data;C:\Users\ashna\Documents\college\5\rf\project\Cree_Wlfspd_ADS_v9p0\circuit\models;C:\Users\ashna\Documents\college\5\rf\project\MA_RFP_ADS_v1p8\circuit\data;C:\Users\ashna\Documents\college\5\rf\project\MA_RFP_ADS_v1p8\circuit\models
