#! /usr/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dbd54c4980 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0x55dbd54f85d0_0 .var "clock", 0 0;
o0x7f1c32fbc2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dbd54f8670_0 .net "rx", 0 0, o0x7f1c32fbc2b8;  0 drivers
v0x55dbd54f8730_0 .net "tx", 0 0, v0x55dbd54eda10_0;  1 drivers
S_0x55dbd54c1620 .scope module, "computer" "computer" 2 14, 3 1 0, S_0x55dbd54c4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rx"
    .port_info 2 /OUTPUT 1 "tx"
v0x55dbd54f6b40_0 .net "_mem_r_data", 7 0, L_0x55dbd5486c60;  1 drivers
L_0x7f1c32f73258 .functor BUFT 1, C4<11111110>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f6c00_0 .net/2u *"_s0", 7 0, L_0x7f1c32f73258;  1 drivers
v0x55dbd54f6cc0_0 .net *"_s10", 0 0, L_0x55dbd54fb810;  1 drivers
L_0x7f1c32f73330 .functor BUFT 1, C4<11111010>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f6d60_0 .net/2u *"_s12", 7 0, L_0x7f1c32f73330;  1 drivers
v0x55dbd54f6e40_0 .net *"_s14", 0 0, L_0x55dbd54fb900;  1 drivers
v0x55dbd54f6f50_0 .net *"_s16", 7 0, L_0x55dbd54fb9f0;  1 drivers
v0x55dbd54f7030_0 .net *"_s18", 7 0, L_0x55dbd54fbb30;  1 drivers
v0x55dbd54f7110_0 .net *"_s2", 0 0, L_0x55dbd54fb680;  1 drivers
L_0x7f1c32f732a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f71d0_0 .net/2u *"_s4", 5 0, L_0x7f1c32f732a0;  1 drivers
v0x55dbd54f7340_0 .net *"_s6", 7 0, L_0x55dbd54fb720;  1 drivers
L_0x7f1c32f732e8 .functor BUFT 1, C4<11111100>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f7420_0 .net/2u *"_s8", 7 0, L_0x7f1c32f732e8;  1 drivers
v0x55dbd54f7500_0 .var "begin_flag", 0 0;
v0x55dbd54f75a0_0 .net "busy_flag", 0 0, L_0x55dbd54931c0;  1 drivers
v0x55dbd54f7690_0 .net "clock", 0 0, v0x55dbd54f85d0_0;  1 drivers
v0x55dbd54f7730_0 .net "instr", 7 0, L_0x55dbd54a29c0;  1 drivers
v0x55dbd54f77f0_0 .var "int_en", 7 0;
v0x55dbd54f78b0_0 .net "int_req", 0 0, v0x55dbd54ee190_0;  1 drivers
v0x55dbd54f79a0_0 .var "int_vec", 7 0;
v0x55dbd54f7a40_0 .net "mem_r_data", 7 0, L_0x55dbd54fbcb0;  1 drivers
v0x55dbd54f7ae0_0 .net "mem_w_en", 0 0, L_0x55dbd54f8f50;  1 drivers
v0x55dbd54f7b80_0 .net "pc", 7 0, v0x55dbd54f48d0_0;  1 drivers
v0x55dbd54f7c70_0 .net "rd_data", 7 0, L_0x55dbd54f9ea0;  1 drivers
v0x55dbd54f7d30_0 .net "receive_flag", 0 0, v0x55dbd54ec820_0;  1 drivers
v0x55dbd54f7dd0_0 .net "reg_w_en", 0 0, L_0x55dbd54f8eb0;  1 drivers
v0x55dbd54f7f00_0 .net "rs_data", 7 0, L_0x55dbd54fa520;  1 drivers
v0x55dbd54f7fc0_0 .net "rx", 0 0, o0x7f1c32fbc2b8;  alias, 0 drivers
v0x55dbd54f8060_0 .net "rx_data", 7 0, v0x55dbd54ec740_0;  1 drivers
v0x55dbd54f8170_0 .var "rx_en", 0 0;
v0x55dbd54f8260_0 .net "tx", 0 0, v0x55dbd54eda10_0;  alias, 1 drivers
v0x55dbd54f8350_0 .var "tx_data", 7 0;
v0x55dbd54f8460_0 .var "tx_en", 0 0;
L_0x55dbd54fb680 .cmp/eq 8, L_0x55dbd54fa520, L_0x7f1c32f73258;
L_0x55dbd54fb720 .concat [ 1 1 6 0], L_0x55dbd54931c0, v0x55dbd54ec820_0, L_0x7f1c32f732a0;
L_0x55dbd54fb810 .cmp/eq 8, L_0x55dbd54fa520, L_0x7f1c32f732e8;
L_0x55dbd54fb900 .cmp/eq 8, L_0x55dbd54fa520, L_0x7f1c32f73330;
L_0x55dbd54fb9f0 .functor MUXZ 8, L_0x55dbd5486c60, v0x55dbd54f79a0_0, L_0x55dbd54fb900, C4<>;
L_0x55dbd54fbb30 .functor MUXZ 8, L_0x55dbd54fb9f0, v0x55dbd54ec740_0, L_0x55dbd54fb810, C4<>;
L_0x55dbd54fbcb0 .functor MUXZ 8, L_0x55dbd54fbb30, L_0x55dbd54fb720, L_0x55dbd54fb680, C4<>;
S_0x55dbd54bb8b0 .scope module, "UART" "UART" 3 90, 4 4 0, S_0x55dbd54c1620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "tx_en"
    .port_info 2 /INPUT 1 "rx_en"
    .port_info 3 /INPUT 1 "begin_flag"
    .port_info 4 /INPUT 1 "rx"
    .port_info 5 /INPUT 8 "tx_data"
    .port_info 6 /INPUT 8 "access_addr"
    .port_info 7 /INPUT 1 "reg_w_en"
    .port_info 8 /OUTPUT 1 "tx"
    .port_info 9 /OUTPUT 8 "rx_data"
    .port_info 10 /OUTPUT 1 "busy_flag"
    .port_info 11 /OUTPUT 1 "receive_flag"
    .port_info 12 /OUTPUT 1 "int_req"
v0x55dbd54edd10_0 .net "access_addr", 7 0, L_0x55dbd54fa520;  alias, 1 drivers
v0x55dbd54ede10_0 .net "begin_flag", 0 0, v0x55dbd54f7500_0;  1 drivers
v0x55dbd54edf00_0 .net "busy_flag", 0 0, L_0x55dbd54931c0;  alias, 1 drivers
v0x55dbd54ee000_0 .net "clk", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
o0x7f1c32fbc7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dbd54ee0a0_0 .net "end_flag", 0 0, o0x7f1c32fbc7f8;  0 drivers
v0x55dbd54ee190_0 .var "int_req", 0 0;
v0x55dbd54ee230_0 .net "receive_flag", 0 0, v0x55dbd54ec820_0;  alias, 1 drivers
v0x55dbd54ee2d0_0 .net "reg_w_en", 0 0, L_0x55dbd54f8eb0;  alias, 1 drivers
v0x55dbd54ee370_0 .net "rx", 0 0, o0x7f1c32fbc2b8;  alias, 0 drivers
v0x55dbd54ee410_0 .net "rx_data", 7 0, v0x55dbd54ec740_0;  alias, 1 drivers
v0x55dbd54ee4e0_0 .net "rx_en", 0 0, v0x55dbd54f8170_0;  1 drivers
v0x55dbd54ee5b0_0 .var "state", 0 0;
v0x55dbd54ee650_0 .net "tx", 0 0, v0x55dbd54eda10_0;  alias, 1 drivers
v0x55dbd54ee720_0 .net "tx_data", 7 0, v0x55dbd54f8350_0;  1 drivers
v0x55dbd54ee7f0_0 .net "tx_en", 0 0, v0x55dbd54f8460_0;  1 drivers
S_0x55dbd545d700 .scope module, "rx1" "rx" 4 42, 5 1 0, S_0x55dbd54bb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rx_en"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /OUTPUT 1 "end_flag"
P_0x55dbd54d2370 .param/l "BAUD_RATE" 0 5 9, +C4<00000000000000011100001000000000>;
P_0x55dbd54d23b0 .param/l "CLK_BEGIN_TO_RECEIVE" 0 5 11, +C4<0000000000000000000000001010000111>;
P_0x55dbd54d23f0 .param/l "CLK_COUNT_BIT" 0 5 10, +C4<00000000000000000000000110110010>;
P_0x55dbd54d2430 .param/l "CLK_FREQ" 0 5 8, +C4<00000010111110101111000010000000>;
L_0x7f1c32f73408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55dbd54be300_0 .net/2u *"_s0", 1 0, L_0x7f1c32f73408;  1 drivers
v0x55dbd54be930_0 .net *"_s10", 0 0, L_0x55dbd550c3b0;  1 drivers
L_0x7f1c32f734e0 .functor BUFT 1, C4<00000000000000000000000110110001>, C4<0>, C4<0>, C4<0>;
v0x55dbd54bf4c0_0 .net/2u *"_s12", 31 0, L_0x7f1c32f734e0;  1 drivers
v0x55dbd54c0890_0 .net *"_s14", 0 0, L_0x55dbd550c4f0;  1 drivers
v0x55dbd54b8ca0_0 .net *"_s2", 0 0, L_0x55dbd550c0c0;  1 drivers
v0x55dbd54cfa90_0 .net *"_s4", 33 0, L_0x55dbd550c1b0;  1 drivers
L_0x7f1c32f73450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54c90f0_0 .net *"_s7", 1 0, L_0x7f1c32f73450;  1 drivers
L_0x7f1c32f73498 .functor BUFT 1, C4<0000000000000000000000001010000111>, C4<0>, C4<0>, C4<0>;
v0x55dbd54ec3e0_0 .net/2u *"_s8", 33 0, L_0x7f1c32f73498;  1 drivers
v0x55dbd54ec4c0_0 .var "bit_count", 2 0;
v0x55dbd54ec5a0_0 .net "clk", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
v0x55dbd54ec660_0 .var "clk_count", 31 0;
v0x55dbd54ec740_0 .var "data", 7 0;
v0x55dbd54ec820_0 .var "end_flag", 0 0;
v0x55dbd54ec8e0_0 .var "recent", 3 0;
v0x55dbd54ec9c0_0 .net "rx", 0 0, o0x7f1c32fbc2b8;  alias, 0 drivers
v0x55dbd54eca80_0 .net "rx_en", 0 0, v0x55dbd54f8170_0;  alias, 1 drivers
v0x55dbd54ecb40_0 .var "state", 1 0;
v0x55dbd54ecc20_0 .net "update_flag", 0 0, L_0x55dbd550c630;  1 drivers
E_0x55dbd5495e40 .event posedge, v0x55dbd54ec5a0_0;
L_0x55dbd550c0c0 .cmp/eq 2, v0x55dbd54ecb40_0, L_0x7f1c32f73408;
L_0x55dbd550c1b0 .concat [ 32 2 0 0], v0x55dbd54ec660_0, L_0x7f1c32f73450;
L_0x55dbd550c3b0 .cmp/eq 34, L_0x55dbd550c1b0, L_0x7f1c32f73498;
L_0x55dbd550c4f0 .cmp/eq 32, v0x55dbd54ec660_0, L_0x7f1c32f734e0;
L_0x55dbd550c630 .functor MUXZ 1, L_0x55dbd550c4f0, L_0x55dbd550c3b0, L_0x55dbd550c0c0, C4<>;
S_0x55dbd54ecd80 .scope module, "tx1" "tx" 4 41, 6 1 0, S_0x55dbd54bb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "tx_en"
    .port_info 2 /INPUT 1 "begin_flag"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 1 "tx"
    .port_info 5 /OUTPUT 1 "busy_flag"
P_0x55dbd54ecf20 .param/l "BAUD_RATE" 0 6 10, +C4<00000000000000011100001000000000>;
P_0x55dbd54ecf60 .param/l "CLK_COUNT_BIT" 0 6 11, +C4<00000000000000000000000110110010>;
P_0x55dbd54ecfa0 .param/l "CLK_FREQ" 0 6 9, +C4<00000010111110101111000010000000>;
L_0x55dbd54931c0 .functor NOT 1, L_0x55dbd550bf40, C4<0>, C4<0>, C4<0>;
L_0x7f1c32f73378 .functor BUFT 1, C4<00000000000000000000000110110001>, C4<0>, C4<0>, C4<0>;
v0x55dbd54ed1b0_0 .net/2u *"_s0", 31 0, L_0x7f1c32f73378;  1 drivers
L_0x7f1c32f733c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54ed290_0 .net/2u *"_s4", 1 0, L_0x7f1c32f733c0;  1 drivers
v0x55dbd54ed370_0 .net *"_s6", 0 0, L_0x55dbd550bf40;  1 drivers
v0x55dbd54ed440_0 .net "begin_flag", 0 0, v0x55dbd54f7500_0;  alias, 1 drivers
v0x55dbd54ed500_0 .var "bit_count", 2 0;
v0x55dbd54ed630_0 .net "busy_flag", 0 0, L_0x55dbd54931c0;  alias, 1 drivers
v0x55dbd54ed6f0_0 .net "clk", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
v0x55dbd54ed790_0 .var "clk_count", 31 0;
v0x55dbd54ed850_0 .net "data", 7 0, v0x55dbd54f8350_0;  alias, 1 drivers
v0x55dbd54ed930_0 .var "state", 1 0;
v0x55dbd54eda10_0 .var "tx", 0 0;
v0x55dbd54edad0_0 .net "tx_en", 0 0, v0x55dbd54f8460_0;  alias, 1 drivers
v0x55dbd54edb90_0 .net "update_flag", 0 0, L_0x55dbd550be50;  1 drivers
L_0x55dbd550be50 .cmp/eq 32, v0x55dbd54ed790_0, L_0x7f1c32f73378;
L_0x55dbd550bf40 .cmp/eq 2, v0x55dbd54ed930_0, L_0x7f1c32f733c0;
S_0x55dbd54ee9c0 .scope module, "cpu" "cpu" 3 31, 7 1 0, S_0x55dbd54c1620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 8 "instr"
    .port_info 2 /OUTPUT 8 "pc"
    .port_info 3 /OUTPUT 8 "rd_data"
    .port_info 4 /OUTPUT 8 "rs_data"
    .port_info 5 /OUTPUT 1 "mem_w_en"
    .port_info 6 /INPUT 8 "mem_r_data"
    .port_info 7 /INPUT 1 "int_req"
    .port_info 8 /INPUT 8 "int_en"
    .port_info 9 /INPUT 8 "int_vec"
    .port_info 10 /OUTPUT 1 "reg_w_en"
v0x55dbd54f33f0_0 .var "_flag", 0 0;
L_0x7f1c32f73180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f34d0_0 .net/2u *"_s0", 1 0, L_0x7f1c32f73180;  1 drivers
v0x55dbd54f35b0_0 .net *"_s13", 3 0, L_0x55dbd54fab40;  1 drivers
v0x55dbd54f3670_0 .net *"_s14", 7 0, L_0x55dbd54facf0;  1 drivers
v0x55dbd54f3750_0 .net *"_s17", 3 0, L_0x55dbd54fae20;  1 drivers
v0x55dbd54f3830_0 .net *"_s18", 7 0, L_0x55dbd54faec0;  1 drivers
L_0x7f1c32f731c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f3910_0 .net/2u *"_s4", 1 0, L_0x7f1c32f731c8;  1 drivers
v0x55dbd54f39f0_0 .net "alu_ctrl", 3 0, L_0x55dbd54f9a50;  1 drivers
v0x55dbd54f3b00_0 .net "alu_out", 7 0, L_0x55dbd54fb290;  1 drivers
v0x55dbd54f3bc0_0 .net "clock", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
v0x55dbd54f3cf0_0 .var "flag", 0 0;
v0x55dbd54f3d90_0 .net "flag_w_en", 0 0, L_0x55dbd54f9260;  1 drivers
v0x55dbd54f3e30_0 .net "ih_il_sel", 0 0, L_0x55dbd54f9430;  1 drivers
v0x55dbd54f3ed0_0 .net "imm", 3 0, L_0x55dbd54f8cb0;  1 drivers
v0x55dbd54f3fa0_0 .net "imm_en", 0 0, L_0x55dbd54f9300;  1 drivers
v0x55dbd54f4070_0 .net "instr", 7 0, L_0x55dbd54a29c0;  alias, 1 drivers
v0x55dbd54f4140_0 .net "int_en", 7 0, v0x55dbd54f77f0_0;  1 drivers
v0x55dbd54f42f0_0 .net "int_req", 0 0, v0x55dbd54ee190_0;  alias, 1 drivers
v0x55dbd54f43c0_0 .net "int_vec", 7 0, v0x55dbd54f79a0_0;  1 drivers
v0x55dbd54f4460_0 .var "intr_en", 0 0;
v0x55dbd54f4520_0 .net "je_en", 0 0, L_0x55dbd54f9770;  1 drivers
v0x55dbd54f45f0_0 .net "jmp_en", 0 0, L_0x55dbd54f9520;  1 drivers
v0x55dbd54f46c0_0 .net "mem_r_data", 7 0, L_0x55dbd54fbcb0;  alias, 1 drivers
v0x55dbd54f4760_0 .net "mem_w_en", 0 0, L_0x55dbd54f8f50;  alias, 1 drivers
v0x55dbd54f4830_0 .net "opcode", 3 0, L_0x55dbd54f8a40;  1 drivers
v0x55dbd54f48d0_0 .var "pc", 7 0;
v0x55dbd54f49b0_0 .net "rd_a", 1 0, L_0x55dbd54fa670;  1 drivers
v0x55dbd54f4aa0_0 .net "rd_a_p", 1 0, L_0x55dbd54f8b70;  1 drivers
v0x55dbd54f4b40_0 .net "rd_data", 7 0, L_0x55dbd54f9ea0;  alias, 1 drivers
v0x55dbd54f4c00_0 .net "reg_alu_w_sel", 0 0, L_0x55dbd54f90e0;  1 drivers
v0x55dbd54f4ca0_0 .net "reg_reg_mem_w_sel", 0 0, L_0x55dbd54f8ff0;  1 drivers
v0x55dbd54f4d40_0 .net "reg_w_data", 7 0, L_0x55dbd54fb0f0;  1 drivers
v0x55dbd54f4e10_0 .net "reg_w_data_p", 7 0, L_0x55dbd54faa00;  1 drivers
v0x55dbd54f50c0_0 .net "reg_w_data_p_p", 7 0, L_0x55dbd54fa960;  1 drivers
v0x55dbd54f51a0_0 .net "reg_w_en", 0 0, L_0x55dbd54f8eb0;  alias, 1 drivers
v0x55dbd54f5240_0 .net "reg_w_imm", 7 0, L_0x55dbd54fafb0;  1 drivers
o0x7f1c32fbd6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dbd54f5320_0 .net "register", 0 0, o0x7f1c32fbd6c8;  0 drivers
v0x55dbd54f53f0_0 .net "ret", 0 0, L_0x55dbd54f9860;  1 drivers
v0x55dbd54f54c0_0 .var "ret_addr", 7 0;
v0x55dbd54f5560_0 .net "rs_a", 1 0, L_0x55dbd54fa7a0;  1 drivers
v0x55dbd54f5650_0 .net "rs_a_p", 1 0, L_0x55dbd54f8c10;  1 drivers
v0x55dbd54f5720_0 .net "rs_data", 7 0, L_0x55dbd54fa520;  alias, 1 drivers
L_0x55dbd54fa670 .functor MUXZ 2, L_0x55dbd54f8b70, L_0x7f1c32f73180, L_0x55dbd54f9300, C4<>;
L_0x55dbd54fa7a0 .functor MUXZ 2, L_0x55dbd54f8c10, L_0x7f1c32f731c8, L_0x55dbd54f9300, C4<>;
L_0x55dbd54fa960 .functor MUXZ 8, L_0x55dbd54fa520, L_0x55dbd54fbcb0, L_0x55dbd54f8ff0, C4<>;
L_0x55dbd54faa00 .functor MUXZ 8, L_0x55dbd54fa960, L_0x55dbd54fb290, L_0x55dbd54f90e0, C4<>;
L_0x55dbd54fab40 .part L_0x55dbd54fa520, 0, 4;
L_0x55dbd54facf0 .concat [ 4 4 0 0], L_0x55dbd54fab40, L_0x55dbd54f8cb0;
L_0x55dbd54fae20 .part L_0x55dbd54fa520, 4, 4;
L_0x55dbd54faec0 .concat [ 4 4 0 0], L_0x55dbd54f8cb0, L_0x55dbd54fae20;
L_0x55dbd54fafb0 .functor MUXZ 8, L_0x55dbd54faec0, L_0x55dbd54facf0, L_0x55dbd54f9430, C4<>;
L_0x55dbd54fb0f0 .functor MUXZ 8, L_0x55dbd54faa00, L_0x55dbd54fafb0, L_0x55dbd54f9300, C4<>;
S_0x55dbd54eec70 .scope module, "alu" "alu" 7 75, 8 1 0, S_0x55dbd54ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "rd"
    .port_info 1 /INPUT 8 "rs"
    .port_info 2 /INPUT 4 "alu_ctrl"
    .port_info 3 /OUTPUT 8 "alu_out"
v0x55dbd54ef410_0 .net "alu_ctrl", 3 0, L_0x55dbd54f9a50;  alias, 1 drivers
v0x55dbd54ef510_0 .net "alu_out", 7 0, L_0x55dbd54fb290;  alias, 1 drivers
v0x55dbd54ef5f0_0 .net "rd", 7 0, L_0x55dbd54f9ea0;  alias, 1 drivers
v0x55dbd54ef6e0_0 .net "rs", 7 0, L_0x55dbd54fa520;  alias, 1 drivers
L_0x55dbd54fb290 .ufunc TD_test_bench.computer.cpu.alu.execute, 8, L_0x55dbd54f9ea0, L_0x55dbd54fa520, L_0x55dbd54f9a50 (v0x55dbd54ef240_0, v0x55dbd54ef330_0, v0x55dbd54ef060_0) v0x55dbd54ef160_0 S_0x55dbd54eee70;
S_0x55dbd54eee70 .scope function, "execute" "execute" 8 8, 8 8 0, S_0x55dbd54eec70;
 .timescale 0 0;
v0x55dbd54ef060_0 .var "alu_ctrl", 3 0;
v0x55dbd54ef160_0 .var "execute", 7 0;
v0x55dbd54ef240_0 .var "rd", 7 0;
v0x55dbd54ef330_0 .var "rs", 7 0;
TD_test_bench.computer.cpu.alu.execute ;
    %load/vec4 v0x55dbd54ef060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55dbd54ef240_0;
    %load/vec4 v0x55dbd54ef330_0;
    %add;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55dbd54ef240_0;
    %load/vec4 v0x55dbd54ef330_0;
    %and;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55dbd54ef240_0;
    %load/vec4 v0x55dbd54ef330_0;
    %or;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55dbd54ef330_0;
    %inv;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55dbd54ef240_0;
    %ix/getv 4, v0x55dbd54ef330_0;
    %shiftl 4;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55dbd54ef240_0;
    %ix/getv 4, v0x55dbd54ef330_0;
    %shiftr 4;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55dbd54ef240_0;
    %load/vec4 v0x55dbd54ef330_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55dbd54ef240_0;
    %load/vec4 v0x55dbd54ef330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x55dbd54ef160_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x55dbd54ef860 .scope module, "alu_controller" "alu_controller" 7 63, 9 1 0, S_0x55dbd54ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "alu_ctrl"
v0x55dbd54efe20_0 .net "alu_ctrl", 3 0, L_0x55dbd54f9a50;  alias, 1 drivers
v0x55dbd54eff00_0 .net "opcode", 3 0, L_0x55dbd54f8a40;  alias, 1 drivers
L_0x55dbd54f9a50 .ufunc TD_test_bench.computer.cpu.alu_controller.alu_control, 4, L_0x55dbd54f8a40 (v0x55dbd54efd40_0) v0x55dbd54efc40_0 S_0x55dbd54efa50;
S_0x55dbd54efa50 .scope function, "alu_control" "alu_control" 9 7, 9 7 0, S_0x55dbd54ef860;
 .timescale 0 0;
v0x55dbd54efc40_0 .var "alu_control", 3 0;
v0x55dbd54efd40_0 .var "opcode", 3 0;
TD_test_bench.computer.cpu.alu_controller.alu_control ;
    %load/vec4 v0x55dbd54efd40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55dbd54efc40_0, 0, 4;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %end;
S_0x55dbd54f0020 .scope module, "decoder" "decoder" 7 60, 10 1 0, S_0x55dbd54ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instr"
    .port_info 1 /OUTPUT 4 "opcode"
    .port_info 2 /OUTPUT 2 "rs_a"
    .port_info 3 /OUTPUT 2 "rd_a"
    .port_info 4 /OUTPUT 4 "imm"
v0x55dbd54f0250_0 .net "imm", 3 0, L_0x55dbd54f8cb0;  alias, 1 drivers
v0x55dbd54f0310_0 .net "instr", 7 0, L_0x55dbd54a29c0;  alias, 1 drivers
v0x55dbd54f03f0_0 .net "opcode", 3 0, L_0x55dbd54f8a40;  alias, 1 drivers
v0x55dbd54f04f0_0 .net "rd_a", 1 0, L_0x55dbd54f8b70;  alias, 1 drivers
v0x55dbd54f05b0_0 .net "rs_a", 1 0, L_0x55dbd54f8c10;  alias, 1 drivers
L_0x55dbd54f8a40 .part L_0x55dbd54a29c0, 4, 4;
L_0x55dbd54f8b70 .part L_0x55dbd54a29c0, 2, 2;
L_0x55dbd54f8c10 .part L_0x55dbd54a29c0, 0, 2;
L_0x55dbd54f8cb0 .part L_0x55dbd54a29c0, 0, 4;
S_0x55dbd54f0780 .scope module, "main_controller" "main_controller" 7 62, 11 1 0, S_0x55dbd54ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /INPUT 2 "rd_a"
    .port_info 2 /OUTPUT 1 "reg_w_en"
    .port_info 3 /OUTPUT 1 "mem_w_en"
    .port_info 4 /OUTPUT 1 "reg_reg_mem_w_sel"
    .port_info 5 /OUTPUT 1 "reg_alu_w_sel"
    .port_info 6 /OUTPUT 1 "flag_w_en"
    .port_info 7 /OUTPUT 1 "imm_en"
    .port_info 8 /OUTPUT 1 "ih_il_sel"
    .port_info 9 /OUTPUT 1 "jmp_en"
    .port_info 10 /OUTPUT 1 "je_en"
    .port_info 11 /OUTPUT 1 "ret"
v0x55dbd54f0f10_0 .net *"_s12", 9 0, L_0x55dbd54f99b0;  1 drivers
v0x55dbd54f1010_0 .net "flag_w_en", 0 0, L_0x55dbd54f9260;  alias, 1 drivers
v0x55dbd54f10d0_0 .net "ih_il_sel", 0 0, L_0x55dbd54f9430;  alias, 1 drivers
v0x55dbd54f11a0_0 .net "imm_en", 0 0, L_0x55dbd54f9300;  alias, 1 drivers
v0x55dbd54f1260_0 .net "je_en", 0 0, L_0x55dbd54f9770;  alias, 1 drivers
v0x55dbd54f1370_0 .net "jmp_en", 0 0, L_0x55dbd54f9520;  alias, 1 drivers
v0x55dbd54f1430_0 .net "mem_w_en", 0 0, L_0x55dbd54f8f50;  alias, 1 drivers
v0x55dbd54f14f0_0 .net "opcode", 3 0, L_0x55dbd54f8a40;  alias, 1 drivers
v0x55dbd54f1600_0 .net "rd_a", 1 0, L_0x55dbd54f8b70;  alias, 1 drivers
v0x55dbd54f1750_0 .net "reg_alu_w_sel", 0 0, L_0x55dbd54f90e0;  alias, 1 drivers
v0x55dbd54f17f0_0 .net "reg_reg_mem_w_sel", 0 0, L_0x55dbd54f8ff0;  alias, 1 drivers
v0x55dbd54f18b0_0 .net "reg_w_en", 0 0, L_0x55dbd54f8eb0;  alias, 1 drivers
v0x55dbd54f1950_0 .net "ret", 0 0, L_0x55dbd54f9860;  alias, 1 drivers
L_0x55dbd54f8eb0 .part L_0x55dbd54f99b0, 9, 1;
L_0x55dbd54f8f50 .part L_0x55dbd54f99b0, 8, 1;
L_0x55dbd54f8ff0 .part L_0x55dbd54f99b0, 7, 1;
L_0x55dbd54f90e0 .part L_0x55dbd54f99b0, 6, 1;
L_0x55dbd54f9260 .part L_0x55dbd54f99b0, 5, 1;
L_0x55dbd54f9300 .part L_0x55dbd54f99b0, 4, 1;
L_0x55dbd54f9430 .part L_0x55dbd54f99b0, 3, 1;
L_0x55dbd54f9520 .part L_0x55dbd54f99b0, 2, 1;
L_0x55dbd54f9770 .part L_0x55dbd54f99b0, 1, 1;
L_0x55dbd54f9860 .part L_0x55dbd54f99b0, 0, 1;
L_0x55dbd54f99b0 .ufunc TD_test_bench.computer.cpu.main_controller.main_control, 10, L_0x55dbd54f8a40, L_0x55dbd54f8b70 (v0x55dbd54f0d70_0, v0x55dbd54f0e50_0) v0x55dbd54f0c70_0 S_0x55dbd54f0a80;
S_0x55dbd54f0a80 .scope function, "main_control" "main_control" 11 15, 11 15 0, S_0x55dbd54f0780;
 .timescale 0 0;
v0x55dbd54f0c70_0 .var "main_control", 9 0;
v0x55dbd54f0d70_0 .var "opcode", 3 0;
v0x55dbd54f0e50_0 .var "rd_a", 1 0;
TD_test_bench.computer.cpu.main_controller.main_control ;
    %load/vec4 v0x55dbd54f0d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %jmp T_2.34;
T_2.19 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.20 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.21 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.22 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.23 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.24 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.25 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.26 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.27 ;
    %pushi/vec4 96, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.28 ;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.29 ;
    %load/vec4 v0x55dbd54f0e50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.37;
T_2.35 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.37;
T_2.37 ;
    %pop/vec4 1;
    %jmp T_2.34;
T_2.30 ;
    %pushi/vec4 536, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.31 ;
    %pushi/vec4 528, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.32 ;
    %pushi/vec4 640, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x55dbd54f0c70_0, 0, 10;
    %jmp T_2.34;
T_2.34 ;
    %pop/vec4 1;
    %end;
S_0x55dbd54f1b70 .scope module, "regfile" "regfile" 7 65, 12 1 0, S_0x55dbd54ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rd_addr"
    .port_info 1 /INPUT 2 "rs_addr"
    .port_info 2 /INPUT 8 "w_data"
    .port_info 3 /INPUT 1 "w_en"
    .port_info 4 /OUTPUT 8 "rd_data"
    .port_info 5 /OUTPUT 8 "rs_data"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 1 "intr_en"
v0x55dbd54f1e60_0 .net *"_s0", 7 0, L_0x55dbd54f9b10;  1 drivers
L_0x7f1c32f730a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f1f60_0 .net *"_s11", 1 0, L_0x7f1c32f730a8;  1 drivers
v0x55dbd54f2040_0 .net *"_s14", 7 0, L_0x55dbd54fa030;  1 drivers
v0x55dbd54f2100_0 .net *"_s16", 3 0, L_0x55dbd54fa110;  1 drivers
L_0x7f1c32f730f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f21e0_0 .net *"_s19", 1 0, L_0x7f1c32f730f0;  1 drivers
v0x55dbd54f2310_0 .net *"_s2", 3 0, L_0x55dbd54f9bd0;  1 drivers
v0x55dbd54f23f0_0 .net *"_s20", 7 0, L_0x55dbd54fa2a0;  1 drivers
v0x55dbd54f24d0_0 .net *"_s22", 3 0, L_0x55dbd54fa390;  1 drivers
L_0x7f1c32f73138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f25b0_0 .net *"_s25", 1 0, L_0x7f1c32f73138;  1 drivers
L_0x7f1c32f73060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f2720_0 .net *"_s5", 1 0, L_0x7f1c32f73060;  1 drivers
v0x55dbd54f2800_0 .net *"_s6", 7 0, L_0x55dbd54f9cc0;  1 drivers
v0x55dbd54f28e0_0 .net *"_s8", 3 0, L_0x55dbd54f9d60;  1 drivers
v0x55dbd54f29c0_0 .net "clock", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
v0x55dbd54f2a60_0 .net "intr_en", 0 0, o0x7f1c32fbd6c8;  alias, 0 drivers
v0x55dbd54f2b20 .array "intr_register", 3 0, 7 0;
v0x55dbd54f2be0_0 .net "rd_addr", 1 0, L_0x55dbd54fa670;  alias, 1 drivers
v0x55dbd54f2cc0_0 .net "rd_data", 7 0, L_0x55dbd54f9ea0;  alias, 1 drivers
v0x55dbd54f2e90 .array "register", 3 0, 7 0;
v0x55dbd54f2f30_0 .net "rs_addr", 1 0, L_0x55dbd54fa7a0;  alias, 1 drivers
v0x55dbd54f3010_0 .net "rs_data", 7 0, L_0x55dbd54fa520;  alias, 1 drivers
v0x55dbd54f30d0_0 .net "w_data", 7 0, L_0x55dbd54fb0f0;  alias, 1 drivers
v0x55dbd54f31b0_0 .net "w_en", 0 0, L_0x55dbd54f8eb0;  alias, 1 drivers
L_0x55dbd54f9b10 .array/port v0x55dbd54f2b20, L_0x55dbd54f9bd0;
L_0x55dbd54f9bd0 .concat [ 2 2 0 0], L_0x55dbd54fa670, L_0x7f1c32f73060;
L_0x55dbd54f9cc0 .array/port v0x55dbd54f2e90, L_0x55dbd54f9d60;
L_0x55dbd54f9d60 .concat [ 2 2 0 0], L_0x55dbd54fa670, L_0x7f1c32f730a8;
L_0x55dbd54f9ea0 .functor MUXZ 8, L_0x55dbd54f9cc0, L_0x55dbd54f9b10, o0x7f1c32fbd6c8, C4<>;
L_0x55dbd54fa030 .array/port v0x55dbd54f2b20, L_0x55dbd54fa110;
L_0x55dbd54fa110 .concat [ 2 2 0 0], L_0x55dbd54fa7a0, L_0x7f1c32f730f0;
L_0x55dbd54fa2a0 .array/port v0x55dbd54f2e90, L_0x55dbd54fa390;
L_0x55dbd54fa390 .concat [ 2 2 0 0], L_0x55dbd54fa7a0, L_0x7f1c32f73138;
L_0x55dbd54fa520 .functor MUXZ 8, L_0x55dbd54fa2a0, L_0x55dbd54fa030, o0x7f1c32fbd6c8, C4<>;
S_0x55dbd54f5920 .scope module, "data_mem" "data_mem" 3 60, 13 1 0, S_0x55dbd54c1620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /INPUT 8 "w_data"
    .port_info 2 /INPUT 1 "w_en"
    .port_info 3 /OUTPUT 8 "r_data"
    .port_info 4 /INPUT 1 "clock"
L_0x55dbd5486c60 .functor BUFZ 8, L_0x55dbd54fb3c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55dbd54f5b50_0 .net *"_s0", 7 0, L_0x55dbd54fb3c0;  1 drivers
v0x55dbd54f5c30_0 .net *"_s2", 9 0, L_0x55dbd54fb460;  1 drivers
L_0x7f1c32f73210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f5d10_0 .net *"_s5", 1 0, L_0x7f1c32f73210;  1 drivers
v0x55dbd54f5e00_0 .net "addr", 7 0, L_0x55dbd54fa520;  alias, 1 drivers
v0x55dbd54f5ec0_0 .net "clock", 0 0, v0x55dbd54f85d0_0;  alias, 1 drivers
v0x55dbd54f5f60 .array "mem", 255 0, 7 0;
v0x55dbd54f6020_0 .net "r_data", 7 0, L_0x55dbd5486c60;  alias, 1 drivers
v0x55dbd54f6100_0 .net "w_data", 7 0, L_0x55dbd54f9ea0;  alias, 1 drivers
v0x55dbd54f61c0_0 .net "w_en", 0 0, L_0x55dbd54f8f50;  alias, 1 drivers
L_0x55dbd54fb3c0 .array/port v0x55dbd54f5f60, L_0x55dbd54fb460;
L_0x55dbd54fb460 .concat [ 8 2 0 0], L_0x55dbd54fa520, L_0x7f1c32f73210;
S_0x55dbd54f6390 .scope module, "instr_mem" "instr_mem" 3 28, 14 1 0, S_0x55dbd54c1620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /OUTPUT 8 "instr"
L_0x55dbd54a29c0 .functor BUFZ 8, L_0x55dbd54f87d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55dbd54f6580_0 .net *"_s0", 7 0, L_0x55dbd54f87d0;  1 drivers
v0x55dbd54f6680_0 .net *"_s2", 9 0, L_0x55dbd54f8870;  1 drivers
L_0x7f1c32f73018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbd54f6760_0 .net *"_s5", 1 0, L_0x7f1c32f73018;  1 drivers
v0x55dbd54f6820_0 .net "addr", 7 0, v0x55dbd54f48d0_0;  alias, 1 drivers
v0x55dbd54f68e0_0 .net "instr", 7 0, L_0x55dbd54a29c0;  alias, 1 drivers
v0x55dbd54f6a20 .array "mem", 255 0, 7 0;
L_0x55dbd54f87d0 .array/port v0x55dbd54f6a20, L_0x55dbd54f8870;
L_0x55dbd54f8870 .concat [ 8 2 0 0], v0x55dbd54f48d0_0, L_0x7f1c32f73018;
    .scope S_0x55dbd54f6390;
T_3 ;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 209, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 207, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 223, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 243, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 209, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 207, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 221, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 207, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 222, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 209, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 155, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 220, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbd54f6a20, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x55dbd54f1b70;
T_4 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55dbd54f31b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55dbd54f30d0_0;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f2b20, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dbd54f2e90, 4;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f2b20, 0, 4;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dbd54f31b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55dbd54f30d0_0;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f2e90, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dbd54f2e90, 4;
    %load/vec4 v0x55dbd54f2be0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f2e90, 0, 4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dbd54ee9c0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55dbd54f48d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54f4460_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55dbd54ee9c0;
T_6 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54f3cf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dbd54f3d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55dbd54f3b00_0;
    %pad/u 1;
    %assign/vec4 v0x55dbd54f3cf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55dbd54f3cf0_0;
    %assign/vec4 v0x55dbd54f3cf0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dbd54ee9c0;
T_7 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f45f0_0;
    %load/vec4 v0x55dbd54f4aa0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55dbd54f33f0_0;
    %assign/vec4 v0x55dbd54f3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54f4460_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55dbd54ee9c0;
T_8 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f42f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55dbd54f45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55dbd54f5720_0;
    %assign/vec4 v0x55dbd54f54c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55dbd54f4520_0;
    %load/vec4 v0x55dbd54f3cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55dbd54f5720_0;
    %assign/vec4 v0x55dbd54f54c0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55dbd54f48d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55dbd54f54c0_0, 0;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dbd54f54c0_0;
    %assign/vec4 v0x55dbd54f54c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dbd54ee9c0;
T_9 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f42f0_0;
    %load/vec4 v0x55dbd54f4140_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54f4460_0, 0;
    %load/vec4 v0x55dbd54f3cf0_0;
    %assign/vec4 v0x55dbd54f33f0_0, 0;
    %load/vec4 v0x55dbd54f43c0_0;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55dbd54f53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55dbd54f54c0_0;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55dbd54f45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55dbd54f5720_0;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55dbd54f4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55dbd54f3cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x55dbd54f5720_0;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x55dbd54f48d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55dbd54f48d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55dbd54f48d0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55dbd54f5920;
T_10 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55dbd54f6100_0;
    %load/vec4 v0x55dbd54f5e00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f5f60, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55dbd54f5e00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55dbd54f5f60, 4;
    %load/vec4 v0x55dbd54f5e00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbd54f5f60, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dbd54ecd80;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbd54eda10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbd54ed930_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd54ed790_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbd54ed500_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x55dbd54ecd80;
T_12 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54ed930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54eda10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd54ed790_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbd54ed500_0, 0;
    %load/vec4 v0x55dbd54ed440_0;
    %load/vec4 v0x55dbd54edad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x55dbd54ed930_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54eda10_0, 0;
    %load/vec4 v0x55dbd54ed790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
    %load/vec4 v0x55dbd54edb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
T_12.7 ;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55dbd54ed850_0;
    %load/vec4 v0x55dbd54ed500_0;
    %part/u 1;
    %assign/vec4 v0x55dbd54eda10_0, 0;
    %load/vec4 v0x55dbd54ed790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
    %load/vec4 v0x55dbd54edb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x55dbd54ed500_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %load/vec4 v0x55dbd54ed930_0;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %load/vec4 v0x55dbd54ed500_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbd54ed500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
T_12.9 ;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54eda10_0, 0;
    %load/vec4 v0x55dbd54ed790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
    %load/vec4 v0x55dbd54edb90_0;
    %load/vec4 v0x55dbd54ed440_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %load/vec4 v0x55dbd54ed930_0;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ed790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbd54ed500_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dbd54ed930_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dbd545d700;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55dbd54ec740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54ec820_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbd54ecb40_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbd54ec660_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbd54ec4c0_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55dbd54ec8e0_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x55dbd545d700;
T_14 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54ecb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbd54ec4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54ec820_0, 0;
    %load/vec4 v0x55dbd54ec8e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55dbd54ec9c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dbd54ec8e0_0, 0, 4;
    %load/vec4 v0x55dbd54ec8e0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbd54eca80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %load/vec4 v0x55dbd54ecb40_0;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %store/vec4 v0x55dbd54ecb40_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x55dbd54ec660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
    %load/vec4 v0x55dbd54ecc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55dbd54ecb40_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
    %load/vec4 v0x55dbd54ec9c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55dbd54ec740_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55dbd54ec4c0_0, 0;
T_14.7 ;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x55dbd54ec660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
    %load/vec4 v0x55dbd54ecc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x55dbd54ec4c0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0x55dbd54ecb40_0;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0x55dbd54ecb40_0, 0;
    %load/vec4 v0x55dbd54ec9c0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55dbd54ec4c0_0;
    %assign/vec4/off/d v0x55dbd54ec740_0, 4, 5;
    %load/vec4 v0x55dbd54ec4c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbd54ec4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
T_14.9 ;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54ec820_0, 0;
    %load/vec4 v0x55dbd54ec660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dbd54ec660_0, 0;
    %load/vec4 v0x55dbd54ecc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0x55dbd54ecb40_0;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0x55dbd54ecb40_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55dbd54bb8b0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54ee190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54ee5b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55dbd54bb8b0;
T_16 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54ee5b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54ee190_0, 0;
    %load/vec4 v0x55dbd54ee0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54ee5b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55dbd54ee5b0_0;
    %assign/vec4 v0x55dbd54ee5b0_0, 0;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55dbd54ee5b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbd54ee190_0, 0;
    %load/vec4 v0x55dbd54edd10_0;
    %pushi/vec4 252, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbd54ee2d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbd54ee5b0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55dbd54ee5b0_0;
    %assign/vec4 v0x55dbd54ee5b0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55dbd54c1620;
T_17 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f7f00_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbd54f7ae0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55dbd54f7c70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55dbd54f8460_0, 0;
    %load/vec4 v0x55dbd54f7c70_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x55dbd54f8170_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55dbd54c1620;
T_18 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f7f00_0;
    %pushi/vec4 253, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbd54f7ae0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55dbd54f7c70_0;
    %assign/vec4 v0x55dbd54f8350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbd54f7500_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55dbd54f8350_0;
    %assign/vec4 v0x55dbd54f8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54f7500_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55dbd54c1620;
T_19 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f78b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dbd54f77f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55dbd54f78b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55dbd54f77f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55dbd54c1620;
T_20 ;
    %wait E_0x55dbd5495e40;
    %load/vec4 v0x55dbd54f7f00_0;
    %pushi/vec4 250, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbd54f7ae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55dbd54f7c70_0;
    %assign/vec4 v0x55dbd54f79a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55dbd54f79a0_0;
    %assign/vec4 v0x55dbd54f79a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55dbd54c4980;
T_21 ;
    %vpi_call 2 6 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dbd54c1620 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55dbd54c4980;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbd54f85d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55dbd54c4980;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0x55dbd54f85d0_0;
    %inv;
    %store/vec4 v0x55dbd54f85d0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55dbd54c4980;
T_24 ;
    %delay 100000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "computer.v";
    "UART/UART.v";
    "UART/rx.v";
    "UART/tx.v";
    "cpu.v";
    "alu.v";
    "alu_controller.v";
    "decoder.v";
    "main_controller.v";
    "regfile.v";
    "data_mem.v";
    "instr_mem.v";
