#*****************************************************************************************
# Vivado (TM) v2022.1_AR000033992 (64-bit)
#
# reference_project.tcl: Tcl script for re-creating project 'reference_project'
#
# Generated by Vivado on Tue Jun 28 09:24:21 CEST 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (reference_project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd"
#    "../src/mpa/packs/pro_pack.vhd"
#    "../src/mpa/operations/add_64.vhd"
#    "../src/mpa/operations/add_sub_64.vhd"
#    "../src/mpa/packs/my_pack.vhd"
#    "../src/mpa/others/mux_4_1.vhd"
#    "../src/mpa/others/mux_1_1.vhd"
#    "../src/mpa/others/mux_5_1.vhd"
#    "../src/mpa/others/mux_auto_phys.vhd"
#    "../src/mpa/others/oper_switchbox.vhd"
#    "../src/mpa/adder/adder_ctrl.vhd"
#    "../src/mpa/adder/adder_data_ranger.vhd"
#    "../src/mpa/others/data_delayer.vhd"
#    "../src/mpa/operations/sub_64.vhd"
#    "../src/mpa/operations/incr_decr_64_wo_cout.vhd"
#    "../src/mpa/adder/adder_carry_add_sub.vhd"
#    "../src/mpa/operations/decr_64_wo_cout.vhd"
#    "../src/mpa/adder/adder_carry_sub.vhd"
#    "../src/mpa/adder/adder.vhd"
#    "../src/mpa/core/common/common_ctrl.vhd"
#    "../src/mpa/core/common/common_switchbox.vhd"
#    "../src/mpa/core/common/common.vhd"
#    "../src/mpa/packs/common_pack.vhd"
#    "../src/mpa/counters/lfsr_counter_down_3_last_1.vhd"
#    "../src/mpa/core/loader/loader.vhd"
#    "../src/mpa/core/loader/loader_bay.vhd"
#    "../src/mpa/counters/lfsr_counter_up.vhd"
#    "../src/mpa/core/loader/unloader.vhd"
#    "../src/mpa/core/cpu/cpu_peripheral_delayer.vhd"
#    "../src/mpa/core/cpu/cpu_prefetch.vhd"
#    "../src/mpa/core/cpu/cpu_mapper_reg.vhd"
#    "../src/mpa/others/or_gate.vhd"
#    "../src/mpa/others/mux_16_1.vhd"
#    "../src/mpa/others/mux_auto_logic.vhd"
#    "../src/mpa/core/cpu/cpu_mapper_swapper.vhd"
#    "../src/mpa/core/cpu/cpu_mapper_swapper_a2m.vhd"
#    "../src/mpa/core/cpu/cpu_mapper_swapper_m2a.vhd"
#    "../src/mpa/core/cpu/cpu_mapper.vhd"
#    "../src/mpa/core/cpu/cpu_blocker.vhd"
#    "../src/mpa/counters/lfsr_counter_down.vhd"
#    "../src/mpa/core/cpu/cpu_cnt_last.vhd"
#    "../src/mpa/core/cpu/cpu_busybox.vhd"
#    "../src/mpa/counters/lfsr_counter_down_4_last_2.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_add_sub_data_last.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_add_sub.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_control_delay.vhd"
#    "../src/mpa/others/ff.vhd"
#    "../src/mpa/counters/lfsr_counter_minus_one.vhd"
#    "../src/mpa/others/or_ff.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_data_organizer.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_size_converter.vhd"
#    "../src/mpa/counters/lfsr_counter_up_down_3_last.vhd"
#    "../src/mpa/counters/lfsr_counter_down_3_last_2_cas.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_cycler_ctrl.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_cycler.vhd"
#    "../src/mpa/counters/lfsr_counter_down_5_last_2.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult_data_last.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_mult.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_unload.vhd"
#    "../src/mpa/core/cpu/cpu_cmc_switch.vhd"
#    "../src/mpa/core/cpu/cpu_cmc.vhd"
#    "../src/mpa/core/cpu/cpu_follower_data_last_switchbox.vhd"
#    "../src/mpa/core/cpu/cpu_follower_reg_observer.vhd"
#    "../src/mpa/others/mux.vhd"
#    "../src/mpa/core/cpu/cpu_follower.vhd"
#    "../src/mpa/core/cpu/cpu_executer.vhd"
#    "../src/mpa/core/cpu/cpu.vhd"
#    "../src/mpa/core/multiplier/mult_sync.vhd"
#    "../src/mpa/core/multiplier/mult_ctrl.vhd"
#    "../src/mpa/core/multiplier/mult_cycle_cropper.vhd"
#    "../src/mpa/operations/mult_64.vhd"
#    "../src/mpa/core/multiplier/mult_diversion.vhd"
#    "../src/mpa/core/multiplier/mult_acc_ip_64.vhd"
#    "../src/mpa/core/multiplier/mult_mux.vhd"
#    "../src/mpa/core/multiplier/mult_part_adder.vhd"
#    "../src/mpa/operations/incr_64_wo_cout.vhd"
#    "../src/mpa/core/multiplier/mult_carry_add.vhd"
#    "../src/mpa/core/multiplier/multiplier.vhd"
#    "../src/mpa/core/register/reg_address_selector.vhd"
#    "../src/mpa/others/switchbox_x2_extra.vhd"
#    "../src/mpa/others/switchbox_x4_extra.vhd"
#    "../src/mpa/core/register/reg_switchbox.vhd"
#    "../src/mpa/core/register/reg_driver.vhd"
#    "../src/mpa/others/my_bram.vhd"
#    "../src/mpa/core/register/reg_selector.vhd"
#    "../src/mpa/core/register/reg_write_addr.vhd"
#    "../src/mpa/counters/lfsr_counter.vhd"
#    "../src/mpa/core/register/reg_addressing_unit.vhd"
#    "../src/mpa/core/register/reg_ctrl.vhd"
#    "../src/mpa/core/register/reg_base.vhd"
#    "../src/mpa/core/register/register_single.vhd"
#    "../src/mpa/core/core.vhd"
##    "../src/mpa/design_1_wrapper.v"
#    "../src/mpa/PG_CPU/AxiStream2Axi/AxiStream2Axi.vhd"
#    "../src/mpa/packs/test_pack.vhd"
#    "../src/mpa/counters/lfsr_counter_up_down_with_last.vhd"
#    "../src/mpa/counters/lfsr_counter_up_down_with_last_cas.vhd"
#    "../src/mpa/counters/lfsr_counter_down_size_with_last.vhd"
#    "../src/mpa/counters/lfsr_counter_down_4_last_1.vhd"
#    "../src/mpa/counters/lfsr_counter_minus_two.vhd"
#    "../src/mpa/hdl/BinaryCounter.vhd"
#    "../src/mpa/others/mux_2_1.vhd"
#    "../src/mpa/others/mux_8_1.vhd"
#    "../src/mpa/others/switchbox_x4_last.vhd"
#    "../src/mpa/others/my_pll.vhd"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/packs/pro_pack.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/add_64.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/add_sub_64.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/packs/my_pack.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_4_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_1_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_5_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_auto_phys.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/oper_switchbox.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/adder/adder_ctrl.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/adder/adder_data_ranger.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/data_delayer.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/sub_64.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/incr_decr_64_wo_cout.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/adder/adder_carry_add_sub.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/decr_64_wo_cout.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/adder/adder_carry_sub.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/adder/adder.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/common/common_ctrl.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/common/common_switchbox.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/common/common.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/packs/common_pack.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_3_last_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/loader/loader.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/loader/loader_bay.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_up.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/loader/unloader.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_peripheral_delayer.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_prefetch.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_mapper_reg.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/or_gate.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_16_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_auto_logic.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_mapper_swapper.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_mapper_swapper_a2m.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_mapper_swapper_m2a.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_mapper.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_blocker.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cnt_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_busybox.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_4_last_2.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_add_sub_data_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_add_sub.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_control_delay.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/ff.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_minus_one.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/or_ff.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_data_organizer.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_size_converter.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_up_down_3_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_3_last_2_cas.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_cycler_ctrl.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_cycler.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_5_last_2.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult_data_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_mult.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_unload.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc_switch.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_cmc.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_follower_data_last_switchbox.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_follower_reg_observer.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_follower.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu_executer.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/cpu/cpu.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_sync.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_ctrl.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_cycle_cropper.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/mult_64.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_diversion.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_acc_ip_64.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_mux.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_part_adder.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/operations/incr_64_wo_cout.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/mult_carry_add.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/multiplier/multiplier.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_address_selector.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/switchbox_x2_extra.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/switchbox_x4_extra.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_switchbox.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_driver.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/my_bram.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_selector.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_write_addr.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_addressing_unit.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_ctrl.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/reg_base.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/register/register_single.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/core/core.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/PG_CPU/AxiStream2Axi/AxiStream2Axi.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/packs/test_pack.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_up_down_with_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_up_down_with_last_cas.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_size_with_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_down_4_last_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/counters/lfsr_counter_minus_two.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/hdl/BinaryCounter.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_2_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/mux_8_1.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/switchbox_x4_last.vhd"]"\
 "[file normalize "$origin_dir/../src/mpa/others/my_pll.vhd"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "reference_project"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "reference_project.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z100ffg900-2

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "aldec.com:tysom_2_7z100:part0:1.1" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "tysom_2_7z100" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "target_simulator" -value "Riviera" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "27" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "25" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "27" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "27" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "27" -objects $obj
set_property -name "webtalk.riviera_launch_sim" -value "16" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "27" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "27" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/packs/pro_pack.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/add_64.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/add_sub_64.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/packs/my_pack.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_4_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_1_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_5_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_auto_phys.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/oper_switchbox.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/adder/adder_ctrl.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/adder/adder_data_ranger.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/data_delayer.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/sub_64.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/incr_decr_64_wo_cout.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/adder/adder_carry_add_sub.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/decr_64_wo_cout.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/adder/adder_carry_sub.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/adder/adder.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/common/common_ctrl.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/common/common_switchbox.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/common/common.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/packs/common_pack.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_3_last_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/loader/loader.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/loader/loader_bay.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_up.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/loader/unloader.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_peripheral_delayer.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_prefetch.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_mapper_reg.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/or_gate.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_16_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_auto_logic.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_mapper_swapper.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_mapper_swapper_a2m.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_mapper_swapper_m2a.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_mapper.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_blocker.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cnt_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_busybox.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_4_last_2.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_add_sub_data_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_add_sub.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_control_delay.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/ff.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_minus_one.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/or_ff.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_data_organizer.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_size_converter.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_up_down_3_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_3_last_2_cas.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_cycler_ctrl.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_cycler.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_5_last_2.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult_data_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_mult.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_unload.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc_switch.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_cmc.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_follower_data_last_switchbox.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_follower_reg_observer.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_follower.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu_executer.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/cpu/cpu.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_sync.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_ctrl.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_cycle_cropper.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/mult_64.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_diversion.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_acc_ip_64.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_mux.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_part_adder.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/operations/incr_64_wo_cout.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/mult_carry_add.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/multiplier/multiplier.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_address_selector.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/switchbox_x2_extra.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/switchbox_x4_extra.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_switchbox.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_driver.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/my_bram.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_selector.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_write_addr.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_addressing_unit.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_ctrl.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/reg_base.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/register/register_single.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/core/core.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/PG_CPU/AxiStream2Axi/AxiStream2Axi.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/packs/test_pack.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_up_down_with_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_up_down_with_last_cas.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_size_with_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_down_4_last_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/counters/lfsr_counter_minus_two.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/hdl/BinaryCounter.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_2_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/mux_8_1.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/switchbox_x4_last.vhd"]\
 [file normalize "${origin_dir}/../src/mpa/others/my_pll.vhd"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "Axi2AxiStream/Axi2AxiStream.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "packs/pro_pack.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/add_64.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/add_sub_64.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "packs/my_pack.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_4_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_1_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_5_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_auto_phys.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/oper_switchbox.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "adder/adder_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "adder/adder_data_ranger.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/data_delayer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/sub_64.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/incr_decr_64_wo_cout.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "adder/adder_carry_add_sub.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/decr_64_wo_cout.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "adder/adder_carry_sub.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "adder/adder.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/common_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/common_switchbox.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/common.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "packs/common_pack.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_3_last_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "loader/loader.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "loader/loader_bay.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_up.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "loader/unloader.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_peripheral_delayer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_prefetch.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_mapper_reg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/or_gate.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_16_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_auto_logic.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_mapper_swapper.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_mapper_swapper_a2m.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_mapper_swapper_m2a.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_mapper.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_blocker.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cnt_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_busybox.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_4_last_2.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_add_sub_data_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_add_sub.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_control_delay.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/ff.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_minus_one.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/or_ff.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_data_organizer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_size_converter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_up_down_3_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_3_last_2_cas.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_cycler_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_cycler.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_5_last_2.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult_data_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_mult.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_unload.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc_switch.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_cmc.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_follower_data_last_switchbox.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_follower_reg_observer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_follower.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu_executer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "cpu/cpu.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_sync.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_cycle_cropper.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/mult_64.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_diversion.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_acc_ip_64.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_mux.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_part_adder.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "operations/incr_64_wo_cout.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/mult_carry_add.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "multiplier/multiplier.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_address_selector.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/switchbox_x2_extra.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/switchbox_x4_extra.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_switchbox.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_driver.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/my_bram.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_selector.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_write_addr.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_addressing_unit.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/reg_base.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "register/register_single.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "core/core.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "AxiStream2Axi/AxiStream2Axi.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "packs/test_pack.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_up_down_with_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_up_down_with_last_cas.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_size_with_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_down_4_last_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "counters/lfsr_counter_minus_two.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "hdl/BinaryCounter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_2_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/mux_8_1.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/switchbox_x4_last.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "others/my_pll.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Empty (no sources present)

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "generate_scripts_only" -value "1" -objects $obj
set_property -name "riviera.compile.vhdl_relax" -value "1" -objects $obj
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files Axi2AxiStream.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd
}
if { [get_files Axi2AxiStream.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd
}
if { [get_files Axi2AxiStream.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/PG_CPU/Axi2AxiStream/Axi2AxiStream.vhd
}
if { [get_files pro_pack.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/packs/pro_pack.vhd
}
if { [get_files add_64.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/add_64.vhd
}
if { [get_files add_sub_64.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/add_sub_64.vhd
}
if { [get_files my_pack.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/packs/my_pack.vhd
}
if { [get_files mux_4_1.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_4_1.vhd
}
if { [get_files mux_1_1.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_1_1.vhd
}
if { [get_files mux_5_1.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_5_1.vhd
}
if { [get_files mux_auto_phys.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_auto_phys.vhd
}
if { [get_files oper_switchbox.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/oper_switchbox.vhd
}
if { [get_files adder_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/adder/adder_ctrl.vhd
}
if { [get_files adder_data_ranger.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/adder/adder_data_ranger.vhd
}
if { [get_files data_delayer.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/data_delayer.vhd
}
if { [get_files sub_64.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/sub_64.vhd
}
if { [get_files incr_decr_64_wo_cout.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/incr_decr_64_wo_cout.vhd
}
if { [get_files adder_carry_add_sub.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/adder/adder_carry_add_sub.vhd
}
if { [get_files decr_64_wo_cout.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/decr_64_wo_cout.vhd
}
if { [get_files adder_carry_sub.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/adder/adder_carry_sub.vhd
}
if { [get_files adder.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/adder/adder.vhd
}
if { [get_files common_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/common/common_ctrl.vhd
}
if { [get_files common_switchbox.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/common/common_switchbox.vhd
}
if { [get_files common.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/common/common.vhd
}
if { [get_files common_pack.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/packs/common_pack.vhd
}
if { [get_files lfsr_counter_down_3_last_1.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_down_3_last_1.vhd
}
if { [get_files loader.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/loader/loader.vhd
}
if { [get_files loader_bay.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/loader/loader_bay.vhd
}
if { [get_files lfsr_counter_up.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_up.vhd
}
if { [get_files unloader.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/loader/unloader.vhd
}
if { [get_files cpu_peripheral_delayer.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_peripheral_delayer.vhd
}
if { [get_files cpu_prefetch.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_prefetch.vhd
}
if { [get_files cpu_mapper_reg.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_mapper_reg.vhd
}
if { [get_files or_gate.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/or_gate.vhd
}
if { [get_files mux_16_1.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_16_1.vhd
}
if { [get_files mux_auto_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux_auto_logic.vhd
}
if { [get_files cpu_mapper_swapper.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_mapper_swapper.vhd
}
if { [get_files cpu_mapper_swapper_a2m.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_mapper_swapper_a2m.vhd
}
if { [get_files cpu_mapper_swapper_m2a.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_mapper_swapper_m2a.vhd
}
if { [get_files cpu_mapper.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_mapper.vhd
}
if { [get_files cpu_blocker.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_blocker.vhd
}
if { [get_files lfsr_counter_down.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_down.vhd
}
if { [get_files cpu_cnt_last.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cnt_last.vhd
}
if { [get_files cpu_busybox.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_busybox.vhd
}
if { [get_files lfsr_counter_down_4_last_2.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_down_4_last_2.vhd
}
if { [get_files cpu_cmc_add_sub_data_last.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_add_sub_data_last.vhd
}
if { [get_files cpu_cmc_add_sub.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_add_sub.vhd
}
if { [get_files cpu_cmc_mult_control_delay.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_control_delay.vhd
}
if { [get_files ff.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/ff.vhd
}
if { [get_files lfsr_counter_minus_one.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_minus_one.vhd
}
if { [get_files or_ff.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/or_ff.vhd
}
if { [get_files cpu_cmc_mult_data_organizer.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_data_organizer.vhd
}
if { [get_files cpu_cmc_mult_size_converter.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_size_converter.vhd
}
if { [get_files lfsr_counter_up_down_3_last.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_up_down_3_last.vhd
}
if { [get_files lfsr_counter_down_3_last_2_cas.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_down_3_last_2_cas.vhd
}
if { [get_files cpu_cmc_mult_cycler_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_cycler_ctrl.vhd
}
if { [get_files cpu_cmc_mult_cycler.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_cycler.vhd
}
if { [get_files lfsr_counter_down_5_last_2.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter_down_5_last_2.vhd
}
if { [get_files cpu_cmc_mult_data_last.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult_data_last.vhd
}
if { [get_files cpu_cmc_mult.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_mult.vhd
}
if { [get_files cpu_cmc_unload.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_unload.vhd
}
if { [get_files cpu_cmc_switch.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc_switch.vhd
}
if { [get_files cpu_cmc.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_cmc.vhd
}
if { [get_files cpu_follower_data_last_switchbox.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_follower_data_last_switchbox.vhd
}
if { [get_files cpu_follower_reg_observer.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_follower_reg_observer.vhd
}
if { [get_files mux.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/mux.vhd
}
if { [get_files cpu_follower.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_follower.vhd
}
if { [get_files cpu_executer.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu_executer.vhd
}
if { [get_files cpu.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/cpu/cpu.vhd
}
if { [get_files mult_sync.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_sync.vhd
}
if { [get_files mult_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_ctrl.vhd
}
if { [get_files mult_cycle_cropper.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_cycle_cropper.vhd
}
if { [get_files mult_64.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/mult_64.vhd
}
if { [get_files mult_diversion.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_diversion.vhd
}
if { [get_files mult_acc_ip_64.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_acc_ip_64.vhd
}
if { [get_files mult_mux.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_mux.vhd
}
if { [get_files mult_part_adder.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_part_adder.vhd
}
if { [get_files incr_64_wo_cout.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/operations/incr_64_wo_cout.vhd
}
if { [get_files mult_carry_add.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/mult_carry_add.vhd
}
if { [get_files multiplier.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/multiplier/multiplier.vhd
}
if { [get_files reg_address_selector.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_address_selector.vhd
}
if { [get_files switchbox_x2_extra.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/switchbox_x2_extra.vhd
}
if { [get_files switchbox_x4_extra.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/switchbox_x4_extra.vhd
}
if { [get_files reg_switchbox.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_switchbox.vhd
}
if { [get_files reg_driver.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_driver.vhd
}
if { [get_files my_bram.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/others/my_bram.vhd
}
if { [get_files reg_selector.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_selector.vhd
}
if { [get_files reg_write_addr.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_write_addr.vhd
}
if { [get_files lfsr_counter.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/counters/lfsr_counter.vhd
}
if { [get_files reg_addressing_unit.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_addressing_unit.vhd
}
if { [get_files reg_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_ctrl.vhd
}
if { [get_files reg_base.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/reg_base.vhd
}
if { [get_files register_single.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/register/register_single.vhd
}
if { [get_files core.vhd] == "" } {
  import_files -quiet -fileset sources_1 ../src/mpa/core/core.vhd
}


# Proc to create BD design_1
proc cr_bd_design_1 { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# Axi2AxiStream, Axi2AxiStream, Axi2AxiStream, core



  # CHANGE DESIGN NAME HERE
  set design_name design_1

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_fifo_mm_s:4.2\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:axis_clock_converter:1.1\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:axis_dwidth_converter:1.1\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconcat:2.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  Axi2AxiStream\
  Axi2AxiStream\
  Axi2AxiStream\
  core\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set leds_4bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits ]

  set switch_8bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 switch_8bits ]


  # Create ports

  # Create instance: Axi2AxiStream_a, and set properties
  set block_name Axi2AxiStream
  set block_cell_name Axi2AxiStream_a
  if { [catch {set Axi2AxiStream_a [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Axi2AxiStream_a eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.AXI4_DATA_WIDTH {32} \
   CONFIG.AXI_STREAM_DATA_WIDTH {64} \
 ] $Axi2AxiStream_a

  # Create instance: Axi2AxiStream_b, and set properties
  set block_name Axi2AxiStream
  set block_cell_name Axi2AxiStream_b
  if { [catch {set Axi2AxiStream_b [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Axi2AxiStream_b eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.AXI4_DATA_WIDTH {32} \
   CONFIG.AXI_STREAM_DATA_WIDTH {64} \
 ] $Axi2AxiStream_b

  # Create instance: Axi2AxiStream_c, and set properties
  set block_name Axi2AxiStream
  set block_cell_name Axi2AxiStream_c
  if { [catch {set Axi2AxiStream_c [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Axi2AxiStream_c eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.AXI4_DATA_WIDTH {32} \
   CONFIG.AXI_STREAM_DATA_WIDTH {64} \
 ] $Axi2AxiStream_c

  # Create instance: axi_fifo_mm_s_o, and set properties
  set axi_fifo_mm_s_o [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_o ]
  set_property -dict [ list \
   CONFIG.C_USE_TX_CTRL {0} \
   CONFIG.C_USE_TX_DATA {0} \
 ] $axi_fifo_mm_s_o

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.GPIO_BOARD_INTERFACE {switch_8bits} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $axi_gpio_0

  # Create instance: axi_gpio_1, and set properties
  set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
  set_property -dict [ list \
   CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} \
   CONFIG.USE_BOARD_FLOW {true} \
 ] $axi_gpio_1

  # Create instance: axi_smc, and set properties
  set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
  set_property -dict [ list \
   CONFIG.NUM_MI {6} \
   CONFIG.NUM_SI {1} \
 ] $axi_smc

  # Create instance: axis_clock_converter_o, and set properties
  set axis_clock_converter_o [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_o ]

  # Create instance: axis_data_fifo_a, and set properties
  set axis_data_fifo_a [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_a ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {512} \
   CONFIG.IS_ACLK_ASYNC {1} \
 ] $axis_data_fifo_a

  # Create instance: axis_data_fifo_b, and set properties
  set axis_data_fifo_b [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_b ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {512} \
   CONFIG.IS_ACLK_ASYNC {1} \
 ] $axis_data_fifo_b

  # Create instance: axis_data_fifo_c, and set properties
  set axis_data_fifo_c [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_c ]
  set_property -dict [ list \
   CONFIG.FIFO_DEPTH {1024} \
   CONFIG.IS_ACLK_ASYNC {1} \
 ] $axis_data_fifo_c

  # Create instance: axis_dwidth_converter_o, and set properties
  set axis_dwidth_converter_o [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_o ]
  set_property -dict [ list \
   CONFIG.M_TDATA_NUM_BYTES {4} \
 ] $axis_dwidth_converter_o

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [ list \
   CONFIG.CLKOUT1_JITTER {114.829} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
   CONFIG.RESET_PORT {resetn} \
   CONFIG.RESET_TYPE {ACTIVE_LOW} \
 ] $clk_wiz_0

  # Create instance: core_0, and set properties
  set block_name core
  set block_cell_name core_0
  if { [catch {set core_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $core_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.g_ctrl_width {8} \
   CONFIG.g_data_width {64} \
 ] $core_0

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
 ] [get_bd_intf_pins /core_0/m00_axis]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {200000000} \
  ] [get_bd_intf_pins /core_0/s00_ctrl_axis]
 
  set_property -dict [ list \
    CONFIG.FREQ_HZ {200000000} \
  ] [get_bd_intf_pins /core_0/s00a_axis]
 
  set_property -dict [ list \
    CONFIG.FREQ_HZ {200000000} \
  ] [get_bd_intf_pins /core_0/s00b_axis]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
   CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {800.000000} \
   CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
   CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
   CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {150.000000} \
   CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {133.333344} \
   CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
   CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {800} \
   CONFIG.PCW_ARMPLL_CTRL_FBDIV {32} \
   CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
   CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
   CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
   CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
   CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
   CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
   CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
   CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
   CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
   CONFIG.PCW_CLK0_FREQ {150000000} \
   CONFIG.PCW_CLK1_FREQ {200000000} \
   CONFIG.PCW_CLK2_FREQ {10000000} \
   CONFIG.PCW_CLK3_FREQ {10000000} \
   CONFIG.PCW_CORE0_FIQ_INTR {0} \
   CONFIG.PCW_CORE0_IRQ_INTR {0} \
   CONFIG.PCW_CORE1_FIQ_INTR {0} \
   CONFIG.PCW_CORE1_IRQ_INTR {0} \
   CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {800} \
   CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1600.000} \
   CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
   CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50.000000} \
   CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
   CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
   CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
   CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
   CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
   CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
   CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
   CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DM_WIDTH {4} \
   CONFIG.PCW_DQS_WIDTH {4} \
   CONFIG.PCW_DQ_WIDTH {32} \
   CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
   CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
   CONFIG.PCW_ENET0_GRP_MDIO_IO {EMIO} \
   CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
   CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET0_RESET_ENABLE {1} \
   CONFIG.PCW_ENET0_RESET_IO {MIO 51} \
   CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
   CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
   CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
   CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET1_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_ENABLE {1} \
   CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
   CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_EN_4K_TIMER {0} \
   CONFIG.PCW_EN_CAN0 {0} \
   CONFIG.PCW_EN_CAN1 {0} \
   CONFIG.PCW_EN_CLK0_PORT {1} \
   CONFIG.PCW_EN_CLK1_PORT {1} \
   CONFIG.PCW_EN_CLK2_PORT {0} \
   CONFIG.PCW_EN_CLK3_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
   CONFIG.PCW_EN_DDR {1} \
   CONFIG.PCW_EN_EMIO_CAN0 {0} \
   CONFIG.PCW_EN_EMIO_CAN1 {0} \
   CONFIG.PCW_EN_EMIO_CD_SDIO0 {1} \
   CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_ENET0 {0} \
   CONFIG.PCW_EN_EMIO_ENET1 {0} \
   CONFIG.PCW_EN_EMIO_GPIO {0} \
   CONFIG.PCW_EN_EMIO_I2C0 {0} \
   CONFIG.PCW_EN_EMIO_I2C1 {0} \
   CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
   CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
   CONFIG.PCW_EN_EMIO_PJTAG {0} \
   CONFIG.PCW_EN_EMIO_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_SPI0 {0} \
   CONFIG.PCW_EN_EMIO_SPI1 {0} \
   CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
   CONFIG.PCW_EN_EMIO_TRACE {0} \
   CONFIG.PCW_EN_EMIO_TTC0 {1} \
   CONFIG.PCW_EN_EMIO_TTC1 {0} \
   CONFIG.PCW_EN_EMIO_UART0 {0} \
   CONFIG.PCW_EN_EMIO_UART1 {0} \
   CONFIG.PCW_EN_EMIO_WDT {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO0 {1} \
   CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
   CONFIG.PCW_EN_ENET0 {1} \
   CONFIG.PCW_EN_ENET1 {0} \
   CONFIG.PCW_EN_GPIO {1} \
   CONFIG.PCW_EN_I2C0 {1} \
   CONFIG.PCW_EN_I2C1 {0} \
   CONFIG.PCW_EN_MODEM_UART0 {0} \
   CONFIG.PCW_EN_MODEM_UART1 {0} \
   CONFIG.PCW_EN_PJTAG {0} \
   CONFIG.PCW_EN_PTP_ENET0 {0} \
   CONFIG.PCW_EN_PTP_ENET1 {0} \
   CONFIG.PCW_EN_QSPI {1} \
   CONFIG.PCW_EN_RST0_PORT {1} \
   CONFIG.PCW_EN_RST1_PORT {0} \
   CONFIG.PCW_EN_RST2_PORT {0} \
   CONFIG.PCW_EN_RST3_PORT {0} \
   CONFIG.PCW_EN_SDIO0 {1} \
   CONFIG.PCW_EN_SDIO1 {0} \
   CONFIG.PCW_EN_SMC {0} \
   CONFIG.PCW_EN_SPI0 {0} \
   CONFIG.PCW_EN_SPI1 {0} \
   CONFIG.PCW_EN_TRACE {0} \
   CONFIG.PCW_EN_TTC0 {1} \
   CONFIG.PCW_EN_TTC1 {0} \
   CONFIG.PCW_EN_UART0 {1} \
   CONFIG.PCW_EN_UART1 {1} \
   CONFIG.PCW_EN_USB0 {1} \
   CONFIG.PCW_EN_USB1 {0} \
   CONFIG.PCW_EN_WDT {0} \
   CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {7} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
   CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
   CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
   CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {150} \
   CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
   CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
   CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
   CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
   CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
   CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
   CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
   CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
   CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
   CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
   CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
   CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
   CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
   CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
   CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
   CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
   CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
   CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
   CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
   CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
   CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
   CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
   CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
   CONFIG.PCW_I2C0_I2C0_IO {MIO 14 .. 15} \
   CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_I2C0_RESET_ENABLE {0} \
   CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
   CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
   CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C1_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {133.333328} \
   CONFIG.PCW_I2C_RESET_ENABLE {1} \
   CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
   CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
   CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
   CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
   CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
   CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
   CONFIG.PCW_IRQ_F2P_INTR {1} \
   CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
   CONFIG.PCW_MIO_0_DIRECTION {inout} \
   CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_0_PULLUP {enabled} \
   CONFIG.PCW_MIO_0_SLEW {slow} \
   CONFIG.PCW_MIO_10_DIRECTION {in} \
   CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_10_PULLUP {enabled} \
   CONFIG.PCW_MIO_10_SLEW {slow} \
   CONFIG.PCW_MIO_11_DIRECTION {out} \
   CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_11_PULLUP {enabled} \
   CONFIG.PCW_MIO_11_SLEW {slow} \
   CONFIG.PCW_MIO_12_DIRECTION {out} \
   CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_12_PULLUP {enabled} \
   CONFIG.PCW_MIO_12_SLEW {slow} \
   CONFIG.PCW_MIO_13_DIRECTION {in} \
   CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_13_PULLUP {enabled} \
   CONFIG.PCW_MIO_13_SLEW {slow} \
   CONFIG.PCW_MIO_14_DIRECTION {inout} \
   CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_14_PULLUP {enabled} \
   CONFIG.PCW_MIO_14_SLEW {slow} \
   CONFIG.PCW_MIO_15_DIRECTION {inout} \
   CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_15_PULLUP {enabled} \
   CONFIG.PCW_MIO_15_SLEW {slow} \
   CONFIG.PCW_MIO_16_DIRECTION {out} \
   CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_16_PULLUP {enabled} \
   CONFIG.PCW_MIO_16_SLEW {slow} \
   CONFIG.PCW_MIO_17_DIRECTION {out} \
   CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_17_PULLUP {enabled} \
   CONFIG.PCW_MIO_17_SLEW {slow} \
   CONFIG.PCW_MIO_18_DIRECTION {out} \
   CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_18_PULLUP {enabled} \
   CONFIG.PCW_MIO_18_SLEW {slow} \
   CONFIG.PCW_MIO_19_DIRECTION {out} \
   CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_19_PULLUP {enabled} \
   CONFIG.PCW_MIO_19_SLEW {slow} \
   CONFIG.PCW_MIO_1_DIRECTION {out} \
   CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_1_PULLUP {enabled} \
   CONFIG.PCW_MIO_1_SLEW {slow} \
   CONFIG.PCW_MIO_20_DIRECTION {out} \
   CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_20_PULLUP {enabled} \
   CONFIG.PCW_MIO_20_SLEW {slow} \
   CONFIG.PCW_MIO_21_DIRECTION {out} \
   CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_21_PULLUP {enabled} \
   CONFIG.PCW_MIO_21_SLEW {slow} \
   CONFIG.PCW_MIO_22_DIRECTION {in} \
   CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_22_PULLUP {enabled} \
   CONFIG.PCW_MIO_22_SLEW {slow} \
   CONFIG.PCW_MIO_23_DIRECTION {in} \
   CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_23_PULLUP {enabled} \
   CONFIG.PCW_MIO_23_SLEW {slow} \
   CONFIG.PCW_MIO_24_DIRECTION {in} \
   CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_24_PULLUP {enabled} \
   CONFIG.PCW_MIO_24_SLEW {slow} \
   CONFIG.PCW_MIO_25_DIRECTION {in} \
   CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_25_PULLUP {enabled} \
   CONFIG.PCW_MIO_25_SLEW {slow} \
   CONFIG.PCW_MIO_26_DIRECTION {in} \
   CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_26_PULLUP {enabled} \
   CONFIG.PCW_MIO_26_SLEW {slow} \
   CONFIG.PCW_MIO_27_DIRECTION {in} \
   CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_27_PULLUP {enabled} \
   CONFIG.PCW_MIO_27_SLEW {slow} \
   CONFIG.PCW_MIO_28_DIRECTION {inout} \
   CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_28_PULLUP {enabled} \
   CONFIG.PCW_MIO_28_SLEW {slow} \
   CONFIG.PCW_MIO_29_DIRECTION {in} \
   CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_29_PULLUP {enabled} \
   CONFIG.PCW_MIO_29_SLEW {slow} \
   CONFIG.PCW_MIO_2_DIRECTION {inout} \
   CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_2_PULLUP {disabled} \
   CONFIG.PCW_MIO_2_SLEW {slow} \
   CONFIG.PCW_MIO_30_DIRECTION {out} \
   CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_30_PULLUP {enabled} \
   CONFIG.PCW_MIO_30_SLEW {slow} \
   CONFIG.PCW_MIO_31_DIRECTION {in} \
   CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_31_PULLUP {enabled} \
   CONFIG.PCW_MIO_31_SLEW {slow} \
   CONFIG.PCW_MIO_32_DIRECTION {inout} \
   CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_32_PULLUP {enabled} \
   CONFIG.PCW_MIO_32_SLEW {slow} \
   CONFIG.PCW_MIO_33_DIRECTION {inout} \
   CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_33_PULLUP {enabled} \
   CONFIG.PCW_MIO_33_SLEW {slow} \
   CONFIG.PCW_MIO_34_DIRECTION {inout} \
   CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_34_PULLUP {enabled} \
   CONFIG.PCW_MIO_34_SLEW {slow} \
   CONFIG.PCW_MIO_35_DIRECTION {inout} \
   CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_35_PULLUP {enabled} \
   CONFIG.PCW_MIO_35_SLEW {slow} \
   CONFIG.PCW_MIO_36_DIRECTION {in} \
   CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_36_PULLUP {enabled} \
   CONFIG.PCW_MIO_36_SLEW {slow} \
   CONFIG.PCW_MIO_37_DIRECTION {inout} \
   CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_37_PULLUP {enabled} \
   CONFIG.PCW_MIO_37_SLEW {slow} \
   CONFIG.PCW_MIO_38_DIRECTION {inout} \
   CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_38_PULLUP {enabled} \
   CONFIG.PCW_MIO_38_SLEW {slow} \
   CONFIG.PCW_MIO_39_DIRECTION {inout} \
   CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_39_PULLUP {enabled} \
   CONFIG.PCW_MIO_39_SLEW {slow} \
   CONFIG.PCW_MIO_3_DIRECTION {inout} \
   CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_3_PULLUP {disabled} \
   CONFIG.PCW_MIO_3_SLEW {slow} \
   CONFIG.PCW_MIO_40_DIRECTION {inout} \
   CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_40_PULLUP {enabled} \
   CONFIG.PCW_MIO_40_SLEW {slow} \
   CONFIG.PCW_MIO_41_DIRECTION {inout} \
   CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_41_PULLUP {enabled} \
   CONFIG.PCW_MIO_41_SLEW {slow} \
   CONFIG.PCW_MIO_42_DIRECTION {inout} \
   CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_42_PULLUP {enabled} \
   CONFIG.PCW_MIO_42_SLEW {slow} \
   CONFIG.PCW_MIO_43_DIRECTION {inout} \
   CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_43_PULLUP {enabled} \
   CONFIG.PCW_MIO_43_SLEW {slow} \
   CONFIG.PCW_MIO_44_DIRECTION {inout} \
   CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_44_PULLUP {enabled} \
   CONFIG.PCW_MIO_44_SLEW {slow} \
   CONFIG.PCW_MIO_45_DIRECTION {inout} \
   CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_45_PULLUP {enabled} \
   CONFIG.PCW_MIO_45_SLEW {slow} \
   CONFIG.PCW_MIO_46_DIRECTION {inout} \
   CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_46_PULLUP {enabled} \
   CONFIG.PCW_MIO_46_SLEW {slow} \
   CONFIG.PCW_MIO_47_DIRECTION {inout} \
   CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_47_PULLUP {enabled} \
   CONFIG.PCW_MIO_47_SLEW {slow} \
   CONFIG.PCW_MIO_48_DIRECTION {inout} \
   CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_48_PULLUP {enabled} \
   CONFIG.PCW_MIO_48_SLEW {slow} \
   CONFIG.PCW_MIO_49_DIRECTION {inout} \
   CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_49_PULLUP {enabled} \
   CONFIG.PCW_MIO_49_SLEW {slow} \
   CONFIG.PCW_MIO_4_DIRECTION {inout} \
   CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_4_PULLUP {disabled} \
   CONFIG.PCW_MIO_4_SLEW {slow} \
   CONFIG.PCW_MIO_50_DIRECTION {inout} \
   CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_50_PULLUP {enabled} \
   CONFIG.PCW_MIO_50_SLEW {slow} \
   CONFIG.PCW_MIO_51_DIRECTION {out} \
   CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_51_PULLUP {enabled} \
   CONFIG.PCW_MIO_51_SLEW {slow} \
   CONFIG.PCW_MIO_52_DIRECTION {inout} \
   CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_52_PULLUP {enabled} \
   CONFIG.PCW_MIO_52_SLEW {slow} \
   CONFIG.PCW_MIO_53_DIRECTION {inout} \
   CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_53_PULLUP {enabled} \
   CONFIG.PCW_MIO_53_SLEW {slow} \
   CONFIG.PCW_MIO_5_DIRECTION {inout} \
   CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_5_PULLUP {disabled} \
   CONFIG.PCW_MIO_5_SLEW {slow} \
   CONFIG.PCW_MIO_6_DIRECTION {out} \
   CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_6_PULLUP {disabled} \
   CONFIG.PCW_MIO_6_SLEW {slow} \
   CONFIG.PCW_MIO_7_DIRECTION {out} \
   CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_7_PULLUP {disabled} \
   CONFIG.PCW_MIO_7_SLEW {slow} \
   CONFIG.PCW_MIO_8_DIRECTION {out} \
   CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_8_PULLUP {disabled} \
   CONFIG.PCW_MIO_8_SLEW {slow} \
   CONFIG.PCW_MIO_9_DIRECTION {out} \
   CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_9_PULLUP {enabled} \
   CONFIG.PCW_MIO_9_SLEW {slow} \
   CONFIG.PCW_MIO_PRIMITIVE {54} \
   CONFIG.PCW_MIO_TREE_PERIPHERALS {\
GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI\
Flash#Quad SPI Flash#GPIO#GPIO#USB Reset#UART 0#UART 0#UART 1#UART 1#I2C 0#I2C\
0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet\
0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB\
0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#ENET Reset#GPIO#GPIO} \
   CONFIG.PCW_MIO_TREE_SIGNALS {\
gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#reset#rx#tx#tx#rx#scl#sda#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#reset#gpio[52]#gpio[53]} \
   CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
   CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
   CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
   CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
   CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
   CONFIG.PCW_NAND_CYCLES_T_AR {1} \
   CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
   CONFIG.PCW_NAND_CYCLES_T_RC {11} \
   CONFIG.PCW_NAND_CYCLES_T_REA {1} \
   CONFIG.PCW_NAND_CYCLES_T_RR {1} \
   CONFIG.PCW_NAND_CYCLES_T_WC {11} \
   CONFIG.PCW_NAND_CYCLES_T_WP {1} \
   CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
   CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_CS0_T_PC {1} \
   CONFIG.PCW_NOR_CS0_T_RC {11} \
   CONFIG.PCW_NOR_CS0_T_TR {1} \
   CONFIG.PCW_NOR_CS0_T_WC {11} \
   CONFIG.PCW_NOR_CS0_T_WP {1} \
   CONFIG.PCW_NOR_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_CS1_T_PC {1} \
   CONFIG.PCW_NOR_CS1_T_RC {11} \
   CONFIG.PCW_NOR_CS1_T_TR {1} \
   CONFIG.PCW_NOR_CS1_T_WC {11} \
   CONFIG.PCW_NOR_CS1_T_WP {1} \
   CONFIG.PCW_NOR_CS1_WE_TIME {0} \
   CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
   CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
   CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
   CONFIG.PCW_P2F_CAN0_INTR {0} \
   CONFIG.PCW_P2F_CAN1_INTR {0} \
   CONFIG.PCW_P2F_CTI_INTR {0} \
   CONFIG.PCW_P2F_DMAC0_INTR {0} \
   CONFIG.PCW_P2F_DMAC1_INTR {0} \
   CONFIG.PCW_P2F_DMAC2_INTR {0} \
   CONFIG.PCW_P2F_DMAC3_INTR {0} \
   CONFIG.PCW_P2F_DMAC4_INTR {0} \
   CONFIG.PCW_P2F_DMAC5_INTR {0} \
   CONFIG.PCW_P2F_DMAC6_INTR {0} \
   CONFIG.PCW_P2F_DMAC7_INTR {0} \
   CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
   CONFIG.PCW_P2F_ENET0_INTR {0} \
   CONFIG.PCW_P2F_ENET1_INTR {0} \
   CONFIG.PCW_P2F_GPIO_INTR {0} \
   CONFIG.PCW_P2F_I2C0_INTR {0} \
   CONFIG.PCW_P2F_I2C1_INTR {0} \
   CONFIG.PCW_P2F_QSPI_INTR {0} \
   CONFIG.PCW_P2F_SDIO0_INTR {0} \
   CONFIG.PCW_P2F_SDIO1_INTR {0} \
   CONFIG.PCW_P2F_SMC_INTR {0} \
   CONFIG.PCW_P2F_SPI0_INTR {0} \
   CONFIG.PCW_P2F_SPI1_INTR {0} \
   CONFIG.PCW_P2F_UART0_INTR {0} \
   CONFIG.PCW_P2F_UART1_INTR {0} \
   CONFIG.PCW_P2F_USB0_INTR {0} \
   CONFIG.PCW_P2F_USB1_INTR {0} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \
   CONFIG.PCW_PACKAGE_NAME {ffg900} \
   CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
   CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
   CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
   CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
   CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
   CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
   CONFIG.PCW_SD0_GRP_CD_IO {EMIO} \
   CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
   CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
   CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
   CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
   CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
   CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
   CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
   CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} \
   CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
   CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
   CONFIG.PCW_SMC_CYCLE_T0 {NA} \
   CONFIG.PCW_SMC_CYCLE_T1 {NA} \
   CONFIG.PCW_SMC_CYCLE_T2 {NA} \
   CONFIG.PCW_SMC_CYCLE_T3 {NA} \
   CONFIG.PCW_SMC_CYCLE_T4 {NA} \
   CONFIG.PCW_SMC_CYCLE_T5 {NA} \
   CONFIG.PCW_SMC_CYCLE_T6 {NA} \
   CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
   CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
   CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
   CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
   CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
   CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
   CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
   CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
   CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
   CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
   CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
   CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
   CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
   CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
   CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
   CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
   CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
   CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
   CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
   CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
   CONFIG.PCW_UART0_BAUD_RATE {9600} \
   CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
   CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART0_UART0_IO {MIO 10 .. 11} \
   CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
   CONFIG.PCW_UART1_BAUD_RATE {115200} \
   CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
   CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART1_UART1_IO {MIO 12 .. 13} \
   CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
   CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
   CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
   CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
   CONFIG.PCW_UIPARAM_DDR_AL {0} \
   CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
   CONFIG.PCW_UIPARAM_DDR_BL {8} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.317} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.164} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.169} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.195} \
   CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
   CONFIG.PCW_UIPARAM_DDR_CL {7} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
   CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
   CONFIG.PCW_UIPARAM_DDR_CWL {6} \
   CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.263} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.321} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.222} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.102} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {8 Bits} \
   CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
   CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
   CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525.000000} \
   CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
   CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M8 DA-125} \
   CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
   CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
   CONFIG.PCW_UIPARAM_DDR_T_FAW {30.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
   CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
   CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
   CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
   CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
   CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
   CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
   CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB0_RESET_ENABLE {1} \
   CONFIG.PCW_USB0_RESET_IO {MIO 9} \
   CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
   CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
   CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
   CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB1_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_ENABLE {1} \
   CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
   CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
   CONFIG.PCW_USE_AXI_NONSECURE {0} \
   CONFIG.PCW_USE_CORESIGHT {0} \
   CONFIG.PCW_USE_CROSS_TRIGGER {0} \
   CONFIG.PCW_USE_CR_FABRIC {1} \
   CONFIG.PCW_USE_DDR_BYPASS {0} \
   CONFIG.PCW_USE_DEBUG {0} \
   CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
   CONFIG.PCW_USE_DMA0 {0} \
   CONFIG.PCW_USE_DMA1 {0} \
   CONFIG.PCW_USE_DMA2 {0} \
   CONFIG.PCW_USE_DMA3 {0} \
   CONFIG.PCW_USE_EXPANDED_IOP {0} \
   CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
   CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
   CONFIG.PCW_USE_HIGH_OCM {0} \
   CONFIG.PCW_USE_M_AXI_GP0 {1} \
   CONFIG.PCW_USE_M_AXI_GP1 {0} \
   CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
   CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
   CONFIG.PCW_USE_S_AXI_ACP {0} \
   CONFIG.PCW_USE_S_AXI_GP0 {0} \
   CONFIG.PCW_USE_S_AXI_GP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP0 {0} \
   CONFIG.PCW_USE_S_AXI_HP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP2 {0} \
   CONFIG.PCW_USE_S_AXI_HP3 {0} \
   CONFIG.PCW_USE_TRACE {0} \
   CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
   CONFIG.PCW_VALUE_SILVERSION {3} \
   CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.preset {Default} \
 ] $processing_system7_0

  # Create instance: rst_ps7_0_100M, and set properties
  set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]

  # Create instance: rst_ps7_0_M1, and set properties
  set rst_ps7_0_M1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_M1 ]

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {16} \
 ] $xlconcat_0

  # Create interface connections
  connect_bd_intf_net -intf_net Axi2AxiStream_a_s_axis_mm2s [get_bd_intf_pins Axi2AxiStream_a/s_axis_mm2s] [get_bd_intf_pins axis_data_fifo_a/S_AXIS]
  connect_bd_intf_net -intf_net Axi2AxiStream_b_s_axis_mm2s [get_bd_intf_pins Axi2AxiStream_b/s_axis_mm2s] [get_bd_intf_pins axis_data_fifo_b/S_AXIS]
  connect_bd_intf_net -intf_net Axi2AxiStream_c_s_axis_mm2s [get_bd_intf_pins Axi2AxiStream_c/s_axis_mm2s] [get_bd_intf_pins axis_data_fifo_c/S_AXIS]
  connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports switch_8bits] [get_bd_intf_pins axi_gpio_0/GPIO]
  connect_bd_intf_net -intf_net axi_gpio_1_GPIO [get_bd_intf_ports leds_4bits] [get_bd_intf_pins axi_gpio_1/GPIO]
  connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins Axi2AxiStream_a/S00_AXI] [get_bd_intf_pins axi_smc/M00_AXI]
  connect_bd_intf_net -intf_net axi_smc_M01_AXI [get_bd_intf_pins Axi2AxiStream_b/S00_AXI] [get_bd_intf_pins axi_smc/M01_AXI]
  connect_bd_intf_net -intf_net axi_smc_M02_AXI [get_bd_intf_pins Axi2AxiStream_c/S00_AXI] [get_bd_intf_pins axi_smc/M02_AXI]
  connect_bd_intf_net -intf_net axi_smc_M03_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins axi_smc/M03_AXI]
  connect_bd_intf_net -intf_net axi_smc_M04_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins axi_smc/M04_AXI]
  connect_bd_intf_net -intf_net axi_smc_M05_AXI [get_bd_intf_pins axi_fifo_mm_s_o/S_AXI] [get_bd_intf_pins axi_smc/M05_AXI]
  connect_bd_intf_net -intf_net axis_clock_converter_0_M_AXIS [get_bd_intf_pins axis_clock_converter_o/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_o/S_AXIS]
  connect_bd_intf_net -intf_net axis_data_fifo_a_M_AXIS [get_bd_intf_pins axis_data_fifo_a/M_AXIS] [get_bd_intf_pins core_0/s00a_axis]
  connect_bd_intf_net -intf_net axis_data_fifo_b_M_AXIS [get_bd_intf_pins axis_data_fifo_b/M_AXIS] [get_bd_intf_pins core_0/s00b_axis]
  connect_bd_intf_net -intf_net axis_data_fifo_c_M_AXIS [get_bd_intf_pins axis_data_fifo_c/M_AXIS] [get_bd_intf_pins core_0/s00_ctrl_axis]
  connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins axi_fifo_mm_s_o/AXI_STR_RXD] [get_bd_intf_pins axis_dwidth_converter_o/M_AXIS]
  connect_bd_intf_net -intf_net core_0_m00_axis [get_bd_intf_pins axis_clock_converter_o/S_AXIS] [get_bd_intf_pins core_0/m00_axis]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]

  # Create port connections
  connect_bd_net -net axi_fifo_mm_s_0_interrupt [get_bd_pins axi_fifo_mm_s_o/interrupt] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axis_clock_converter_o/s_axis_aclk] [get_bd_pins axis_data_fifo_a/m_axis_aclk] [get_bd_pins axis_data_fifo_b/m_axis_aclk] [get_bd_pins axis_data_fifo_c/m_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins core_0/pi_clk] [get_bd_pins rst_ps7_0_M1/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins Axi2AxiStream_a/clk] [get_bd_pins Axi2AxiStream_b/clk] [get_bd_pins Axi2AxiStream_c/clk] [get_bd_pins axi_fifo_mm_s_o/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_smc/aclk] [get_bd_pins axis_clock_converter_o/m_axis_aclk] [get_bd_pins axis_data_fifo_a/s_axis_aclk] [get_bd_pins axis_data_fifo_b/s_axis_aclk] [get_bd_pins axis_data_fifo_c/s_axis_aclk] [get_bd_pins axis_dwidth_converter_o/aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins rst_ps7_0_M1/ext_reset_in]
  connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins Axi2AxiStream_a/rstn] [get_bd_pins Axi2AxiStream_b/rstn] [get_bd_pins Axi2AxiStream_c/rstn] [get_bd_pins axi_fifo_mm_s_o/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins axis_clock_converter_o/m_axis_aresetn] [get_bd_pins axis_data_fifo_a/s_axis_aresetn] [get_bd_pins axis_data_fifo_b/s_axis_aresetn] [get_bd_pins axis_data_fifo_c/s_axis_aresetn] [get_bd_pins axis_dwidth_converter_o/aresetn] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_M1_peripheral_aresetn [get_bd_pins axis_clock_converter_o/s_axis_aresetn] [get_bd_pins rst_ps7_0_M1/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_M1_peripheral_reset [get_bd_pins core_0/pi_rst] [get_bd_pins rst_ps7_0_M1/peripheral_reset]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]

  # Create address segments
  assign_bd_address -offset 0x41000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Axi2AxiStream_a/S00_AXI/reg0] -force
  assign_bd_address -offset 0x42000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Axi2AxiStream_b/S00_AXI/reg0] -force
  assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs Axi2AxiStream_c/S00_AXI/reg0] -force
  assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_fifo_mm_s_o/S_AXI/Mem0] -force
  assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x41210000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.680657",
   "Default View_TopLeft":"2862,-9",
   "DisplayPinsOfHiddenNets":"1",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3990 -y 110 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3990 -y 130 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 11 -x 3990 -y 10 -defaultsOSRD
preplace port switch_8bits -pg 1 -lvl 11 -x 3990 -y 390 -defaultsOSRD
preplace inst Axi2AxiStream_a -pg 1 -lvl 2 -x 220 -y 350 -defaultsOSRD
preplace inst Axi2AxiStream_b -pg 1 -lvl 2 -x 220 -y 560 -defaultsOSRD
preplace inst Axi2AxiStream_c -pg 1 -lvl 2 -x 220 -y 150 -defaultsOSRD
preplace inst axi_fifo_mm_s_o -pg 1 -lvl 8 -x 2456 -y 400 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 10 -x 3736 -y 390 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 10 -x 3736 -y 560 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -x -270 -y 470 -defaultsOSRD
preplace inst axis_clock_converter_o -pg 1 -lvl 6 -x 1790 -y 510 -defaultsOSRD
preplace inst axis_data_fifo_a -pg 1 -lvl 4 -x 980 -y 420 -defaultsOSRD
preplace inst axis_data_fifo_b -pg 1 -lvl 4 -x 980 -y 650 -defaultsOSRD
preplace inst axis_data_fifo_c -pg 1 -lvl 4 -x 980 -y 200 -defaultsOSRD
preplace inst axis_dwidth_converter_o -pg 1 -lvl 7 -x 2099 -y 230 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 220 -y 690 -defaultsOSRD
preplace inst core_0 -pg 1 -lvl 5 -x 1432 -y 550 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -x 3736 -y 190 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 220 -y 1050 -defaultsOSRD
preplace inst rst_ps7_0_M1 -pg 1 -lvl 2 -x 220 -y 870 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -x 2916 -y 230 -defaultsOSRD
preplace netloc axi_fifo_mm_s_0_interrupt 1 8 1 2640 80n
preplace netloc clk_wiz_0_clk_out1 1 1 5 -70 770 390 680 630 560 1120 650 1610
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 -480 350 -130 240 N 240 620J 110 NJ 110 1600 150 1940 150 2230 20 N 20 3040 480 3940
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 -80 250 N 250 640J 300 NJ 300 NJ 300 1920 320 2200 300 2630 470 N 470 3930
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 0 10 -470 360 -90 480 400 480 650J 330 NJ 330 1620J 330 1940 330 2200 490 N 490 3060
preplace netloc rst_ps7_0_M1_peripheral_aresetn 1 2 4 410J 320 NJ 320 NJ 320 1610
preplace netloc rst_ps7_0_M1_peripheral_reset 1 2 3 420 550 N 550 1100J
preplace netloc xlconcat_0_dout 1 9 1 3030 200n
preplace netloc Axi2AxiStream_a_s_axis_mm2s 1 2 2 400 390 N
preplace netloc Axi2AxiStream_b_s_axis_mm2s 1 2 2 N 560 610
preplace netloc Axi2AxiStream_c_s_axis_mm2s 1 2 2 410 170 NJ
preplace netloc axi_gpio_0_GPIO 1 10 1 NJ 390
preplace netloc axi_gpio_1_GPIO 1 10 1 3950 10n
preplace netloc axi_smc_M00_AXI 1 1 1 -120 330n
preplace netloc axi_smc_M01_AXI 1 1 1 -120 440n
preplace netloc axi_smc_M02_AXI 1 1 1 -140 130n
preplace netloc axi_smc_M03_AXI 1 1 9 -100J 270 400J 310 NJ 310 NJ 310 NJ 310 N 310 N 310 2620 440 3050J
preplace netloc axi_smc_M04_AXI 1 1 9 -140J 760 NJ 760 NJ 760 NJ 760 NJ 760 1920 540 N 540 N 540 NJ
preplace netloc axi_smc_M05_AXI 1 1 7 -110J 260 410J 290 NJ 290 NJ 290 NJ 290 1930J 340 2210
preplace netloc axis_clock_converter_0_M_AXIS 1 6 1 1910 210n
preplace netloc axis_data_fifo_a_M_AXIS 1 4 1 1100 420n
preplace netloc axis_data_fifo_b_M_AXIS 1 4 1 1110 550n
preplace netloc axis_data_fifo_c_M_AXIS 1 4 1 1120 200n
preplace netloc axis_dwidth_converter_0_M_AXIS 1 7 1 2220 230n
preplace netloc core_0_m00_axis 1 5 1 1590 470n
preplace netloc processing_system7_0_DDR 1 10 1 NJ 110
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ 130
preplace netloc processing_system7_0_M_AXI_GP0 1 0 11 -490 10 N 10 N 10 N 10 N 10 N 10 N 10 N 10 N 10 N 10 3930
levelinfo -pg 1 -510 -270 220 590 980 1432 1790 2099 2456 2916 3736 3990
pagesize -pg 1 -db -bbox -sgen -510 -10 4130 2020
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_design_1()
cr_bd_design_1 ""
set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse design_1.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/reference_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse design_1.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}



set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z100ffg900-2 -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z100ffg900-2 -flow {Vivado Implementation 2021} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2021" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1


set_param general.maxThreads 2
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
launch_simulation -scripts_only
write_hw_platform -fixed -force -file [current_project]/../design_1_wrapper.xsa
