# ğŸ”· Digital Logic Circuit Analyzer & Simplifier (C++)

## ğŸ“Œ Project Overview

This project is a complete Digital Logic Circuit Analyzer implemented in C++.

It was developed for Discrete Mathematics / Digital Logic Design to:

- Analyze Boolean expressions
- Generate full truth tables
- Detect logical properties (Tautology / Contradiction / Satisfiable)
- Check equivalence between expressions
- Simplify Boolean expressions programmatically

The project combines theoretical Boolean algebra with practical algorithm implementation.

---

# ğŸ¯ Project Objectives

Given a digital logic circuit:

1. Simplify the Boolean expression analytically.
2. Generate the truth table of the original expression.
3. Generate the truth table of the simplified expression.
4. Check if both expressions are equivalent.
5. Determine whether the circuit is:
   - Tautology
   - Contradiction
   - Satisfiable

---

# ğŸ— System Features

## 1ï¸âƒ£ Circuit Input

The system supports:

### ğŸ”¹ Equation Mode
User directly enters a Boolean expression.

Supported operators:
- `&` â†’ AND
- `|` â†’ OR
- `~` â†’ NOT
- Parentheses `()`

Example:
â†ª F = ~( ((A âˆ§ B) âˆ§ C) âˆ§ ((A âˆ§ B) âˆ§ ~C) )

---

## 2ï¸âƒ£ Truth Table Generation

The program:

- Extracts all unique variables automatically
- Calculates number of rows: Rows = 2^n

  
Where `n` is number of inputs.

- Generates all binary combinations
- Evaluates the expression for each row
- Stores results in a 2D vector
- Prints formatted truth table

---

## 3ï¸âƒ£ Logical Classification

After building the truth table, the system checks:

### âœ” Tautology
If all outputs = 1

### âŒ Contradiction
If all outputs = 0

### âš– Satisfiable
If at least one output = 1

---

## 4ï¸âƒ£ Circuit Equivalence

To verify simplification:

- Generate truth table for original expression
- Generate truth table for simplified expression
- Compare final output columns
- If identical â†’ Equivalent
- Otherwise â†’ Not Equivalent

---

# ğŸ”¬ Boolean Simplification Method

The simplification module is inspired by the **Quineâ€“McCluskey algorithm**.

### Steps Used:

1. Extract minterms (rows where output = 1)
2. Convert minterms to binary representation
3. Merge terms that differ in one bit
4. Replace differing bit with '-' (Don't Care)
5. Extract Prime Implicants
6. Construct minimized Boolean expression

This method is the algorithmic alternative to Karnaugh Maps and is suitable for programmatic implementation.

---

# ğŸ“Œ Case Study: Given Circuit

## Original Expression

F = ~( ((A âˆ§ B) âˆ§ C) âˆ§ ((A âˆ§ B) âˆ§ ~C) )

---

# ğŸ§  Analytical Simplification

### Step 1: Expand

F = ~( ((A âˆ§ B) âˆ§ C) âˆ§ ((A âˆ§ B) âˆ§ ~C) )

---

### Step 2: Apply Associative Law

F = ~( (A âˆ§ B) âˆ§ C âˆ§ (A âˆ§ B) âˆ§ ~C )

---

### Step 3: Apply Idempotent Law

(A âˆ§ B) âˆ§ (A âˆ§ B) = (A âˆ§ B)

So:

F = ~( (A âˆ§ B) âˆ§ (C âˆ§ ~C) )

---

### Step 4: Apply Contradiction Law

C âˆ§ ~C = c "Contradiction"

Thus:

F = ~( (A âˆ§ B) âˆ§ c )


---

### Step 5: Apply Universal bound low  
(A âˆ§ B) âˆ§ c = c 


So:

F = ~c = t = t "Tautology"

---

# âœ… Final Simplified Expression

F = t

---

# ğŸ“Š Truth Table Verification

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Since all outputs are 1:

### âœ” The circuit is a TAUTOLOGY.

---

# ğŸ— Code Architecture

Main components:

- Variable extraction module
- Stack-based Boolean evaluator
- Truth table generator
- Logical analyzer
- Simplification engine
- Equivalence checker

Techniques used:

- Recursion
- Bitwise operations
- Stack data structure
- 2D vectors
- Binary manipulation

---

# â–¶ How to Compile & Run

### Compile:
g++ logic_analyzer.cpp -o logic

### Run:
./logic

---

# ğŸ“š Learning Outcomes

Through this project, I gained strong understanding of:

- Boolean algebra laws
- Digital circuit analysis
- Logical equivalence
- Algorithmic simplification
- Translating mathematical logic into C++ code
- Structured program design

---

# ğŸš€ Future Improvements

- Full Quineâ€“McCluskey with essential prime implicants
- Karnaugh Map visualization
- Object-Oriented refactoring
- GUI version
- Performance optimization
- Unit testing support

---

# ğŸ‘¨â€ğŸ’» Author

Hassan Ebrahim  
Engineering Student  
Digital Logic & Discrete Mathematics  

---

# ğŸ“Œ Academic Context

Developed for:
PHM311s â€“ Discrete Mathematics  
Topic: Digital Logic Circuit Simplification



