0 1 4 the
1 2 5 nor
2 3 6 circuit
3 4 7 239
4 5 3 of
5 6 1 an
6 7 2 output
7 8 10 the
8 9 11 transfer
9 10 12 circuit
10 11 13 250
11 12 9 in
12 13 8 provided
13 14 14 is
14 15 19 the
15 16 20 transistors
16 17 21 241
17 18 22 and
18 19 23 242
19 20 18 of
20 21 17 gates
21 22 16 to
22 23 15 supplied
23 24 24 . 0.0934404379072
24
0 25 4 the
25 26 5 nor
26 27 6 circuit
27 28 7 239
28 29 3 of
29 30 1 an
30 31 2 output
31 32 10 the
32 33 11 transfer
33 34 12 circuit
34 35 13 250
35 36 14 is
36 37 9 in
37 38 8 provided
38 39 19 the
39 40 20 transistors
40 41 21 241
41 42 22 and
42 43 23 242
43 44 18 of
44 45 17 gates
45 46 16 to
46 47 15 supplied
47 48 24 . 2.73524125347
48
0 49 4 the
49 50 5 nor
50 51 6 circuit
51 52 7 239
52 53 3 of
53 54 1 an
54 55 2 output
55 56 10 the
56 57 11 transfer
57 58 12 circuit
58 59 13 250
59 60 9 in
60 61 8 provided
61 62 14 is
62 63 19 the
63 64 20 transistors
64 65 21 241
65 66 22 and
66 67 18 of
67 68 17 gates
68 69 23 242
69 70 16 to
70 71 15 supplied
71 72 24 . 5.30019061093
72
0 73 4 the
73 74 5 nor
74 75 6 circuit
75 76 7 239
76 77 3 of
77 78 1 an
78 79 2 output
79 80 10 the
80 81 11 transfer
81 82 12 circuit
82 83 13 250
83 84 14 is
84 85 9 in
85 86 8 provided
86 87 19 the
87 88 20 transistors
88 89 21 241
89 90 22 and
90 91 18 of
91 92 17 gates
92 93 23 242
93 94 16 to
94 95 15 supplied
95 96 24 . 7.37963215261
96
0 97 4 the
97 98 5 nor
98 99 6 circuit
99 100 7 239
100 101 3 of
101 102 1 an
102 103 2 output
103 104 10 the
104 105 11 transfer
105 106 12 circuit
106 107 13 250
107 108 8 provided
108 109 9 in
109 110 14 is
110 111 19 the
111 112 20 transistors
112 113 21 241
113 114 22 and
114 115 23 242
115 116 18 of
116 117 17 gates
117 118 16 to
118 119 15 supplied
119 120 24 . 6.68648497205
120
0 121 4 the
121 122 5 nor
122 123 6 circuit
123 124 7 239
124 125 3 of
125 126 1 an
126 127 2 output
127 128 10 the
128 129 11 transfer
129 130 12 circuit
130 131 13 250
131 132 9 in
132 133 8 provided
133 134 14 is
134 135 20 transistors
135 136 19 the
136 137 21 241
137 138 22 and
138 139 23 242
139 140 18 of
140 141 17 gates
141 142 16 to
142 143 15 supplied
143 144 24 . 6.68648497205
144
0 145 4 the
145 146 5 nor
146 147 6 circuit
147 148 7 239
148 149 3 of
149 150 2 output
150 151 1 an
151 152 10 the
152 153 11 transfer
153 154 12 circuit
154 155 13 250
155 156 9 in
156 157 8 provided
157 158 14 is
158 159 19 the
159 160 20 transistors
160 161 21 241
161 162 22 and
162 163 23 242
163 164 18 of
164 165 17 gates
165 166 16 to
166 167 15 supplied
167 168 24 . 7.37963215261
168
0 169 4 the
169 170 5 nor
170 171 6 circuit
171 172 7 239
172 173 3 of
173 174 1 an
174 175 2 output
175 176 10 the
176 177 11 transfer
177 178 12 circuit
178 179 13 250
179 180 9 in
180 181 8 provided
181 182 14 is
182 183 19 the
183 184 20 transistors
184 185 21 241
185 186 22 and
186 187 18 of
187 188 17 gates
188 189 16 to
189 190 15 supplied
190 191 23 242
191 192 24 . 4.38389987905
192
0 193 4 the
193 194 5 nor
194 195 6 circuit
195 196 7 239
196 197 3 of
197 198 1 an
198 199 2 output
199 200 10 the
200 201 11 transfer
201 202 12 circuit
202 203 13 250
203 204 14 is
204 205 8 provided
205 206 9 in
206 207 19 the
207 208 20 transistors
208 209 21 241
209 210 22 and
210 211 23 242
211 212 18 of
212 213 17 gates
213 214 16 to
214 215 15 supplied
215 216 24 . 6.68648497205
216
0 217 4 the
217 218 5 nor
218 219 6 circuit
219 220 7 239
220 221 3 of
221 222 1 an
222 223 2 output
223 224 10 the
224 225 11 transfer
225 226 12 circuit
226 227 13 250
227 228 14 is
228 229 9 in
229 230 8 provided
230 231 19 the
231 232 20 transistors
232 233 21 241
233 234 22 and
234 235 18 of
235 236 17 gates
236 237 16 to
237 238 15 supplied
238 239 23 242
239 240 24 . 6.28101986394
240
