/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [11:0] _06_;
  reg [18:0] _07_;
  wire [3:0] _08_;
  reg [3:0] _09_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [8:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [15:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [13:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_71z;
  wire [2:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [30:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_13z ? celloutsig_0_14z : celloutsig_0_1z;
  assign celloutsig_1_8z = celloutsig_1_0z ? in_data[104] : celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_14z;
  assign celloutsig_0_15z = celloutsig_0_7z ? _00_ : celloutsig_0_6z;
  assign celloutsig_0_22z = celloutsig_0_3z[6] ? celloutsig_0_2z[1] : _01_;
  assign celloutsig_0_24z = celloutsig_0_22z ? celloutsig_0_6z : celloutsig_0_16z[0];
  assign celloutsig_0_27z = _02_ ? celloutsig_0_7z : celloutsig_0_23z[21];
  assign celloutsig_0_28z = celloutsig_0_15z ? celloutsig_0_21z : celloutsig_0_9z[1];
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_14z);
  assign celloutsig_1_10z = !(celloutsig_1_0z ? celloutsig_1_14z : celloutsig_1_7z);
  assign celloutsig_0_54z = ~_04_;
  assign celloutsig_1_14z = ~celloutsig_1_1z;
  assign celloutsig_1_4z = ~((celloutsig_1_1z | in_data[134]) & celloutsig_1_1z);
  reg [9:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 10'h000;
    else _23_ <= { celloutsig_0_5z[10], celloutsig_0_37z, celloutsig_0_13z };
  assign { _05_[9:2], _03_, _05_[0] } = _23_;
  reg [11:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 12'h000;
    else _24_ <= { celloutsig_0_35z[8:3], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_25z };
  assign { _04_, _06_[10:0] } = _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 19'h00000;
    else _07_ <= { celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_22z, _04_, _06_[10:0] };
  reg [3:0] _26_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign { _00_, _08_[2], _02_, _01_ } = _26_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_0_3z[1:0], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_17z = { celloutsig_0_0z[2:1], celloutsig_0_13z, celloutsig_0_11z } & { celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_7z = { in_data[18:15], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } && { celloutsig_0_3z[6:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[118:116] && in_data[165:163];
  assign celloutsig_0_1z = celloutsig_0_0z && celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_3z[7:2] && { celloutsig_0_3z[8:5], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_4z, _00_, _08_[2], _02_, _01_, celloutsig_0_3z } && { celloutsig_0_5z[9:3], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_24z } && { celloutsig_0_3z[7:0], celloutsig_0_13z, celloutsig_0_13z, _00_, _08_[2], _02_, _01_, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_47z = ! in_data[80:78];
  assign celloutsig_0_58z = ! _07_[15:7];
  assign celloutsig_0_74z = ! { celloutsig_0_58z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_13z };
  assign celloutsig_0_21z = ! { _00_, _08_[2], _02_, _01_, celloutsig_0_13z };
  assign celloutsig_0_31z = { _09_[0], celloutsig_0_16z, celloutsig_0_4z } % { 1'h1, celloutsig_0_23z[13:8] };
  assign celloutsig_0_33z = { celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_12z } % { 1'h1, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_0_39z = { _09_, celloutsig_0_15z, celloutsig_0_24z } % { 1'h1, _05_[7:4], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[141:125], celloutsig_1_0z } % { 1'h1, in_data[135:122], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_16z = { in_data[65:64], celloutsig_0_9z } % { 1'h1, celloutsig_0_5z[5:3], celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[32:31], celloutsig_0_0z } % { 1'h1, in_data[54:51] };
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_18z = { celloutsig_0_16z[2:0], celloutsig_0_11z } != { celloutsig_0_3z[2:0], celloutsig_0_1z };
  assign celloutsig_0_71z = { celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_65z, celloutsig_0_27z, celloutsig_0_54z, celloutsig_0_27z } | celloutsig_0_56z[13:1];
  assign celloutsig_0_34z = celloutsig_0_22z & celloutsig_0_13z;
  assign celloutsig_0_4z = in_data[53] & celloutsig_0_0z[1];
  assign celloutsig_0_43z = celloutsig_0_26z & celloutsig_0_24z;
  assign celloutsig_0_6z = celloutsig_0_0z[1] & celloutsig_0_2z[0];
  assign celloutsig_1_0z = in_data[97] & in_data[116];
  assign celloutsig_1_6z = celloutsig_1_5z & celloutsig_1_0z;
  assign celloutsig_1_7z = in_data[146] & celloutsig_1_3z[10];
  assign celloutsig_1_18z = celloutsig_1_12z[4] & celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_4z & celloutsig_0_3z[7];
  assign celloutsig_0_20z = celloutsig_0_11z & celloutsig_0_5z[0];
  assign celloutsig_0_65z = ^ { celloutsig_0_46z[8:7], celloutsig_0_20z, _09_ };
  assign celloutsig_0_13z = ^ { celloutsig_0_3z[8:7], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_19z = ^ { celloutsig_0_2z[4:3], celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:1], celloutsig_0_2z } >> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_35z[7:3], celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_28z } >> { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_34z } >> { celloutsig_0_39z[3:0], celloutsig_0_12z };
  assign celloutsig_0_56z = { celloutsig_0_46z[6:0], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_27z } >> { celloutsig_0_2z[1:0], celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z[2], celloutsig_1_9z[2], celloutsig_1_9z[0], celloutsig_1_14z } >> { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_9z = { in_data[31:30], celloutsig_0_7z } >> { _02_, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_5z = { celloutsig_0_3z[8:1], celloutsig_0_0z } >> in_data[81:71];
  assign celloutsig_0_50z = celloutsig_0_44z >> celloutsig_0_2z;
  assign celloutsig_0_52z = { celloutsig_0_47z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_24z } >> { celloutsig_0_31z[6:3], celloutsig_0_50z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_73z = celloutsig_0_52z[8:6] >> celloutsig_0_71z[12:10];
  assign celloutsig_1_12z = { in_data[112:108], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z } >> { celloutsig_1_11z[5:2], celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[41:39] ~^ in_data[37:35];
  assign celloutsig_0_35z = { celloutsig_0_2z[3:1], _09_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z } ~^ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_46z = celloutsig_0_35z[9:1] ~^ { in_data[13:6], celloutsig_0_10z };
  assign celloutsig_0_10z = ~((celloutsig_0_0z[0] & in_data[30]) | celloutsig_0_6z);
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_6z) | celloutsig_0_5z[1]);
  assign { celloutsig_1_9z[0], celloutsig_1_9z[2] } = { celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_14z, celloutsig_1_14z };
  assign _05_[1] = _03_;
  assign _06_[11] = _04_;
  assign { _08_[3], _08_[1:0] } = { _00_, _02_, _01_ };
  assign celloutsig_1_9z[1] = celloutsig_1_9z[2];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
