{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700370693412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700370693412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 23:11:33 2023 " "Processing started: Sat Nov 18 23:11:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700370693412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370693412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea4 -c Tarea4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea4 -c Tarea4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370693412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700370694152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700370694152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-behavioral " "Found design unit 1: reloj-behavioral" {  } { { "reloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/reloj.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708121 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/reloj.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojLento-behavioral " "Found design unit 1: relojLento-behavioral" {  } { { "relojLento.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/relojLento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojLento " "Found entity 1: relojLento" {  } { { "relojLento.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/relojLento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-behavioral " "Found design unit 1: generador-behavioral" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-behavioral " "Found design unit 1: principal-behavioral" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708141 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700370708141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_n principal.vhd(76) " "VHDL Process Statement warning at principal.vhd(76): signal \"R_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_n principal.vhd(77) " "VHDL Process Statement warning at principal.vhd(77): signal \"G_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_n principal.vhd(78) " "VHDL Process Statement warning at principal.vhd(78): signal \"B_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_r principal.vhd(83) " "VHDL Process Statement warning at principal.vhd(83): signal \"R_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_r principal.vhd(84) " "VHDL Process Statement warning at principal.vhd(84): signal \"G_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_r principal.vhd(85) " "VHDL Process Statement warning at principal.vhd(85): signal \"B_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708201 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:N1 " "Elaborating entity \"reloj\" for hierarchy \"reloj:N1\"" {  } { { "principal.vhd" "N1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700370708231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojLento relojLento:N2 " "Elaborating entity \"relojLento\" for hierarchy \"relojLento:N2\"" {  } { { "principal.vhd" "N2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700370708231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:N3 " "Elaborating entity \"vga\" for hierarchy \"vga:N3\"" {  } { { "principal.vhd" "N3" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700370708231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador generador:N4 " "Elaborating entity \"generador\" for hierarchy \"generador:N4\"" {  } { { "principal.vhd" "N4" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/principal.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700370708231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_state generador.vhd(43) " "VHDL Process Statement warning at generador.vhd(43): signal \"present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708241 "|principal|generador:N4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_stateD generador.vhd(362) " "VHDL Process Statement warning at generador.vhd(362): signal \"present_stateD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708251 "|principal|generador:N4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_stateC generador.vhd(681) " "VHDL Process Statement warning at generador.vhd(681): signal \"present_stateC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700370708251 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700370708261 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700370708261 "|principal|generador:N4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B generador.vhd(40) " "VHDL Process Statement warning at generador.vhd(40): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700370708261 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] generador.vhd(40) " "Inferred latch for \"B\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] generador.vhd(40) " "Inferred latch for \"B\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] generador.vhd(40) " "Inferred latch for \"B\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] generador.vhd(40) " "Inferred latch for \"B\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] generador.vhd(40) " "Inferred latch for \"G\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] generador.vhd(40) " "Inferred latch for \"G\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] generador.vhd(40) " "Inferred latch for \"G\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] generador.vhd(40) " "Inferred latch for \"G\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] generador.vhd(40) " "Inferred latch for \"R\[0\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708271 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] generador.vhd(40) " "Inferred latch for \"R\[1\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708281 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] generador.vhd(40) " "Inferred latch for \"R\[2\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708281 "|principal|generador:N4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] generador.vhd(40) " "Inferred latch for \"R\[3\]\" at generador.vhd(40)" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370708281 "|principal|generador:N4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[3\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[3\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[2\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[2\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|R\[1\] generador:N4\|R\[0\] " "Duplicate LATCH primitive \"generador:N4\|R\[1\]\" merged with LATCH primitive \"generador:N4\|R\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[3\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[3\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[2\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[2\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|G\[1\] generador:N4\|G\[0\] " "Duplicate LATCH primitive \"generador:N4\|G\[1\]\" merged with LATCH primitive \"generador:N4\|G\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[3\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[3\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[2\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[2\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "generador:N4\|B\[1\] generador:N4\|B\[0\] " "Duplicate LATCH primitive \"generador:N4\|B\[1\]\" merged with LATCH primitive \"generador:N4\|B\[0\]\"" {  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700370709281 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1700370709281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|R\[0\] " "Latch generador:N4\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700370709281 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700370709281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|G\[0\] " "Latch generador:N4\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700370709281 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700370709281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "generador:N4\|B\[0\] " "Latch generador:N4\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga:N3\|columns\[7\] " "Ports D and ENA on the latch are fed by the same signal vga:N3\|columns\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/vga.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700370709281 ""}  } { { "generador.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/tarea4Pro/Tarea4/generador.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700370709281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700370709651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700370711161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700370711161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700370711251 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700370711251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700370711251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700370711251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700370711271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 23:11:51 2023 " "Processing ended: Sat Nov 18 23:11:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700370711271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700370711271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700370711271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700370711271 ""}
