// Seed: 2016755794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_5 = 0;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout tri0 id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  logic [1 : -1] id_7;
  ;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_8,
      id_7,
      id_5,
      id_2
  );
endmodule
