{"vcs1":{"timestamp_begin":1693334215.104833462, "rt":0.55, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1693334215.775514258, "rt":0.58, "ut":0.41, "st":0.11}}
{"link":{"timestamp_begin":1693334216.448106934, "rt":0.53, "ut":0.23, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693334214.588324116}
{"VCS_COMP_START_TIME": 1693334214.588324116}
{"VCS_COMP_END_TIME": 1693334217.100015992}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222552}}
