$date
	Wed Feb  4 14:46:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_4_1 $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
1#
1"
1!
$end
#10
1'
#20
0!
0'
1&
#30
1!
1'
#50
0%
1$
0#
0"
#60
0!
0'
0&
#70
1'
#80
1!
0'
1&
#90
0!
1'
#100
