$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2250
b00000000 "
#2262
b00000000 "
#2263
b00000000 "
#2350
0!
#2850
b00000000 "
#2851
b00000000 "
#9387
1!
#12762
0!
#17475
b00000001 "
#17476
b00000001 "
#18100
b00000000 "
#18101
b00000000 "
#19650
1!
#23025
0!
#33712
1!
#40900
0!
#41400
b00000000 "
#41401
b00000000 "
#42650
b00000000 "
#42651
b00000000 "
#51287
1!
#51787
b00000000 "
#51788
b00000000 "
#58062
0!
#61625
1!
#65250
0!
#66375
b00000000 "
#66376
b00000000 "
#67662
b00000000 "
#67663
b00000000 "
#75975
b00000000 "
#75976
b00000000 "
