

================================================================
== Vitis HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Sun Nov  3 13:42:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.13>
ST_1 : Operation 19 [1/1] (3.58ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:10]   --->   Operation 19 'read' 'valIn' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i32 %valIn" [./../hw_library/axi_dma_master.h:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln13" [./../hw_library/axi_dma_master.h:13]   --->   Operation 21 'write' 'write_ln13' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %valIn, i32 0" [./../hw_library/axi_dma_master.h:50]   --->   Operation 22 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln13" [./../hw_library/axi_dma_master.h:13]   --->   Operation 23 'write' 'write_ln13' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (3.58ns)   --->   "%valIn_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:15]   --->   Operation 24 'read' 'valIn_35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %valIn_35" [./../hw_library/axi_dma_master.h:18]   --->   Operation 25 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln18" [./../hw_library/axi_dma_master.h:18]   --->   Operation 26 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 27 [1/2] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln18" [./../hw_library/axi_dma_master.h:18]   --->   Operation 27 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (3.58ns)   --->   "%valIn_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:20]   --->   Operation 28 'read' 'valIn_36' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %valIn_36" [./../hw_library/axi_dma_master.h:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln23" [./../hw_library/axi_dma_master.h:23]   --->   Operation 30 'write' 'write_ln23' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln23" [./../hw_library/axi_dma_master.h:23]   --->   Operation 31 'write' 'write_ln23' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%valIn_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:25]   --->   Operation 32 'read' 'valIn_37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %valIn_37" [./../hw_library/axi_dma_master.h:28]   --->   Operation 33 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln28" [./../hw_library/axi_dma_master.h:28]   --->   Operation 34 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln28" [./../hw_library/axi_dma_master.h:28]   --->   Operation 35 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (3.58ns)   --->   "%valIn_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:30]   --->   Operation 36 'read' 'valIn_38' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %valIn_38" [./../hw_library/axi_dma_master.h:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln33" [./../hw_library/axi_dma_master.h:33]   --->   Operation 38 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 4.58>
ST_6 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln33" [./../hw_library/axi_dma_master.h:33]   --->   Operation 39 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 40 [1/1] (3.58ns)   --->   "%valIn_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:35]   --->   Operation 40 'read' 'valIn_39' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %valIn_39" [./../hw_library/axi_dma_master.h:38]   --->   Operation 41 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln38" [./../hw_library/axi_dma_master.h:38]   --->   Operation 42 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 4.58>
ST_7 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln38" [./../hw_library/axi_dma_master.h:38]   --->   Operation 43 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [1/1] (3.58ns)   --->   "%valIn_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:40]   --->   Operation 44 'read' 'valIn_40' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %valIn_40" [./../hw_library/axi_dma_master.h:43]   --->   Operation 45 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (1.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln43" [./../hw_library/axi_dma_master.h:43]   --->   Operation 46 'write' 'write_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 4.58>
ST_8 : Operation 47 [1/2] (1.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln43" [./../hw_library/axi_dma_master.h:43]   --->   Operation 47 'write' 'write_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 48 [1/1] (3.58ns)   --->   "%valIn_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:45]   --->   Operation 48 'read' 'valIn_41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %valIn_41" [./../hw_library/axi_dma_master.h:48]   --->   Operation 49 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (1.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln48" [./../hw_library/axi_dma_master.h:48]   --->   Operation 50 'write' 'write_ln48' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/2] (1.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln48" [./../hw_library/axi_dma_master.h:48]   --->   Operation 53 'write' 'write_ln48' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %fpga_resource_hint.if.else45.8, void %fpga_resource_hint.if.then.11" [./../hw_library/axi_dma_master.h:50]   --->   Operation 54 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_39, i32 %valIn_36" [./../hw_library/axi_dma_master.h:67]   --->   Operation 55 'mul' 'KER_size_0' <Predicate = (!icmp_ln50)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:70]   --->   Operation 56 'specfucore' 'specfucore_ln70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_207 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (12.5ns)   --->   "%OFM_size_0 = mul i32 %valIn_40, i32 %valIn_39" [./../hw_library/axi_dma_master.h:51]   --->   Operation 58 'mul' 'OFM_size_0' <Predicate = (icmp_ln50)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:54]   --->   Operation 59 'specfucore' 'specfucore_ln54' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 61 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_36, i32 %KER_size_0" [./../hw_library/axi_dma_master.h:68]   --->   Operation 61 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:71]   --->   Operation 62 'specfucore' 'specfucore_ln71' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 63 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_37, i32 %KER_size_1" [./../hw_library/axi_dma_master.h:69]   --->   Operation 63 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:72]   --->   Operation 64 'specfucore' 'specfucore_ln72' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.69>
ST_12 : Operation 65 [1/1] (2.55ns)   --->   "%sub56 = add i32 %KER_bound, i32 4294967295" [./../hw_library/axi_dma_master.h:69]   --->   Operation 65 'add' 'sub56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [2/2] (4.14ns)   --->   "%call_ln69 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2, i32 %KER_bound, i32 %connect_8, i32 %sub56, i64 %out_stream" [./../hw_library/axi_dma_master.h:69]   --->   Operation 66 'call' 'call_ln69' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.58>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [./../hw_library/axi_dma_master.h:67]   --->   Operation 67 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin8" [./../hw_library/axi_dma_master.h:67]   --->   Operation 68 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [./../hw_library/axi_dma_master.h:68]   --->   Operation 69 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin6" [./../hw_library/axi_dma_master.h:68]   --->   Operation 70 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [./../hw_library/axi_dma_master.h:69]   --->   Operation 71 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin" [./../hw_library/axi_dma_master.h:69]   --->   Operation 72 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/2] (4.58ns)   --->   "%call_ln69 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2, i32 %KER_bound, i32 %connect_8, i32 %sub56, i64 %out_stream" [./../hw_library/axi_dma_master.h:69]   --->   Operation 73 'call' 'call_ln69' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 12.5>
ST_14 : Operation 75 [1/1] (12.5ns)   --->   "%OFM_size_1 = mul i32 %valIn_40, i32 %OFM_size_0" [./../hw_library/axi_dma_master.h:52]   --->   Operation 75 'mul' 'OFM_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:55]   --->   Operation 76 'specfucore' 'specfucore_ln55' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 12.5>
ST_15 : Operation 77 [1/1] (12.5ns)   --->   "%OFM_bound = mul i32 %valIn_35, i32 %OFM_size_1" [./../hw_library/axi_dma_master.h:53]   --->   Operation 77 'mul' 'OFM_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:56]   --->   Operation 78 'specfucore' 'specfucore_ln56' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 6.69>
ST_16 : Operation 79 [1/1] (2.55ns)   --->   "%sub = add i32 %OFM_bound, i32 4294967295" [./../hw_library/axi_dma_master.h:53]   --->   Operation 79 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [2/2] (4.14ns)   --->   "%call_ln53 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1, i32 %OFM_bound, i32 %connect_8, i32 %sub, i64 %out_stream" [./../hw_library/axi_dma_master.h:53]   --->   Operation 80 'call' 'call_ln53' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 4.58>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [./../hw_library/axi_dma_master.h:51]   --->   Operation 81 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin2" [./../hw_library/axi_dma_master.h:51]   --->   Operation 82 'specregionend' 'rend13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [./../hw_library/axi_dma_master.h:52]   --->   Operation 83 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin3" [./../hw_library/axi_dma_master.h:52]   --->   Operation 84 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [./../hw_library/axi_dma_master.h:53]   --->   Operation 85 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin4" [./../hw_library/axi_dma_master.h:53]   --->   Operation 86 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/2] (4.58ns)   --->   "%call_ln53 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1, i32 %OFM_bound, i32 %connect_8, i32 %sub, i64 %out_stream" [./../hw_library/axi_dma_master.h:53]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [./../hw_library/axi_dma_master.h:85]   --->   Operation 89 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.133ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:10) on port 'connect_8' (./../hw_library/axi_dma_master.h:10) [5]  (3.581 ns)
	'icmp' operation 1 bit ('icmp_ln50', ./../hw_library/axi_dma_master.h:50) [29]  (2.552 ns)

 <State 2>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:15) on port 'connect_8' (./../hw_library/axi_dma_master.h:15) [8]  (3.581 ns)
	axis write operation ('write_ln18', ./../hw_library/axi_dma_master.h:18) on port 'out_stream' (./../hw_library/axi_dma_master.h:18) [10]  (1.000 ns)

 <State 3>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:20) on port 'connect_8' (./../hw_library/axi_dma_master.h:20) [11]  (3.581 ns)
	axis write operation ('write_ln23', ./../hw_library/axi_dma_master.h:23) on port 'out_stream' (./../hw_library/axi_dma_master.h:23) [13]  (1.000 ns)

 <State 4>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:25) on port 'connect_8' (./../hw_library/axi_dma_master.h:25) [14]  (3.581 ns)
	axis write operation ('write_ln28', ./../hw_library/axi_dma_master.h:28) on port 'out_stream' (./../hw_library/axi_dma_master.h:28) [16]  (1.000 ns)

 <State 5>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:30) on port 'connect_8' (./../hw_library/axi_dma_master.h:30) [17]  (3.581 ns)
	axis write operation ('write_ln33', ./../hw_library/axi_dma_master.h:33) on port 'out_stream' (./../hw_library/axi_dma_master.h:33) [19]  (1.000 ns)

 <State 6>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:35) on port 'connect_8' (./../hw_library/axi_dma_master.h:35) [20]  (3.581 ns)
	axis write operation ('write_ln38', ./../hw_library/axi_dma_master.h:38) on port 'out_stream' (./../hw_library/axi_dma_master.h:38) [22]  (1.000 ns)

 <State 7>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:40) on port 'connect_8' (./../hw_library/axi_dma_master.h:40) [23]  (3.581 ns)
	axis write operation ('write_ln43', ./../hw_library/axi_dma_master.h:43) on port 'out_stream' (./../hw_library/axi_dma_master.h:43) [25]  (1.000 ns)

 <State 8>: 4.581ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/axi_dma_master.h:45) on port 'connect_8' (./../hw_library/axi_dma_master.h:45) [26]  (3.581 ns)
	axis write operation ('write_ln48', ./../hw_library/axi_dma_master.h:48) on port 'out_stream' (./../hw_library/axi_dma_master.h:48) [28]  (1.000 ns)

 <State 9>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

 <State 10>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/axi_dma_master.h:68) [37]  (12.592 ns)

 <State 11>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/axi_dma_master.h:69) [41]  (12.592 ns)

 <State 12>: 6.692ns
The critical path consists of the following:
	'add' operation 32 bit ('sub56', ./../hw_library/axi_dma_master.h:69) [44]  (2.552 ns)
	'call' operation 0 bit ('call_ln69', ./../hw_library/axi_dma_master.h:69) to 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' [46]  (4.140 ns)

 <State 13>: 4.581ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln69', ./../hw_library/axi_dma_master.h:69) to 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' [46]  (4.581 ns)

 <State 14>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('OFM_size_1', ./../hw_library/axi_dma_master.h:52) [54]  (12.592 ns)

 <State 15>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('OFM_bound', ./../hw_library/axi_dma_master.h:53) [58]  (12.592 ns)

 <State 16>: 6.692ns
The critical path consists of the following:
	'add' operation 32 bit ('sub', ./../hw_library/axi_dma_master.h:53) [61]  (2.552 ns)
	'call' operation 0 bit ('call_ln53', ./../hw_library/axi_dma_master.h:53) to 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' [63]  (4.140 ns)

 <State 17>: 4.581ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln53', ./../hw_library/axi_dma_master.h:53) to 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' [63]  (4.581 ns)

 <State 18>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
