
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:47:21 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 42028 ; free virtual = 43811
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 42028 ; free virtual = 43811
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.039 ; gain = 0.094 ; free physical = 42014 ; free virtual = 43798
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 435.148 ; gain = 0.203 ; free physical = 41996 ; free virtual = 43778
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 45914 ; free virtual = 47696
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:241:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:255:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:262:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 45424 ; free virtual = 47206
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.62 seconds; current allocated memory: 285.536 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 286.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 286.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 287.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 287.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 288.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 288.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 289.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 289.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.08 seconds; current allocated memory: 308.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.59 seconds; current allocated memory: 330.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 331.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 332.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 334.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 337.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 340.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 342.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 345.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 392.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 17.26 seconds; current allocated memory: 578.221 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 1074.957 ; gain = 640.012 ; free physical = 47590 ; free virtual = 49571
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:49:30 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.152 ; gain = 2.016 ; free physical = 46520 ; free virtual = 48545
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.152 ; gain = 0.000 ; free physical = 46061 ; free virtual = 48049
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 13:50:03 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:50:04 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:50:04 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.633 ; gain = 5.000 ; free physical = 43097 ; free virtual = 45277
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1537486 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.410 ; gain = 81.000 ; free physical = 42858 ; free virtual = 45038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1537087-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1537087-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.160 ; gain = 134.750 ; free physical = 42750 ; free virtual = 44931
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.160 ; gain = 134.750 ; free physical = 42726 ; free virtual = 44907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.160 ; gain = 134.750 ; free physical = 42726 ; free virtual = 44907
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.879 ; gain = 0.000 ; free physical = 41065 ; free virtual = 43318
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.879 ; gain = 0.000 ; free physical = 41078 ; free virtual = 43331
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2522.879 ; gain = 0.000 ; free physical = 41103 ; free virtual = 43356
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.879 ; gain = 1110.469 ; free physical = 40946 ; free virtual = 43149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.879 ; gain = 1110.469 ; free physical = 40956 ; free virtual = 43159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.879 ; gain = 1110.469 ; free physical = 40998 ; free virtual = 43201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.879 ; gain = 1110.469 ; free physical = 41042 ; free virtual = 43246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2522.879 ; gain = 1110.469 ; free physical = 41132 ; free virtual = 43338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:53 . Memory (MB): peak = 2812.379 ; gain = 1399.969 ; free physical = 42767 ; free virtual = 44982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:53 . Memory (MB): peak = 2812.379 ; gain = 1399.969 ; free physical = 42766 ; free virtual = 44981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42740 ; free virtual = 44955
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42994 ; free virtual = 45209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42994 ; free virtual = 45209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42991 ; free virtual = 45206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42990 ; free virtual = 45205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42988 ; free virtual = 45203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42986 ; free virtual = 45201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.395 ; gain = 1408.984 ; free physical = 42978 ; free virtual = 45193
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 2821.395 ; gain = 433.266 ; free physical = 42996 ; free virtual = 45211
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.402 ; gain = 1408.984 ; free physical = 43004 ; free virtual = 45219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.504 ; gain = 0.000 ; free physical = 42603 ; free virtual = 44818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2886.504 ; gain = 1524.027 ; free physical = 42644 ; free virtual = 44859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.504 ; gain = 0.000 ; free physical = 42643 ; free virtual = 44858
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:01:28 2020...
[Sat Jan 25 14:01:29 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:17 ; elapsed = 00:11:25 . Memory (MB): peak = 1614.234 ; gain = 4.000 ; free physical = 44310 ; free virtual = 46523
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.949 ; gain = 0.000 ; free physical = 44555 ; free virtual = 46827
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2638.949 ; gain = 1024.715 ; free physical = 44562 ; free virtual = 46833
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:02:18 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21589 |     0 |   1182240 |  1.83 |
|   LUT as Logic             | 19232 |     0 |   1182240 |  1.63 |
|   LUT as Memory            |  2357 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2223 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 15004 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 15004 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |    21 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 14956 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   34 |     0 |      2160 |  1.57 |
|   RAMB36/FIFO*    |   32 |     0 |      2160 |  1.48 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14956 |            Register |
| LUT4     |  6114 |                 CLB |
| LUT6     |  5495 |                 CLB |
| LUT2     |  4560 |                 CLB |
| LUT5     |  3978 |                 CLB |
| LUT3     |  3017 |                 CLB |
| RAMS32   |  2223 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   697 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    48 |            Register |
| RAMB36E2 |    32 |           Block Ram |
| MUXF7    |    21 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:25 ; elapsed = 00:01:57 . Memory (MB): peak = 4218.320 ; gain = 1579.371 ; free physical = 41064 ; free virtual = 43408
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:04:15 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.436      -20.226                     97                43756        0.071        0.000                      0                43756        1.155        0.000                       0                 17428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.436      -20.226                     97                43756        0.071        0.000                      0                43756        1.155        0.000                       0                 17428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           97  Failing Endpoints,  Worst Slack       -0.436ns,  Total Violation      -20.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.397ns (40.516%)  route 2.051ns (59.484%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=365, unplaced)       0.293     1.162    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.089     1.251 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3643/O
                         net (fo=1, unplaced)         0.249     1.500    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_30_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_908__0[0]
                         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.164     1.664 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_30_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1924/O[4]
                         net (fo=2, unplaced)         0.195     1.859    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data18[4]
                         LUT5 (Prop_LUT5_I2_O)        0.032     1.891 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3170/O
                         net (fo=1, unplaced)         0.187     2.078    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_714__0_0
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.110 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1607/O
                         net (fo=1, unplaced)         0.187     2.297    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1607_n_9
                         LUT6 (Prop_LUT6_I1_O)        0.032     2.329 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_714__0/O
                         net (fo=1, unplaced)         0.187     2.516    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_714__0_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.548 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_271__2/O
                         net (fo=1, unplaced)         0.187     2.735    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_271__2_n_9
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.767 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_117__3/O
                         net (fo=1, unplaced)         0.149     2.916    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_8
                         LUT6 (Prop_LUT6_I3_O)        0.083     2.999 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__2/O
                         net (fo=1, unplaced)         0.187     3.186    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__2_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.218 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9__2/O
                         net (fo=4, unplaced)         0.230     3.448    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[4]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 -0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg_n_9_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[16]_i_1__1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_40_fu_637_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4218.320 ; gain = 0.000 ; free physical = 41088 ; free virtual = 43433
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4250.336 ; gain = 0.000 ; free physical = 40915 ; free virtual = 43284
[Sat Jan 25 14:04:29 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 4250.336 ; gain = 32.016 ; free physical = 40385 ; free virtual = 43089
[Sat Jan 25 14:04:29 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1372.141 ; gain = 0.000 ; free physical = 39702 ; free virtual = 42368
INFO: [Netlist 29-17] Analyzing 3422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2699.492 ; gain = 0.000 ; free physical = 37243 ; free virtual = 39714
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:01:11 . Memory (MB): peak = 2699.492 ; gain = 1327.352 ; free physical = 37239 ; free virtual = 39710
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2842.457 ; gain = 87.031 ; free physical = 36572 ; free virtual = 39043

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13bbda77b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2842.457 ; gain = 0.000 ; free physical = 36553 ; free virtual = 39024

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b64b051a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 36382 ; free virtual = 38853
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 42 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: abb065d3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 36108 ; free virtual = 38579
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a63776fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 36038 ; free virtual = 38509
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a63776fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 35941 ; free virtual = 38413
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b6c0551e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 35722 ; free virtual = 38193
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b6c0551e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 35679 ; free virtual = 38151
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              42  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2891.453 ; gain = 0.000 ; free physical = 35667 ; free virtual = 38138
Ending Logic Optimization Task | Checksum: 1b6c0551e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.453 ; gain = 24.012 ; free physical = 35662 ; free virtual = 38134

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.436 | TNS=-20.226 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 7deb3287

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40556 ; free virtual = 43061
Ending Power Optimization Task | Checksum: 7deb3287

Time (s): cpu = 00:01:36 ; elapsed = 00:01:57 . Memory (MB): peak = 4488.359 ; gain = 1596.906 ; free physical = 40585 ; free virtual = 43090

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7deb3287

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40583 ; free virtual = 43088

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40583 ; free virtual = 43088
Ending Netlist Obfuscation Task | Checksum: 7d2bd9e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40582 ; free virtual = 43087
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:14 . Memory (MB): peak = 4488.359 ; gain = 1783.867 ; free physical = 40581 ; free virtual = 43087
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40583 ; free virtual = 43088
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40493 ; free virtual = 43021
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40360 ; free virtual = 42921
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40322 ; free virtual = 42836
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40147 ; free virtual = 42667
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 741b3e95

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40148 ; free virtual = 42668
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 40141 ; free virtual = 42661

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2b5f0dba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 39920 ; free virtual = 42440

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 570156d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 39390 ; free virtual = 41910

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 570156d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 39381 ; free virtual = 41902
Phase 1 Placer Initialization | Checksum: 570156d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 39378 ; free virtual = 41899

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e4f3929

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 4488.359 ; gain = 0.000 ; free physical = 39393 ; free virtual = 41915

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_17__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_34__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_19__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_24__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_22__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_18__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_28__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[36]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_26__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_16__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_21__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[36]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_31__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_27__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_25__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_23__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ADDRBWRADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_20__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[5]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/p_dmemi_link_next_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/p_dmemi_data_ce1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_2__4 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4620.918 ; gain = 0.000 ; free physical = 40627 ; free virtual = 43179

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c6a1da79

Time (s): cpu = 00:04:38 ; elapsed = 00:02:47 . Memory (MB): peak = 4620.918 ; gain = 132.559 ; free physical = 40583 ; free virtual = 43135
Phase 2 Global Placement | Checksum: 11da6880e

Time (s): cpu = 00:04:48 ; elapsed = 00:02:50 . Memory (MB): peak = 4652.934 ; gain = 164.574 ; free physical = 40513 ; free virtual = 43065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f92c7c72

Time (s): cpu = 00:04:49 ; elapsed = 00:02:50 . Memory (MB): peak = 4652.934 ; gain = 164.574 ; free physical = 40523 ; free virtual = 43075

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c4cda7f

Time (s): cpu = 00:05:01 ; elapsed = 00:02:56 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 40373 ; free virtual = 42925

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8002130

Time (s): cpu = 00:05:03 ; elapsed = 00:02:57 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 40327 ; free virtual = 42879

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 12a4a7aa3

Time (s): cpu = 00:05:04 ; elapsed = 00:02:58 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 40291 ; free virtual = 42843

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bcabe2c2

Time (s): cpu = 00:05:14 ; elapsed = 00:03:03 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 40145 ; free virtual = 42697

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 15f121202

Time (s): cpu = 00:05:20 ; elapsed = 00:03:08 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 40009 ; free virtual = 42563

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 138069f90

Time (s): cpu = 00:05:21 ; elapsed = 00:03:09 . Memory (MB): peak = 4716.965 ; gain = 228.605 ; free physical = 39835 ; free virtual = 42388

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: fdc7d8c4

Time (s): cpu = 00:05:27 ; elapsed = 00:03:14 . Memory (MB): peak = 4722.457 ; gain = 234.098 ; free physical = 39820 ; free virtual = 42373

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 13ae2a5c0

Time (s): cpu = 00:05:37 ; elapsed = 00:03:18 . Memory (MB): peak = 4722.457 ; gain = 234.098 ; free physical = 39866 ; free virtual = 42420

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: dc09a744

Time (s): cpu = 00:05:40 ; elapsed = 00:03:20 . Memory (MB): peak = 4722.457 ; gain = 234.098 ; free physical = 39863 ; free virtual = 42416

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 96c75d7f

Time (s): cpu = 00:05:41 ; elapsed = 00:03:21 . Memory (MB): peak = 4722.457 ; gain = 234.098 ; free physical = 39848 ; free virtual = 42402

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 14383968b

Time (s): cpu = 00:06:20 ; elapsed = 00:03:42 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 37990 ; free virtual = 40641
Phase 3 Detail Placement | Checksum: 14383968b

Time (s): cpu = 00:06:21 ; elapsed = 00:03:43 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 38146 ; free virtual = 40798

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140809be1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 140809be1

Time (s): cpu = 00:06:45 ; elapsed = 00:03:49 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 39121 ; free virtual = 41798

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 140809be1

Time (s): cpu = 00:06:45 ; elapsed = 00:03:49 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 39309 ; free virtual = 41964
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.877. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.877. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1386417fd

Time (s): cpu = 00:07:13 ; elapsed = 00:04:19 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 40693 ; free virtual = 43283
Phase 4.1.1 Post Placement Optimization | Checksum: 1386417fd

Time (s): cpu = 00:07:14 ; elapsed = 00:04:19 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 40730 ; free virtual = 43321
Phase 4.1 Post Commit Optimization | Checksum: 1386417fd

Time (s): cpu = 00:07:14 ; elapsed = 00:04:19 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 40745 ; free virtual = 43337

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1386417fd

Time (s): cpu = 00:07:16 ; elapsed = 00:04:20 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 40747 ; free virtual = 43339

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1386417fd

Time (s): cpu = 00:07:48 ; elapsed = 00:04:53 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 45689 ; free virtual = 48309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45684 ; free virtual = 48305
Phase 4.4 Final Placement Cleanup | Checksum: 16bb787c8

Time (s): cpu = 00:07:49 ; elapsed = 00:04:53 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 45710 ; free virtual = 48303
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16bb787c8

Time (s): cpu = 00:07:49 ; elapsed = 00:04:53 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 45696 ; free virtual = 48288
Ending Placer Task | Checksum: 166b879a2

Time (s): cpu = 00:07:49 ; elapsed = 00:04:54 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 45930 ; free virtual = 48522
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:58 ; elapsed = 00:05:01 . Memory (MB): peak = 4786.488 ; gain = 298.129 ; free physical = 45912 ; free virtual = 48504
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45885 ; free virtual = 48477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45851 ; free virtual = 48455
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45755 ; free virtual = 48396
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 47276 ; free virtual = 49917
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 47211 ; free virtual = 49854
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 47249 ; free virtual = 49843
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 47116 ; free virtual = 49717

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-235.672 |
Phase 1 Physical Synthesis Initialization | Checksum: 18ec5133c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 46782 ; free virtual = 49421
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-235.672 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 18ec5133c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 46785 ; free virtual = 49424

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 75 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_39__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_39__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_98__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_98__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[550].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_188__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1146_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1146
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_486_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_486
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2380_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2380
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_37[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_193__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_193__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[704]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_503
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1176_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1176
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_33[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1414
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_3__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_170__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_170__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_38__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_38__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_418_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_418
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_94__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_94__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3764
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1011_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1011
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2163_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2163
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2873_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2873
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_33[2].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1412
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_37[2].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2879
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_37[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2880
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[548]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_482
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1137_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1137
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1519_reg_24347_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3613
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4453
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1140_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1140
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_484_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_484
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_198__4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_99__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[355].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_194__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_505_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_505
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1183_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1183
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2447_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2447
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_39[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2120
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_502_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_502
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_34[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3027
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[719].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_112__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1502_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1502
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_248__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_248__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_657__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_657__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2992_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2992
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2993_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2993
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_39[2].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2118
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[662]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_117__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[583].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_270__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1601_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1601
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_711__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_711__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_26_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1406_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_26_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1406
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3166_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3166
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_26_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1415_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_26_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1415
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3765
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_121__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_121__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_45__4_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_45__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[584].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_287__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1756_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1756
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_763_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_763
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3359_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3359
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2882_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2882
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_33[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1413
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_38_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_4454
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3164_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3164
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1519_reg_24347_reg[6]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3614
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1136_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1136
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1605_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1605
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_713__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_713__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3168_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3168
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_500__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_500__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1168_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1168
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-235.240 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 46525 ; free virtual = 49135
Phase 3 Placement Based Optimization | Checksum: 168f1118b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 46522 ; free virtual = 49131

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1920_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3616_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_16. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[5] to 4 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_660_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_249__2_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_16. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 3. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_16. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[3] to 2 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 5 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45946 ; free virtual = 48556
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-235.176 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45942 ; free virtual = 48552
Phase 4 Rewire | Checksum: 1b4eebe14

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45917 ; free virtual = 48526

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[1]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.001 | TNS=-232.298 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45693 ; free virtual = 48312
Phase 5 Critical Cell Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45691 ; free virtual = 48310

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45683 ; free virtual = 48302

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_1_U/process_top_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45681 ; free virtual = 48300

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45679 ; free virtual = 48298

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45676 ; free virtual = 48295

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 50 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 21 nets.  Swapped 1147 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1147 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.868 | TNS=-230.187 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45067 ; free virtual = 47686
Phase 10 Critical Pin Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:51 ; elapsed = 00:01:15 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45063 ; free virtual = 47682

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:51 ; elapsed = 00:01:15 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45001 ; free virtual = 47620

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 12de35340

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 44999 ; free virtual = 47618
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45000 ; free virtual = 47619
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.868 | TNS=-230.187 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.432  |            0  |              0  |                    12  |           0  |           1  |  00:00:08  |
|  Rewire             |          0.000  |          0.064  |            3  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  Critical Cell      |          0.000  |          2.878  |           12  |              0  |                     6  |           0  |           1  |  00:00:37  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.133  |          2.111  |            0  |              0  |                    21  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.133  |          5.485  |           15  |              0  |                    44  |           0  |          11  |  00:01:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 44978 ; free virtual = 47597
Ending Physical Synthesis Task | Checksum: 2100762e7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45008 ; free virtual = 47627
INFO: [Common 17-83] Releasing license: Implementation
309 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:21 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45114 ; free virtual = 47733
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45128 ; free virtual = 47747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 45102 ; free virtual = 47734
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 44947 ; free virtual = 47613
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4786.488 ; gain = 0.000 ; free physical = 44316 ; free virtual = 47006
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e6866493 ConstDB: 0 ShapeSum: 9050c40b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: a5528bd4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:57 . Memory (MB): peak = 5674.641 ; gain = 888.152 ; free physical = 37699 ; free virtual = 40402
Post Restoration Checksum: NetGraph: 6f8e0fef NumContArr: 35c47be5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5528bd4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:57 . Memory (MB): peak = 5674.641 ; gain = 888.152 ; free physical = 37719 ; free virtual = 40393

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5528bd4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:58 . Memory (MB): peak = 5676.184 ; gain = 889.695 ; free physical = 37605 ; free virtual = 40279

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5528bd4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:58 . Memory (MB): peak = 5676.184 ; gain = 889.695 ; free physical = 37603 ; free virtual = 40277

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: a5528bd4

Time (s): cpu = 00:04:14 ; elapsed = 00:03:06 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 37292 ; free virtual = 40039

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 18148f81c

Time (s): cpu = 00:04:35 ; elapsed = 00:03:11 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 37203 ; free virtual = 39947
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.775 | TNS=-148.921| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: c082e5c3

Time (s): cpu = 00:04:47 ; elapsed = 00:03:16 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39129 ; free virtual = 41819

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 131023d40

Time (s): cpu = 00:07:01 ; elapsed = 00:04:16 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 36133 ; free virtual = 38858

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6925
 Number of Nodes with overlaps = 851
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.149 | TNS=-592.894| WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 210d30c63

Time (s): cpu = 00:09:07 ; elapsed = 00:05:16 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40313 ; free virtual = 43017

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.010 | TNS=-588.371| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 284ee4a2d

Time (s): cpu = 00:09:24 ; elapsed = 00:05:31 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39984 ; free virtual = 42738

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.936 | TNS=-583.692| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19ca11683

Time (s): cpu = 00:09:53 ; elapsed = 00:05:57 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 41205 ; free virtual = 43929

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.899 | TNS=-580.838| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 194345421

Time (s): cpu = 00:10:18 ; elapsed = 00:06:20 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40353 ; free virtual = 43079

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.895 | TNS=-578.304| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: d8fe41d1

Time (s): cpu = 00:10:36 ; elapsed = 00:06:37 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40543 ; free virtual = 43273

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.888 | TNS=-577.847| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 13bfaa5c4

Time (s): cpu = 00:10:47 ; elapsed = 00:06:47 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40351 ; free virtual = 43082

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-575.728| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 14658581a

Time (s): cpu = 00:11:00 ; elapsed = 00:07:00 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40100 ; free virtual = 42908
Phase 4 Rip-up And Reroute | Checksum: 14658581a

Time (s): cpu = 00:11:00 ; elapsed = 00:07:00 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 40079 ; free virtual = 42887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1247b9e8a

Time (s): cpu = 00:11:09 ; elapsed = 00:07:03 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39974 ; free virtual = 42811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.888 | TNS=-577.847| WHS=0.024  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 107bca788

Time (s): cpu = 00:11:11 ; elapsed = 00:07:04 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39922 ; free virtual = 42759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 107bca788

Time (s): cpu = 00:11:12 ; elapsed = 00:07:04 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39918 ; free virtual = 42756
Phase 5 Delay and Skew Optimization | Checksum: 107bca788

Time (s): cpu = 00:11:12 ; elapsed = 00:07:04 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39916 ; free virtual = 42753

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1737ea384

Time (s): cpu = 00:11:19 ; elapsed = 00:07:07 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39877 ; free virtual = 42715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.888 | TNS=-561.305| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1737ea384

Time (s): cpu = 00:11:19 ; elapsed = 00:07:07 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39875 ; free virtual = 42713
Phase 6 Post Hold Fix | Checksum: 1737ea384

Time (s): cpu = 00:11:20 ; elapsed = 00:07:07 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39874 ; free virtual = 42713

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.621103 %
  Global Horizontal Routing Utilization  = 0.617312 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.2207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.5166%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 71.1538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11366fb1c

Time (s): cpu = 00:11:24 ; elapsed = 00:07:09 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39840 ; free virtual = 42679

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11366fb1c

Time (s): cpu = 00:11:24 ; elapsed = 00:07:09 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39810 ; free virtual = 42648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11366fb1c

Time (s): cpu = 00:11:27 ; elapsed = 00:07:12 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39901 ; free virtual = 42740

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.888 | TNS=-561.305| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11366fb1c

Time (s): cpu = 00:11:27 ; elapsed = 00:07:12 . Memory (MB): peak = 5795.449 ; gain = 1008.961 ; free physical = 39903 ; free virtual = 42742
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.851 | TNS=-503.013 | WHS=0.030 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 11366fb1c

Time (s): cpu = 00:12:14 ; elapsed = 00:07:43 . Memory (MB): peak = 6514.449 ; gain = 1727.961 ; free physical = 44484 ; free virtual = 47259
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.851 | TNS=-503.013 | WHS=0.030 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[54].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.851 | TNS=-503.013 | WHS=0.030 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 128d6f561

Time (s): cpu = 00:12:23 ; elapsed = 00:07:48 . Memory (MB): peak = 6665.457 ; gain = 1878.969 ; free physical = 44538 ; free virtual = 47312
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6665.457 ; gain = 0.000 ; free physical = 44613 ; free virtual = 47387
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.851 | TNS=-503.013 | WHS=0.030 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 181b80435

Time (s): cpu = 00:12:24 ; elapsed = 00:07:49 . Memory (MB): peak = 6665.457 ; gain = 1878.969 ; free physical = 44532 ; free virtual = 47306
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:24 ; elapsed = 00:07:49 . Memory (MB): peak = 6665.457 ; gain = 1878.969 ; free physical = 44709 ; free virtual = 47483
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:37 ; elapsed = 00:07:58 . Memory (MB): peak = 6665.457 ; gain = 1878.969 ; free physical = 44709 ; free virtual = 47483
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6665.457 ; gain = 0.000 ; free physical = 44705 ; free virtual = 47480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6665.457 ; gain = 0.000 ; free physical = 44672 ; free virtual = 47459
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6665.457 ; gain = 0.000 ; free physical = 44596 ; free virtual = 47450
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 6665.457 ; gain = 0.000 ; free physical = 44341 ; free virtual = 47234
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 6753.500 ; gain = 88.043 ; free physical = 44262 ; free virtual = 47154
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6753.500 ; gain = 0.000 ; free physical = 44156 ; free virtual = 46955
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
351 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6753.500 ; gain = 0.000 ; free physical = 43555 ; free virtual = 46365
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 6753.500 ; gain = 0.000 ; free physical = 43741 ; free virtual = 46550
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:24:18 2020...
[Sat Jan 25 14:24:23 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:19:54 . Memory (MB): peak = 4250.336 ; gain = 0.000 ; free physical = 47233 ; free virtual = 50042
INFO: [Netlist 29-17] Analyzing 3422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4434.414 ; gain = 37.070 ; free physical = 46165 ; free virtual = 48974
Restored from archive | CPU: 2.960000 secs | Memory: 40.126328 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4434.414 ; gain = 37.070 ; free physical = 46165 ; free virtual = 48974
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4434.414 ; gain = 0.000 ; free physical = 46171 ; free virtual = 48979
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 4434.414 ; gain = 184.078 ; free physical = 46170 ; free virtual = 48979
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       59045 :
       # of nets not needing routing.......... :       25276 :
           # of internally routed nets........ :       23533 :
           # of nets with no loads............ :        1576 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       33769 :
           # of fully routed nets............. :       33769 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:24:52 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.553ns (40.150%)  route 2.315ns (59.850%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.526     1.395    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1164[0]
    SLICE_X15Y72         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     1.477 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3765/O
                         net (fo=1, routed)           0.013     1.490    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_909[0]
    SLICE_X15Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.690 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1992/O[6]
                         net (fo=2, routed)           0.119     1.809    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data25[6]
    SLICE_X15Y71         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     1.898 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1498/O
                         net (fo=1, routed)           0.456     2.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_1
    SLICE_X11Y71         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.442 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0/O
                         net (fo=1, routed)           0.132     2.574    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0_n_9
    SLICE_X11Y75         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.047     2.621 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2/O
                         net (fo=1, routed)           0.140     2.761    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_n_9
    SLICE_X11Y72         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     2.876 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_112__3/O
                         net (fo=1, routed)           0.520     3.396    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_18
    SLICE_X16Y85         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     3.428 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3/O
                         net (fo=1, routed)           0.041     3.469    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3_n_9
    SLICE_X16Y85         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.500 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__2/O
                         net (fo=4, routed)           0.368     3.868    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[6]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.479ns (38.296%)  route 2.383ns (61.704%))
  Logic Levels:           10  (CARRY8=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.701     1.570    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X11Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881/O
                         net (fo=1, routed)           0.020     1.679    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2016_0[0]
    SLICE_X11Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.849 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397/CO[7]
                         net (fo=1, routed)           0.023     1.872    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397_n_9
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.939 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142/O[1]
                         net (fo=2, routed)           0.265     2.204    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data37[9]
    SLICE_X8Y73          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.047     2.251 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2380/O
                         net (fo=1, routed)           0.040     2.291    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_486_0
    SLICE_X8Y73          LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.048     2.339 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1146/O
                         net (fo=1, routed)           0.087     2.426    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1146_n_9
    SLICE_X8Y73          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.031     2.457 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_486/O
                         net (fo=1, routed)           0.202     2.659    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_486_n_9
    SLICE_X11Y74         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.031     2.690 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_188__3/O
                         net (fo=1, routed)           0.334     3.024    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_39__3_0
    SLICE_X13Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049     3.073 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_98__3/O
                         net (fo=1, routed)           0.247     3.320    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_98__3_n_9
    SLICE_X16Y79         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.047     3.367 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_39__3/O
                         net (fo=1, routed)           0.088     3.455    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_39__3_n_9
    SLICE_X16Y77         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     3.486 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_4__2/O
                         net (fo=4, routed)           0.376     3.862    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[9]
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.440ns (37.471%)  route 2.403ns (62.529%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.701     1.570    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X11Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881/O
                         net (fo=1, routed)           0.020     1.679    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2016_0[0]
    SLICE_X11Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.212     1.891 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397/O[7]
                         net (fo=2, routed)           0.500     2.391    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data37[7]
    SLICE_X14Y63         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     2.440 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2899/O
                         net (fo=1, routed)           0.138     2.578    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612_0
    SLICE_X14Y64         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     2.626 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1399/O
                         net (fo=1, routed)           0.040     2.666    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1399_n_9
    SLICE_X14Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     2.697 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612/O
                         net (fo=1, routed)           0.282     2.979    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612_n_9
    SLICE_X15Y71         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     3.011 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_230__2/O
                         net (fo=1, routed)           0.037     3.048    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2_2
    SLICE_X15Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     3.079 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107__4/O
                         net (fo=1, routed)           0.272     3.351    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107__4_n_9
    SLICE_X15Y85         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032     3.383 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2/O
                         net (fo=1, routed)           0.037     3.420    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2_n_9
    SLICE_X15Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     3.467 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6__2/O
                         net (fo=4, routed)           0.376     3.843    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[7]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.530ns (39.885%)  route 2.306ns (60.115%))
  Logic Levels:           10  (CARRY8=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.701     1.570    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X11Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881/O
                         net (fo=1, routed)           0.020     1.679    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2016_0[0]
    SLICE_X11Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.849 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397/CO[7]
                         net (fo=1, routed)           0.023     1.872    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397_n_9
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     1.922 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142/O[0]
                         net (fo=2, routed)           0.129     2.051    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data37[8]
    SLICE_X11Y72         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.114     2.165 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2533/O
                         net (fo=1, routed)           0.245     2.410    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547_0
    SLICE_X10Y78         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.441 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1261/O
                         net (fo=1, routed)           0.349     2.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1261_n_9
    SLICE_X12Y78         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.821 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.084     2.905    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547_n_9
    SLICE_X12Y79         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     2.937 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_211__3/O
                         net (fo=1, routed)           0.086     3.023    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2
    SLICE_X13Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.082     3.105 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_104__3/O
                         net (fo=1, routed)           0.267     3.372    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_12
    SLICE_X15Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.031     3.403 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2/O
                         net (fo=1, routed)           0.039     3.442    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2_n_9
    SLICE_X15Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.473 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5__2/O
                         net (fo=4, routed)           0.363     3.836    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[8]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.553ns (40.569%)  route 2.275ns (59.431%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.526     1.395    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1164[0]
    SLICE_X15Y72         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     1.477 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3765/O
                         net (fo=1, routed)           0.013     1.490    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_909[0]
    SLICE_X15Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.690 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1992/O[6]
                         net (fo=2, routed)           0.119     1.809    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data25[6]
    SLICE_X15Y71         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     1.898 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1498/O
                         net (fo=1, routed)           0.456     2.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_1
    SLICE_X11Y71         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.442 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0/O
                         net (fo=1, routed)           0.132     2.574    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0_n_9
    SLICE_X11Y75         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.047     2.621 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2/O
                         net (fo=1, routed)           0.140     2.761    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_n_9
    SLICE_X11Y72         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     2.876 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_112__3/O
                         net (fo=1, routed)           0.520     3.396    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_18
    SLICE_X16Y85         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     3.428 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3/O
                         net (fo=1, routed)           0.041     3.469    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3_n_9
    SLICE_X16Y85         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.500 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__2/O
                         net (fo=4, routed)           0.328     3.828    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[6]
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.534ns (40.136%)  route 2.288ns (59.864%))
  Logic Levels:           7  (CARRY8=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.790     1.659    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_37_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_548[0]
    SLICE_X11Y62         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     1.706 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_37_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_928__0/O
                         net (fo=1, routed)           0.020     1.726    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_649__0[1]
    SLICE_X11Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.199     1.925 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_804/O[6]
                         net (fo=1, routed)           0.359     2.284    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data7[6]
    SLICE_X13Y61         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.089     2.373 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_600__0/O
                         net (fo=1, routed)           0.276     2.649    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_600__0_n_9
    SLICE_X15Y58         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     2.680 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_398__1/O
                         net (fo=1, routed)           0.054     2.734    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_398__1_n_9
    SLICE_X15Y58         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.133     2.867 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_197__4/O
                         net (fo=1, routed)           0.203     3.070    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_18
    SLICE_X17Y60         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.135     3.205 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_53__4/O
                         net (fo=1, routed)           0.040     3.245    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_76
    SLICE_X17Y60         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.031     3.276 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_9__1/O
                         net (fo=8, routed)           0.546     3.822    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.516ns (39.510%)  route 2.321ns (60.490%))
  Logic Levels:           9  (CARRY8=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.699     1.568    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X10Y76         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     1.658 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4744/O
                         net (fo=1, routed)           0.012     1.670    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_54_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2104_0[0]
    SLICE_X10Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.106     1.776 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_54_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3908/O[3]
                         net (fo=1, routed)           0.295     2.071    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data135[3]
    SLICE_X8Y78          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     2.118 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3432/O
                         net (fo=1, routed)           0.141     2.259    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3432_n_9
    SLICE_X8Y80          LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     2.307 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1770/O
                         net (fo=1, routed)           0.043     2.350    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1770_n_9
    SLICE_X8Y80          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     2.431 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_781/O
                         net (fo=1, routed)           0.464     2.895    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_122__1_2
    SLICE_X16Y82         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082     2.977 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_291__1/O
                         net (fo=1, routed)           0.048     3.025    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_291__1_n_9
    SLICE_X16Y82         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.114     3.139 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_122__1/O
                         net (fo=1, routed)           0.147     3.286    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_14
    SLICE_X17Y81         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.047     3.333 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_45__4/O
                         net (fo=2, routed)           0.339     3.672    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_45__4_n_9
    SLICE_X15Y67         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.032     3.704 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_10__2_replica/O
                         net (fo=1, routed)           0.133     3.837    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2]_repN_alias
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.633ns (42.726%)  route 2.189ns (57.274%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.799     1.668    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_45_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_561__0[0]
    SLICE_X10Y64         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.089     1.757 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_45_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_913__0/O
                         net (fo=1, routed)           0.013     1.770    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_646__0[0]
    SLICE_X10Y64         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     1.941 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_639__0/CO[7]
                         net (fo=1, routed)           0.023     1.964    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_639__0_n_9
    SLICE_X10Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     2.036 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_561__0/O[3]
                         net (fo=1, routed)           0.166     2.202    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data13__0[11]
    SLICE_X9Y65          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.316 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_553__0/O
                         net (fo=1, routed)           0.397     2.713    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_553__0_n_9
    SLICE_X15Y61         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.047     2.760 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_354__2/O
                         net (fo=1, routed)           0.012     2.772    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_354__2_n_9
    SLICE_X15Y61         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     2.826 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_147__4/O
                         net (fo=1, routed)           0.221     3.047    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_6
    SLICE_X17Y60         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.081     3.128 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_i_46__2/O
                         net (fo=1, routed)           0.059     3.187    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_71
    SLICE_X17Y60         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136     3.323 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4__1/O
                         net (fo=8, routed)           0.499     3.822    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[11]
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.530ns (40.105%)  route 2.285ns (59.895%))
  Logic Levels:           10  (CARRY8=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.701     1.570    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X11Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881/O
                         net (fo=1, routed)           0.020     1.679    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2016_0[0]
    SLICE_X11Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.170     1.849 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397/CO[7]
                         net (fo=1, routed)           0.023     1.872    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397_n_9
    SLICE_X11Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     1.922 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1142/O[0]
                         net (fo=2, routed)           0.129     2.051    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data37[8]
    SLICE_X11Y72         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.114     2.165 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2533/O
                         net (fo=1, routed)           0.245     2.410    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547_0
    SLICE_X10Y78         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.441 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1261/O
                         net (fo=1, routed)           0.349     2.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1261_n_9
    SLICE_X12Y78         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.821 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.084     2.905    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_547_n_9
    SLICE_X12Y79         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     2.937 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_211__3/O
                         net (fo=1, routed)           0.086     3.023    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2
    SLICE_X13Y79         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.082     3.105 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_104__3/O
                         net (fo=1, routed)           0.267     3.372    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_12
    SLICE_X15Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.031     3.403 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2/O
                         net (fo=1, routed)           0.039     3.442    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__2_n_9
    SLICE_X15Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.473 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5__2/O
                         net (fo=4, routed)           0.342     3.815    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[8]
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.440ns (37.845%)  route 2.365ns (62.155%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.701     1.570    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X11Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.659 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2881/O
                         net (fo=1, routed)           0.020     1.679    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_2016_0[0]
    SLICE_X11Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.212     1.891 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_36_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1397/O[7]
                         net (fo=2, routed)           0.500     2.391    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data37[7]
    SLICE_X14Y63         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     2.440 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2899/O
                         net (fo=1, routed)           0.138     2.578    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612_0
    SLICE_X14Y64         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     2.626 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1399/O
                         net (fo=1, routed)           0.040     2.666    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1399_n_9
    SLICE_X14Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.031     2.697 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612/O
                         net (fo=1, routed)           0.282     2.979    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_612_n_9
    SLICE_X15Y71         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     3.011 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_230__2/O
                         net (fo=1, routed)           0.037     3.048    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2_2
    SLICE_X15Y71         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     3.079 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107__4/O
                         net (fo=1, routed)           0.272     3.351    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107__4_n_9
    SLICE_X15Y85         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032     3.383 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2/O
                         net (fo=1, routed)           0.037     3.420    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__2_n_9
    SLICE_X15Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.047     3.467 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6__2/O
                         net (fo=4, routed)           0.338     3.805    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[7]
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y13         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                 -0.799    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:24:55 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19787 |     0 |   1182240 |  1.67 |
|   LUT as Logic             | 18597 |     0 |   1182240 |  1.57 |
|   LUT as Memory            |  1190 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1116 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 15004 |     0 |   2364480 |  0.63 |
|   Register as Flip Flop    | 15004 |     0 |   2364480 |  0.63 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |    21 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 14956 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3906 |     0 |    147780 |  2.64 |
|   CLBL                                     |  1919 |     0 |           |       |
|   CLBM                                     |  1987 |     0 |           |       |
| LUT as Logic                               | 18597 |     0 |   1182240 |  1.57 |
|   using O5 output only                     |    99 |       |           |       |
|   using O6 output only                     | 13261 |       |           |       |
|   using O5 and O6                          |  5237 |       |           |       |
| LUT as Memory                              |  1190 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1116 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     9 |       |           |       |
|     using O5 and O6                        |  1107 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 15004 |     0 |   2364480 |  0.63 |
|   Register driven from within the CLB      |  7511 |       |           |       |
|   Register driven from outside the CLB     |  7493 |       |           |       |
|     LUT in front of the register is unused |  3819 |       |           |       |
|     LUT in front of the register is used   |  3674 |       |           |       |
| Unique Control Sets                        |   611 |       |    295560 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   34 |     0 |      2160 |  1.57 |
|   RAMB36/FIFO*    |   32 |     0 |      2160 |  1.48 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14956 |            Register |
| LUT4     |  6115 |                 CLB |
| LUT6     |  5500 |                 CLB |
| LUT2     |  4559 |                 CLB |
| LUT5     |  3988 |                 CLB |
| LUT3     |  3017 |                 CLB |
| RAMS32   |  2223 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   655 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    48 |            Register |
| RAMB36E2 |    32 |           Block Ram |
| MUXF7    |    21 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  3906 |    0 |    0 |   7.93 |   0.00 |   0.00 |
|   CLBL                     |  1919 |    0 |    0 |   7.80 |   0.00 |   0.00 |
|   CLBM                     |  1987 |    0 |    0 |   8.06 |   0.00 |   0.00 |
| CLB LUTs                   | 19787 |    0 |    0 |   5.02 |   0.00 |   0.00 |
|   LUT as Logic             | 18597 |    0 |    0 |   4.72 |   0.00 |   0.00 |
|   LUT as Memory            |  1190 |    0 |    0 |   0.60 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1116 |    0 |    0 |   0.57 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 15004 |    0 |    0 |   1.90 |   0.00 |   0.00 |
| CARRY8                     |  1166 |    0 |    0 |   2.37 |   0.00 |   0.00 |
| F7 Muxes                   |    21 |    0 |    0 |   0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    34 |    0 |    0 |   4.72 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    32 |    0 |    0 |   4.44 |   0.00 |   0.00 |
|   RAMB18                   |     4 |    0 |    0 |   0.28 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   611 |    0 |    0 |   0.62 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:24:56 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.851     -503.013                   1953                43753        0.030        0.000                      0                43753        1.155        0.000                       0                 17428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.851     -503.013                   1953                43753        0.030        0.000                      0                43753        1.155        0.000                       0                 17428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1953  Failing Endpoints,  Worst Slack       -0.851ns,  Total Violation     -503.013ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.553ns (40.150%)  route 2.315ns (59.850%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.526     1.395    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1164[0]
    SLICE_X15Y72         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     1.477 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_32_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3765/O
                         net (fo=1, routed)           0.013     1.490    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_909[0]
    SLICE_X15Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.690 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1992/O[6]
                         net (fo=2, routed)           0.119     1.809    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data25[6]
    SLICE_X15Y71         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     1.898 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1498/O
                         net (fo=1, routed)           0.456     2.354    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_1
    SLICE_X11Y71         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.442 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0/O
                         net (fo=1, routed)           0.132     2.574    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_651__0_n_9
    SLICE_X11Y75         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.047     2.621 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2/O
                         net (fo=1, routed)           0.140     2.761    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_246__2_n_9
    SLICE_X11Y72         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     2.876 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_112__3/O
                         net (fo=1, routed)           0.520     3.396    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_18
    SLICE_X16Y85         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     3.428 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3/O
                         net (fo=1, routed)           0.041     3.469    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__3_n_9
    SLICE_X16Y85         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     3.500 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__2/O
                         net (fo=4, routed)           0.368     3.868    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_85[6]
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X1Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 -0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback1_reg_964_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_1041_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y16         FDRE                                         r  bd_0_i/hls_inst/inst/fallback1_reg_964_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback1_reg_964_reg[10]/Q
                         net (fo=1, routed)           0.038     0.077    bd_0_i/hls_inst/inst/fallback1_reg_964[10]
    SLICE_X51Y16         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_1041_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17482, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y16         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_1041_reg[10]/C
                         clock pessimism              0.000     0.000    
    SLICE_X51Y16         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_1041_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y6  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y6  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y6  bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.851355, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.851355) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (32 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 19787 15004 12 68 0 74 3906 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:24:56 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           3906
LUT:          19787
FF:           15004
DSP:             12
BRAM:            68
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.736
CP achieved post-implementation:    4.151
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_4096/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:24:56 2020...
INFO: [HLS 200-112] Total elapsed time: 2257.17 seconds; peak allocated memory: 578.221 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:24:58 2020...
