<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_DssVpLcdBlankTimingCfg Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_DssVpLcdBlankTimingCfg Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___d_s_s.html">DSS CSL-FL</a> &raquo; <a class="el" href="group___c_s_l___d_s_s_v_i_d_e_o_p_o_r_t.html">DSS Video Port CSL FL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Blanking Timing parameters for the LCD.  
 <a href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#details">More...</a></p>

<p><code>#include &lt;csl_dssVideoPort.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acdf92ed15c2e9ee31271fb9d611665b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#acdf92ed15c2e9ee31271fb9d611665b5">hFrontPorch</a></td></tr>
<tr class="separator:acdf92ed15c2e9ee31271fb9d611665b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea7b5341ea83edbb5d067c5bc8a152b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#afea7b5341ea83edbb5d067c5bc8a152b">hBackPorch</a></td></tr>
<tr class="separator:afea7b5341ea83edbb5d067c5bc8a152b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79981ec3f4a8df8ee12b1dd96e7c667"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#ad79981ec3f4a8df8ee12b1dd96e7c667">hSyncLen</a></td></tr>
<tr class="separator:ad79981ec3f4a8df8ee12b1dd96e7c667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0155b917c75ee07e575746a3e3e431d3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#a0155b917c75ee07e575746a3e3e431d3">vFrontPorch</a></td></tr>
<tr class="separator:a0155b917c75ee07e575746a3e3e431d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47f7bea5a1b26d347984a25769e5424"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#aa47f7bea5a1b26d347984a25769e5424">vBackPorch</a></td></tr>
<tr class="separator:aa47f7bea5a1b26d347984a25769e5424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac23b4702301fa2aa6a64ac5299fd2ba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_blank_timing_cfg.html#aac23b4702301fa2aa6a64ac5299fd2ba">vSyncLen</a></td></tr>
<tr class="separator:aac23b4702301fa2aa6a64ac5299fd2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Blanking Timing parameters for the LCD. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="afea7b5341ea83edbb5d067c5bc8a152b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::hBackPorch</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Horizontal Back Porch, specifies the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display. In BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Even Field. In case of BT progressive mode this field is unused </p>

</div>
</div>
<a class="anchor" id="acdf92ed15c2e9ee31271fb9d611665b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::hFrontPorch</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Horizontal Front Porch, specifies the number of pixel clock periods to add to the end of a line transmission before line clock is asserted. In BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Even Field. In case of BT progressive mode this field is unused </p>

</div>
</div>
<a class="anchor" id="ad79981ec3f4a8df8ee12b1dd96e7c667"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::hSyncLen</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Horizontal synchronization pulse width, Encoded Value(from 1 to 256)to specify the number of pixel clock periods to pulse the line clock at the end of each line. In BT mode, this field corresponds to 12-bit horizontal blanking </p>

</div>
</div>
<a class="anchor" id="aa47f7bea5a1b26d347984a25769e5424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::vBackPorch</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vertical back porch encoded value (from 0 to 4095) to specify the number of line clock periods to add to the beginning of a frame. In BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Odd Field. In case of BT progressive mode this field corresponds to the Vertical frame blanking No 2 before the first set of pixels is output to the display </p>

</div>
</div>
<a class="anchor" id="a0155b917c75ee07e575746a3e3e431d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::vFrontPorch</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vertical front porch encoded value (from 0 to 4095) to specify the number of line clock periods to add to the end of each frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Odd Field. In case of BT progressive mode this field corresponds to the Vertical frame blanking No 2 </p>

</div>
</div>
<a class="anchor" id="aac23b4702301fa2aa6a64ac5299fd2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdBlankTimingCfg::vSyncLen</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vertical synchronization pulse width In active mode, RW 0x00 encoded value (from 1 to 256) to specify the number of line clock periods (program to value minus 1) to pulse the frame clock (VSYNC) pin at the end of each frame after the end of frame wait (VFP) period elapses. Frame clock uses as VSYNC signal in active mode. In BT mode, this field is not used </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>V3/csl_dssVideoPort.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
