-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_drdptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of tk2calo_drdptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_EC4 : STD_LOGIC_VECTOR (11 downto 0) := "111011000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal p_dr2max_times_pterr2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce0 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce1 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce2 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce3 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q3 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1026 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1030 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1034 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_3_hwPtErr_V_r_reg_1856 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPtErr_V_r_reg_1862 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPtErr_V_r_reg_1868 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPtErr_V_r_reg_1874 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1879 : STD_LOGIC_VECTOR (0 downto 0);
    signal track_6_hwPhi_V_rea_reg_1904 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_5_hwPhi_V_rea_reg_1913 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_4_hwPhi_V_rea_reg_1922 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_3_hwPhi_V_rea_reg_1931 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_2_hwPhi_V_rea_reg_1940 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_1_hwPhi_V_rea_reg_1949 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_0_hwPhi_V_rea_reg_1958 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_6_hwEta_V_rea_reg_1967 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_5_hwEta_V_rea_reg_1976 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_4_hwEta_V_rea_reg_1985 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_3_hwEta_V_rea_reg_1994 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_2_hwEta_V_rea_reg_2003 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_1_hwEta_V_rea_reg_2012 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_0_hwEta_V_rea_reg_2021 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_6_hwPt_V_read_4_reg_2030 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_4_reg_2039 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_4_reg_2048 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_4_reg_2057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_4_reg_2066 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_4_reg_2075 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_6_reg_2084 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPhi_V_read_2_reg_2093 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_3_hwPhi_V_read_2_reg_2104 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_2_hwPhi_V_read_2_reg_2115 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_1_hwPhi_V_read_2_reg_2126 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_0_hwPhi_V_read_2_reg_2137 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_4_hwEta_V_read_2_reg_2148 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_3_hwEta_V_read_2_reg_2159 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_2_hwEta_V_read_2_reg_2170 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_1_hwEta_V_read_2_reg_2181 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_0_hwEta_V_read_2_reg_2192 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_4_hwPt_V_read_1_reg_2203 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_2221 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_2239 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_1_reg_2257 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_1_reg_2275 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_fu_1097_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_reg_2293 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp1_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_2298 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_15_fu_1143_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_15_reg_2303 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp2_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp2_reg_2308 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_fu_1189_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_2_reg_2313 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp3_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_reg_2318 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dr2max_times_pterr2_7_reg_2323 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_3_fu_1235_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_3_reg_2328 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp4_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp4_reg_2333 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_4_fu_1288_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_4_reg_2343 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp5_fu_1322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_reg_2348 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_fu_1341_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_5_reg_2358 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp6_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_reg_2363 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_fu_1394_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_6_reg_2373 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_fu_1402_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_1_reg_2378 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_1_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_1_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_0_1_reg_2391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_2_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_0_2_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_3_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_0_3_reg_2399 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_4_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_0_4_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_1_fu_1437_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_1_reg_2407 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_1_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_1_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_1_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_1_1_reg_2420 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_2_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_1_2_reg_2424 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_3_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_1_3_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_4_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_1_4_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_2_fu_1472_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_2_reg_2436 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_2_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_2_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_1_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_2_1_reg_2449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_2_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_2_2_reg_2453 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_3_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_2_3_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_4_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_2_4_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_3_fu_1507_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_3_reg_2465 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_3_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_3_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_1_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_3_1_reg_2478 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_2_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_3_2_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_3_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_3_3_reg_2486 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_4_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_3_4_reg_2490 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_4_reg_2494 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_1_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_4_1_reg_2498 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_2_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_4_2_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_3_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_4_3_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_4_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_4_4_reg_2510 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_5_reg_2514 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_1_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_5_1_reg_2518 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_2_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_5_2_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_3_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_5_3_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_4_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_5_4_reg_2530 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_6_reg_2534 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_1_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_6_1_reg_2538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_2_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_6_2_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_3_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_6_3_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_4_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_11_6_4_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_4_fu_1625_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_4_reg_2554 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_5_fu_1632_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_5_reg_2563 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_6_fu_1639_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_028_6_reg_2572 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_reg_2581 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_1_reg_2586 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_2_reg_2591 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_3_reg_2596 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_0_4_reg_2601 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_reg_2606 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_1_reg_2611 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_2_reg_2616 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_3_reg_2621 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_1_4_reg_2626 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_reg_2631 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_1_reg_2636 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_2_reg_2641 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_3_reg_2646 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_2_4_reg_2651 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_reg_2656 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_1_reg_2661 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1015_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_2_reg_2666 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_3_reg_2671 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_3_4_reg_2676 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_reg_2681 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_1_reg_2686 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_2_reg_2691 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_3_reg_2696 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_4_4_reg_2701 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_reg_2706 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_1_reg_2711 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_2_reg_2716 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_3_reg_2721 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_5_4_reg_2726 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_reg_2731 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_1_reg_2736 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_2_reg_2741 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_3_reg_2746 : STD_LOGIC_VECTOR (11 downto 0);
    signal op2_V_assign_0_6_4_reg_2751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_calo_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_0_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_1_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_2_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_3_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_4_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_0_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_1_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_2_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_3_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_calo_4_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_1_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_2_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_3_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_4_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwEta_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_0_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_1_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_2_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_3_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_4_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_read : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_828_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_839_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_839_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_850_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_850_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_861_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_861_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_872_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_872_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_883_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_883_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_894_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_894_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_905_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_905_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_916_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_916_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_927_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_927_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_938_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_938_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_949_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_949_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_960_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_960_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_971_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_971_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_982_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_982_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_993_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_993_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_1004_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_dpt_int_cap_fu_1004_ap_ce : STD_LOGIC;
    signal grp_dr2_dpt_int_cap_fu_1015_ap_ce : STD_LOGIC;
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_s_reg_443 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_5_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_6_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_7_reg_476 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_8_reg_487 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_s_reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_5_reg_509 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_6_reg_520 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_7_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_8_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_s_reg_553 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_5_reg_564 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_6_reg_575 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_7_reg_586 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_8_reg_597 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_s_reg_608 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_5_reg_619 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_6_reg_630 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_3_7_phi_fu_645_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_7_reg_641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_3_8_phi_fu_656_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_8_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_4_s_phi_fu_667_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_s_reg_663 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_4_5_phi_fu_678_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_5_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_4_6_phi_fu_689_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_6_reg_685 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_4_7_phi_fu_700_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_7_reg_696 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_4_8_phi_fu_711_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_8_reg_707 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_5_s_phi_fu_722_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_s_reg_718 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_5_5_phi_fu_733_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_5_reg_729 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_5_6_phi_fu_744_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_6_reg_740 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_5_7_phi_fu_755_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_7_reg_751 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_5_8_phi_fu_766_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_8_reg_762 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_6_s_phi_fu_777_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_s_reg_773 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_6_5_phi_fu_788_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_5_reg_784 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_6_6_phi_fu_799_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_6_reg_795 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_6_7_phi_fu_810_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_7_reg_806 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal calo_track_drval_6_8_phi_fu_821_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_8_reg_817 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i2_fu_1059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i7_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i1_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i3_fu_1275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i4_fu_1328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i5_fu_1381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_105_fu_1038_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_1074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_fu_1079_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_1089_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1085_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_107_fu_1105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_1_fu_1110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_109_fu_1120_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_110_fu_1135_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1116_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_111_fu_1151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_2_fu_1156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_1166_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_114_fu_1181_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_1162_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_115_fu_1197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_3_fu_1202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_117_fu_1212_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_118_fu_1227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_1208_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_119_fu_1243_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_4_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_121_fu_1259_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_122_fu_1280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_1255_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_123_fu_1296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_5_fu_1302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_125_fu_1312_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_126_fu_1333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_1308_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_127_fu_1349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_6_fu_1355_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_129_fu_1365_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_130_fu_1386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_1361_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_fu_1409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_cast_fu_1444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_2_cast_fu_1479_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_3_cast_fu_1513_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_4_cast_fu_1541_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_cast_fu_1569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_6_cast_fu_1597_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component dr2_dpt_int_cap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        pt1_V : IN STD_LOGIC_VECTOR (15 downto 0);
        pt2_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ptscale_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component tk2calo_drdptvalshbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address3 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    p_dr2max_times_pterr2_U : component tk2calo_drdptvalshbi
    generic map (
        DataWidth => 17,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_dr2max_times_pterr2_address0,
        ce0 => p_dr2max_times_pterr2_ce0,
        q0 => p_dr2max_times_pterr2_q0,
        address1 => p_dr2max_times_pterr2_address1,
        ce1 => p_dr2max_times_pterr2_ce1,
        q1 => p_dr2max_times_pterr2_q1,
        address2 => p_dr2max_times_pterr2_address2,
        ce2 => p_dr2max_times_pterr2_ce2,
        q2 => p_dr2max_times_pterr2_q2,
        address3 => p_dr2max_times_pterr2_address3,
        ce3 => p_dr2max_times_pterr2_ce3,
        q3 => p_dr2max_times_pterr2_q3);

    grp_dr2_dpt_int_cap_fu_828 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_828_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_828_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_828_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_828_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_828_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_828_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_828_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_828_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_828_ap_ce);

    grp_dr2_dpt_int_cap_fu_839 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_839_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_839_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_839_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_839_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_839_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_839_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_839_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_839_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_839_ap_ce);

    grp_dr2_dpt_int_cap_fu_850 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_850_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_850_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_850_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_850_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_850_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_850_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_850_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_850_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_850_ap_ce);

    grp_dr2_dpt_int_cap_fu_861 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_861_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_861_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_861_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_861_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_861_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_861_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_861_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_861_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_861_ap_ce);

    grp_dr2_dpt_int_cap_fu_872 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_872_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_872_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_872_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_872_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_872_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_872_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_872_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_872_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_872_ap_ce);

    grp_dr2_dpt_int_cap_fu_883 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_883_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_883_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_883_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_883_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_883_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_883_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_883_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_883_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_883_ap_ce);

    grp_dr2_dpt_int_cap_fu_894 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_894_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_894_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_894_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_894_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_894_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_894_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_894_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_894_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_894_ap_ce);

    grp_dr2_dpt_int_cap_fu_905 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_905_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_905_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_905_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_905_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_905_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_905_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_905_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_905_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_905_ap_ce);

    grp_dr2_dpt_int_cap_fu_916 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_916_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_916_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_916_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_916_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_916_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_916_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_916_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_916_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_916_ap_ce);

    grp_dr2_dpt_int_cap_fu_927 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_927_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_927_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_927_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_927_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_927_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_927_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_927_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_927_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_927_ap_ce);

    grp_dr2_dpt_int_cap_fu_938 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_938_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_938_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_938_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_938_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_938_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_938_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_938_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_938_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_938_ap_ce);

    grp_dr2_dpt_int_cap_fu_949 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_949_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_949_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_949_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_949_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_949_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_949_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_949_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_949_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_949_ap_ce);

    grp_dr2_dpt_int_cap_fu_960 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_960_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_960_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_960_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_960_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_960_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_960_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_960_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_960_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_960_ap_ce);

    grp_dr2_dpt_int_cap_fu_971 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_971_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_971_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_971_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_971_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_971_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_971_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_971_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_971_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_971_ap_ce);

    grp_dr2_dpt_int_cap_fu_982 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_982_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_982_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_982_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_982_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_982_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_982_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_982_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_982_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_982_ap_ce);

    grp_dr2_dpt_int_cap_fu_993 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_993_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_993_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_993_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_993_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_993_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_993_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_993_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_993_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_993_ap_ce);

    grp_dr2_dpt_int_cap_fu_1004 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_dpt_int_cap_fu_1004_eta1_V,
        phi1_V => grp_dr2_dpt_int_cap_fu_1004_phi1_V,
        eta2_V => grp_dr2_dpt_int_cap_fu_1004_eta2_V,
        phi2_V => grp_dr2_dpt_int_cap_fu_1004_phi2_V,
        pt1_V => grp_dr2_dpt_int_cap_fu_1004_pt1_V,
        pt2_V => grp_dr2_dpt_int_cap_fu_1004_pt2_V,
        ptscale_V => grp_dr2_dpt_int_cap_fu_1004_ptscale_V,
        ap_return => grp_dr2_dpt_int_cap_fu_1004_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_1004_ap_ce);

    grp_dr2_dpt_int_cap_fu_1015 : component dr2_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => track_3_hwEta_V_rea_reg_1994,
        phi1_V => track_3_hwPhi_V_rea_reg_1931,
        eta2_V => calo_2_hwEta_V_read_2_reg_2170,
        phi2_V => calo_2_hwPhi_V_read_2_reg_2115,
        pt1_V => track_3_hwPt_V_read_4_reg_2057,
        pt2_V => calo_2_hwPt_V_read_1_reg_2239,
        ptscale_V => p_028_3_reg_2465,
        ap_return => grp_dr2_dpt_int_cap_fu_1015_ap_return,
        ap_ce => grp_dr2_dpt_int_cap_fu_1015_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter6)))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_5_reg_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_0_1_fu_1417_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_5_reg_454 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_5_reg_454;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_6_reg_465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_0_2_fu_1422_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_6_reg_465 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_6_reg_465;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_7_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_0_3_fu_1427_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_7_reg_476 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_7_reg_476;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_8_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_0_4_fu_1432_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_8_reg_487 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_8_reg_487;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_s_reg_443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_1_fu_1412_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_s_reg_443 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_s_reg_443;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_5_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_1_1_fu_1452_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_5_reg_509 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_5_reg_509;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_6_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_1_2_fu_1457_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_6_reg_520 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_6_reg_520;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_7_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_1_3_fu_1462_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_7_reg_531 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_7_reg_531;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_8_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_1_4_fu_1467_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_8_reg_542 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_8_reg_542;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_s_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_1_fu_1447_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_s_reg_498 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_s_reg_498;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_5_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_2_1_fu_1487_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_5_reg_564 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_5_reg_564;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_6_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_2_2_fu_1492_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_6_reg_575 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_6_reg_575;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_7_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_2_3_fu_1497_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_7_reg_586 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_7_reg_586;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_8_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_2_4_fu_1502_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_8_reg_597 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_8_reg_597;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_s_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_2_fu_1482_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_s_reg_553 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_s_reg_553;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_5_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_3_1_fu_1521_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_5_reg_619 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_5_reg_619;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_6_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_3_2_fu_1526_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_6_reg_630 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_6_reg_630;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_7_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_3_3_fu_1531_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_7_reg_641 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_7_reg_641;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_8_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_3_4_fu_1536_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_8_reg_652 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_8_reg_652;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_s_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_3_fu_1516_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_s_reg_608 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_s_reg_608;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_5_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_4_1_fu_1549_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_5_reg_674 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_5_reg_674;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_6_reg_685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_4_2_fu_1554_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_6_reg_685 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_6_reg_685;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_7_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_4_3_fu_1559_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_7_reg_696 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_7_reg_696;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_8_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_4_4_fu_1564_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_8_reg_707 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_8_reg_707;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_663_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_4_fu_1544_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_663 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_663;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_5_reg_729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_5_1_fu_1577_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_5_reg_729 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_5_reg_729;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_6_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_5_2_fu_1582_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_6_reg_740 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_6_reg_740;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_7_reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_5_3_fu_1587_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_7_reg_751 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_7_reg_751;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_8_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_5_4_fu_1592_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_8_reg_762 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_8_reg_762;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_5_fu_1572_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_718 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_718;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_5_reg_784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_6_1_fu_1605_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_5_reg_784 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_5_reg_784;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_6_reg_795_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_6_2_fu_1610_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_6_reg_795 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_6_reg_795;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_7_reg_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_6_3_fu_1615_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_7_reg_806 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_7_reg_806;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_8_reg_817_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_6_4_fu_1620_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_8_reg_817 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_8_reg_817;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (tmp_11_6_fu_1600_p2 = ap_const_lv1_0))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_773 <= ap_const_lv12_EC4;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_773;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_5_reg_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_0_1_reg_2391 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_5_reg_454 <= op2_V_assign_0_0_1_reg_2586;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_5_reg_454;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_6_reg_465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_0_2_reg_2395 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_6_reg_465 <= op2_V_assign_0_0_2_reg_2591;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_6_reg_465;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_7_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_0_3_reg_2399 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_7_reg_476 <= op2_V_assign_0_0_3_reg_2596;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_7_reg_476;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_8_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_0_4_reg_2403 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_8_reg_487 <= op2_V_assign_0_0_4_reg_2601;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_8_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_s_reg_443_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_1_reg_2387 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_s_reg_443 <= op2_V_assign_reg_2581;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_s_reg_443;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_5_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_1_1_reg_2420 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_5_reg_509 <= op2_V_assign_0_1_1_reg_2611;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_5_reg_509;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_6_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_1_2_reg_2424 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_6_reg_520 <= op2_V_assign_0_1_2_reg_2616;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_6_reg_520;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_7_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_1_3_reg_2428 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_7_reg_531 <= op2_V_assign_0_1_3_reg_2621;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_7_reg_531;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_8_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_1_4_reg_2432 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_8_reg_542 <= op2_V_assign_0_1_4_reg_2626;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_8_reg_542;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_s_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_1_reg_2416 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_s_reg_498 <= op2_V_assign_0_1_reg_2606;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_s_reg_498;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_5_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_2_1_reg_2449 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_5_reg_564 <= op2_V_assign_0_2_1_reg_2636;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_5_reg_564;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_6_reg_575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_2_2_reg_2453 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_6_reg_575 <= op2_V_assign_0_2_2_reg_2641;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_6_reg_575;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_7_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_2_3_reg_2457 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_7_reg_586 <= op2_V_assign_0_2_3_reg_2646;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_7_reg_586;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_8_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_2_4_reg_2461 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_8_reg_597 <= op2_V_assign_0_2_4_reg_2651;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_8_reg_597;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_s_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_2_reg_2445 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_s_reg_553 <= op2_V_assign_0_2_reg_2631;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_s_reg_553;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_5_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_3_1_reg_2478 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_5_reg_619 <= op2_V_assign_0_3_1_reg_2661;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_5_reg_619;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_6_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_3_2_reg_2482 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_6_reg_630 <= op2_V_assign_0_3_2_reg_2666;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_6_reg_630;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_s_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                if (not((ap_pipeline_reg_pp0_iter6_tmp_11_3_reg_2474 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_s_reg_608 <= op2_V_assign_0_3_reg_2656;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_s_reg_608;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_5_reg_454;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_6_reg_465;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_7_reg_476;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_8_reg_487;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_0_s_reg_443;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_5_reg_509;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_6_reg_520;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_7_reg_531;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_8_reg_542;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_1_s_reg_498;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_5_reg_564;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_6_reg_575;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_7_reg_586;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_8_reg_597;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_2_s_reg_553;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_5_reg_619;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_6_reg_630;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_3_s_reg_608;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_5_reg_454;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_6_reg_465;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_7_reg_476;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_8_reg_487;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_0_s_reg_443;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_5_reg_509;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_6_reg_520;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_7_reg_531;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_8_reg_542;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_1_s_reg_498;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_5_reg_564;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_6_reg_575;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_7_reg_586;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_8_reg_597;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_2_s_reg_553;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_5_reg_619;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_6_reg_630;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_3_s_reg_608;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_5_reg_454;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_6_reg_465;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_7_reg_476;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_8_reg_487;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_443;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_5_reg_509;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_6_reg_520;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_7_reg_531;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_8_reg_542;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_498;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_5_reg_564;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_6_reg_575;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_7_reg_586;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_8_reg_597;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_553;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_5_reg_619;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_6_reg_630;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_608;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_5_reg_454;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_6_reg_465;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_7_reg_476;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_8_reg_487;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_443;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_5_reg_509;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_6_reg_520;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_7_reg_531;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_8_reg_542;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_498;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_5_reg_564;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_6_reg_575;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_7_reg_586;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_8_reg_597;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_553;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_5_reg_619;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_6_reg_630;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_608;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter5))) then
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_5_reg_454 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_5_reg_454;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_6_reg_465 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_6_reg_465;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_7_reg_476 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_7_reg_476;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_8_reg_487 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_8_reg_487;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_0_s_reg_443 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_0_s_reg_443;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_5_reg_509 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_5_reg_509;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_6_reg_520 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_6_reg_520;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_7_reg_531 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_7_reg_531;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_8_reg_542 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_8_reg_542;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_1_s_reg_498 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_1_s_reg_498;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_5_reg_564 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_5_reg_564;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_6_reg_575 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_6_reg_575;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_7_reg_586 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_7_reg_586;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_8_reg_597 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_8_reg_597;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_2_s_reg_553 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_2_s_reg_553;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_5_reg_619 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_5_reg_619;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_6_reg_630 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_6_reg_630;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_s_reg_608 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_3_s_reg_608;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter5_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6))) then
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_7_reg_641 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_7_reg_641;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_8_reg_652 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_3_8_reg_652;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_5_reg_674 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_5_reg_674;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_6_reg_685 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_6_reg_685;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_7_reg_696 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_7_reg_696;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_8_reg_707 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_8_reg_707;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_s_reg_663 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_4_s_reg_663;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_5_reg_729 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_5_reg_729;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_6_reg_740 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_6_reg_740;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_7_reg_751 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_7_reg_751;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_8_reg_762 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_8_reg_762;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_s_reg_718 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_5_s_reg_718;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_5_reg_784 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_5_reg_784;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_6_reg_795 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_6_reg_795;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_7_reg_806 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_7_reg_806;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_8_reg_817 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_8_reg_817;
                ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_s_reg_773 <= ap_phi_precharge_reg_pp0_iter6_calo_track_drval_6_s_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192 <= calo_0_hwEta_V_read_2_reg_2192;
                ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137 <= calo_0_hwPhi_V_read_2_reg_2137;
                ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275 <= calo_0_hwPt_V_read_1_reg_2275;
                ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181 <= calo_1_hwEta_V_read_2_reg_2181;
                ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126 <= calo_1_hwPhi_V_read_2_reg_2126;
                ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257 <= calo_1_hwPt_V_read_1_reg_2257;
                ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170 <= calo_2_hwEta_V_read_2_reg_2170;
                ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115 <= calo_2_hwPhi_V_read_2_reg_2115;
                ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239 <= calo_2_hwPt_V_read_1_reg_2239;
                ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159 <= calo_3_hwEta_V_read_2_reg_2159;
                ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104 <= calo_3_hwPhi_V_read_2_reg_2104;
                ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221 <= calo_3_hwPt_V_read_1_reg_2221;
                ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148 <= calo_4_hwEta_V_read_2_reg_2148;
                ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093 <= calo_4_hwPhi_V_read_2_reg_2093;
                ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203 <= calo_4_hwPt_V_read_1_reg_2203;
                ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994 <= track_3_hwEta_V_rea_reg_1994;
                ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931 <= track_3_hwPhi_V_rea_reg_1931;
                ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057 <= track_3_hwPt_V_read_4_reg_2057;
                ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985 <= track_4_hwEta_V_rea_reg_1985;
                ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922 <= track_4_hwPhi_V_rea_reg_1922;
                ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048 <= track_4_hwPt_V_read_4_reg_2048;
                ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976 <= track_5_hwEta_V_rea_reg_1976;
                ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913 <= track_5_hwPhi_V_rea_reg_1913;
                ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039 <= track_5_hwPt_V_read_4_reg_2039;
                ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967 <= track_6_hwEta_V_rea_reg_1967;
                ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904 <= track_6_hwPhi_V_rea_reg_1904;
                ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030 <= track_6_hwPt_V_read_4_reg_2030;
                calo_0_hwEta_V_read_2_reg_2192 <= ap_port_reg_calo_0_hwEta_V_read;
                calo_0_hwPhi_V_read_2_reg_2137 <= ap_port_reg_calo_0_hwPhi_V_read;
                calo_0_hwPt_V_read_1_reg_2275 <= ap_port_reg_calo_0_hwPt_V_read;
                calo_1_hwEta_V_read_2_reg_2181 <= ap_port_reg_calo_1_hwEta_V_read;
                calo_1_hwPhi_V_read_2_reg_2126 <= ap_port_reg_calo_1_hwPhi_V_read;
                calo_1_hwPt_V_read_1_reg_2257 <= ap_port_reg_calo_1_hwPt_V_read;
                calo_2_hwEta_V_read_2_reg_2170 <= ap_port_reg_calo_2_hwEta_V_read;
                calo_2_hwPhi_V_read_2_reg_2115 <= ap_port_reg_calo_2_hwPhi_V_read;
                calo_2_hwPt_V_read_1_reg_2239 <= ap_port_reg_calo_2_hwPt_V_read;
                calo_3_hwEta_V_read_2_reg_2159 <= ap_port_reg_calo_3_hwEta_V_read;
                calo_3_hwPhi_V_read_2_reg_2104 <= ap_port_reg_calo_3_hwPhi_V_read;
                calo_3_hwPt_V_read_1_reg_2221 <= ap_port_reg_calo_3_hwPt_V_read;
                calo_4_hwEta_V_read_2_reg_2148 <= ap_port_reg_calo_4_hwEta_V_read;
                calo_4_hwPhi_V_read_2_reg_2093 <= ap_port_reg_calo_4_hwPhi_V_read;
                calo_4_hwPt_V_read_1_reg_2203 <= ap_port_reg_calo_4_hwPt_V_read;
                icmp1_reg_2298 <= icmp1_fu_1129_p2;
                icmp2_reg_2308 <= icmp2_fu_1175_p2;
                icmp3_reg_2318 <= icmp3_fu_1221_p2;
                icmp4_reg_2333 <= icmp4_fu_1269_p2;
                icmp5_reg_2348 <= icmp5_fu_1322_p2;
                icmp6_reg_2363 <= icmp6_fu_1375_p2;
                p_028_4_reg_2554 <= p_028_4_fu_1625_p3;
                p_028_5_reg_2563 <= p_028_5_fu_1632_p3;
                p_028_6_reg_2572 <= p_028_6_fu_1639_p3;
                p_1_15_reg_2303 <= p_1_15_fu_1143_p3;
                p_2_reg_2313 <= p_2_fu_1189_p3;
                p_3_reg_2328 <= p_3_fu_1235_p3;
                p_4_reg_2343 <= p_4_fu_1288_p3;
                p_5_reg_2358 <= p_5_fu_1341_p3;
                p_6_reg_2373 <= p_6_fu_1394_p3;
                p_s_reg_2293 <= p_s_fu_1097_p3;
                track_0_hwEta_V_rea_reg_2021 <= ap_port_reg_track_0_hwEta_V_read;
                track_0_hwPhi_V_rea_reg_1958 <= ap_port_reg_track_0_hwPhi_V_read;
                track_0_hwPt_V_read_6_reg_2084 <= ap_port_reg_track_0_hwPt_V_read;
                track_1_hwEta_V_rea_reg_2012 <= ap_port_reg_track_1_hwEta_V_read;
                track_1_hwPhi_V_rea_reg_1949 <= ap_port_reg_track_1_hwPhi_V_read;
                track_1_hwPt_V_read_4_reg_2075 <= ap_port_reg_track_1_hwPt_V_read;
                track_2_hwEta_V_rea_reg_2003 <= ap_port_reg_track_2_hwEta_V_read;
                track_2_hwPhi_V_rea_reg_1940 <= ap_port_reg_track_2_hwPhi_V_read;
                track_2_hwPt_V_read_4_reg_2066 <= ap_port_reg_track_2_hwPt_V_read;
                track_3_hwEta_V_rea_reg_1994 <= ap_port_reg_track_3_hwEta_V_read;
                track_3_hwPhi_V_rea_reg_1931 <= ap_port_reg_track_3_hwPhi_V_read;
                track_3_hwPt_V_read_4_reg_2057 <= ap_port_reg_track_3_hwPt_V_read;
                track_4_hwEta_V_rea_reg_1985 <= ap_port_reg_track_4_hwEta_V_read;
                track_4_hwPhi_V_rea_reg_1922 <= ap_port_reg_track_4_hwPhi_V_read;
                track_4_hwPt_V_read_4_reg_2048 <= ap_port_reg_track_4_hwPt_V_read;
                track_5_hwEta_V_rea_reg_1976 <= ap_port_reg_track_5_hwEta_V_read;
                track_5_hwPhi_V_rea_reg_1913 <= ap_port_reg_track_5_hwPhi_V_read;
                track_5_hwPt_V_read_4_reg_2039 <= ap_port_reg_track_5_hwPt_V_read;
                track_6_hwEta_V_rea_reg_1967 <= ap_port_reg_track_6_hwEta_V_read;
                track_6_hwPhi_V_rea_reg_1904 <= ap_port_reg_track_6_hwPhi_V_read;
                track_6_hwPt_V_read_4_reg_2030 <= ap_port_reg_track_6_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter2_tmp_11_0_1_reg_2391 <= tmp_11_0_1_reg_2391;
                ap_pipeline_reg_pp0_iter2_tmp_11_0_2_reg_2395 <= tmp_11_0_2_reg_2395;
                ap_pipeline_reg_pp0_iter2_tmp_11_0_3_reg_2399 <= tmp_11_0_3_reg_2399;
                ap_pipeline_reg_pp0_iter2_tmp_11_0_4_reg_2403 <= tmp_11_0_4_reg_2403;
                ap_pipeline_reg_pp0_iter2_tmp_11_1_1_reg_2420 <= tmp_11_1_1_reg_2420;
                ap_pipeline_reg_pp0_iter2_tmp_11_1_2_reg_2424 <= tmp_11_1_2_reg_2424;
                ap_pipeline_reg_pp0_iter2_tmp_11_1_3_reg_2428 <= tmp_11_1_3_reg_2428;
                ap_pipeline_reg_pp0_iter2_tmp_11_1_4_reg_2432 <= tmp_11_1_4_reg_2432;
                ap_pipeline_reg_pp0_iter2_tmp_11_1_reg_2416 <= tmp_11_1_reg_2416;
                ap_pipeline_reg_pp0_iter2_tmp_11_2_1_reg_2449 <= tmp_11_2_1_reg_2449;
                ap_pipeline_reg_pp0_iter2_tmp_11_2_2_reg_2453 <= tmp_11_2_2_reg_2453;
                ap_pipeline_reg_pp0_iter2_tmp_11_2_3_reg_2457 <= tmp_11_2_3_reg_2457;
                ap_pipeline_reg_pp0_iter2_tmp_11_2_4_reg_2461 <= tmp_11_2_4_reg_2461;
                ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_2445 <= tmp_11_2_reg_2445;
                ap_pipeline_reg_pp0_iter2_tmp_11_3_1_reg_2478 <= tmp_11_3_1_reg_2478;
                ap_pipeline_reg_pp0_iter2_tmp_11_3_2_reg_2482 <= tmp_11_3_2_reg_2482;
                ap_pipeline_reg_pp0_iter2_tmp_11_3_3_reg_2486 <= tmp_11_3_3_reg_2486;
                ap_pipeline_reg_pp0_iter2_tmp_11_3_4_reg_2490 <= tmp_11_3_4_reg_2490;
                ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_2474 <= tmp_11_3_reg_2474;
                ap_pipeline_reg_pp0_iter2_tmp_11_4_1_reg_2498 <= tmp_11_4_1_reg_2498;
                ap_pipeline_reg_pp0_iter2_tmp_11_4_2_reg_2502 <= tmp_11_4_2_reg_2502;
                ap_pipeline_reg_pp0_iter2_tmp_11_4_3_reg_2506 <= tmp_11_4_3_reg_2506;
                ap_pipeline_reg_pp0_iter2_tmp_11_4_4_reg_2510 <= tmp_11_4_4_reg_2510;
                ap_pipeline_reg_pp0_iter2_tmp_11_4_reg_2494 <= tmp_11_4_reg_2494;
                ap_pipeline_reg_pp0_iter2_tmp_11_5_1_reg_2518 <= tmp_11_5_1_reg_2518;
                ap_pipeline_reg_pp0_iter2_tmp_11_5_2_reg_2522 <= tmp_11_5_2_reg_2522;
                ap_pipeline_reg_pp0_iter2_tmp_11_5_3_reg_2526 <= tmp_11_5_3_reg_2526;
                ap_pipeline_reg_pp0_iter2_tmp_11_5_4_reg_2530 <= tmp_11_5_4_reg_2530;
                ap_pipeline_reg_pp0_iter2_tmp_11_5_reg_2514 <= tmp_11_5_reg_2514;
                ap_pipeline_reg_pp0_iter2_tmp_11_6_1_reg_2538 <= tmp_11_6_1_reg_2538;
                ap_pipeline_reg_pp0_iter2_tmp_11_6_2_reg_2542 <= tmp_11_6_2_reg_2542;
                ap_pipeline_reg_pp0_iter2_tmp_11_6_3_reg_2546 <= tmp_11_6_3_reg_2546;
                ap_pipeline_reg_pp0_iter2_tmp_11_6_4_reg_2550 <= tmp_11_6_4_reg_2550;
                ap_pipeline_reg_pp0_iter2_tmp_11_6_reg_2534 <= tmp_11_6_reg_2534;
                ap_pipeline_reg_pp0_iter2_tmp_1_reg_2387 <= tmp_1_reg_2387;
                ap_pipeline_reg_pp0_iter3_tmp_11_0_1_reg_2391 <= ap_pipeline_reg_pp0_iter2_tmp_11_0_1_reg_2391;
                ap_pipeline_reg_pp0_iter3_tmp_11_0_2_reg_2395 <= ap_pipeline_reg_pp0_iter2_tmp_11_0_2_reg_2395;
                ap_pipeline_reg_pp0_iter3_tmp_11_0_3_reg_2399 <= ap_pipeline_reg_pp0_iter2_tmp_11_0_3_reg_2399;
                ap_pipeline_reg_pp0_iter3_tmp_11_0_4_reg_2403 <= ap_pipeline_reg_pp0_iter2_tmp_11_0_4_reg_2403;
                ap_pipeline_reg_pp0_iter3_tmp_11_1_1_reg_2420 <= ap_pipeline_reg_pp0_iter2_tmp_11_1_1_reg_2420;
                ap_pipeline_reg_pp0_iter3_tmp_11_1_2_reg_2424 <= ap_pipeline_reg_pp0_iter2_tmp_11_1_2_reg_2424;
                ap_pipeline_reg_pp0_iter3_tmp_11_1_3_reg_2428 <= ap_pipeline_reg_pp0_iter2_tmp_11_1_3_reg_2428;
                ap_pipeline_reg_pp0_iter3_tmp_11_1_4_reg_2432 <= ap_pipeline_reg_pp0_iter2_tmp_11_1_4_reg_2432;
                ap_pipeline_reg_pp0_iter3_tmp_11_1_reg_2416 <= ap_pipeline_reg_pp0_iter2_tmp_11_1_reg_2416;
                ap_pipeline_reg_pp0_iter3_tmp_11_2_1_reg_2449 <= ap_pipeline_reg_pp0_iter2_tmp_11_2_1_reg_2449;
                ap_pipeline_reg_pp0_iter3_tmp_11_2_2_reg_2453 <= ap_pipeline_reg_pp0_iter2_tmp_11_2_2_reg_2453;
                ap_pipeline_reg_pp0_iter3_tmp_11_2_3_reg_2457 <= ap_pipeline_reg_pp0_iter2_tmp_11_2_3_reg_2457;
                ap_pipeline_reg_pp0_iter3_tmp_11_2_4_reg_2461 <= ap_pipeline_reg_pp0_iter2_tmp_11_2_4_reg_2461;
                ap_pipeline_reg_pp0_iter3_tmp_11_2_reg_2445 <= ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_2445;
                ap_pipeline_reg_pp0_iter3_tmp_11_3_1_reg_2478 <= ap_pipeline_reg_pp0_iter2_tmp_11_3_1_reg_2478;
                ap_pipeline_reg_pp0_iter3_tmp_11_3_2_reg_2482 <= ap_pipeline_reg_pp0_iter2_tmp_11_3_2_reg_2482;
                ap_pipeline_reg_pp0_iter3_tmp_11_3_3_reg_2486 <= ap_pipeline_reg_pp0_iter2_tmp_11_3_3_reg_2486;
                ap_pipeline_reg_pp0_iter3_tmp_11_3_4_reg_2490 <= ap_pipeline_reg_pp0_iter2_tmp_11_3_4_reg_2490;
                ap_pipeline_reg_pp0_iter3_tmp_11_3_reg_2474 <= ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_2474;
                ap_pipeline_reg_pp0_iter3_tmp_11_4_1_reg_2498 <= ap_pipeline_reg_pp0_iter2_tmp_11_4_1_reg_2498;
                ap_pipeline_reg_pp0_iter3_tmp_11_4_2_reg_2502 <= ap_pipeline_reg_pp0_iter2_tmp_11_4_2_reg_2502;
                ap_pipeline_reg_pp0_iter3_tmp_11_4_3_reg_2506 <= ap_pipeline_reg_pp0_iter2_tmp_11_4_3_reg_2506;
                ap_pipeline_reg_pp0_iter3_tmp_11_4_4_reg_2510 <= ap_pipeline_reg_pp0_iter2_tmp_11_4_4_reg_2510;
                ap_pipeline_reg_pp0_iter3_tmp_11_4_reg_2494 <= ap_pipeline_reg_pp0_iter2_tmp_11_4_reg_2494;
                ap_pipeline_reg_pp0_iter3_tmp_11_5_1_reg_2518 <= ap_pipeline_reg_pp0_iter2_tmp_11_5_1_reg_2518;
                ap_pipeline_reg_pp0_iter3_tmp_11_5_2_reg_2522 <= ap_pipeline_reg_pp0_iter2_tmp_11_5_2_reg_2522;
                ap_pipeline_reg_pp0_iter3_tmp_11_5_3_reg_2526 <= ap_pipeline_reg_pp0_iter2_tmp_11_5_3_reg_2526;
                ap_pipeline_reg_pp0_iter3_tmp_11_5_4_reg_2530 <= ap_pipeline_reg_pp0_iter2_tmp_11_5_4_reg_2530;
                ap_pipeline_reg_pp0_iter3_tmp_11_5_reg_2514 <= ap_pipeline_reg_pp0_iter2_tmp_11_5_reg_2514;
                ap_pipeline_reg_pp0_iter3_tmp_11_6_1_reg_2538 <= ap_pipeline_reg_pp0_iter2_tmp_11_6_1_reg_2538;
                ap_pipeline_reg_pp0_iter3_tmp_11_6_2_reg_2542 <= ap_pipeline_reg_pp0_iter2_tmp_11_6_2_reg_2542;
                ap_pipeline_reg_pp0_iter3_tmp_11_6_3_reg_2546 <= ap_pipeline_reg_pp0_iter2_tmp_11_6_3_reg_2546;
                ap_pipeline_reg_pp0_iter3_tmp_11_6_4_reg_2550 <= ap_pipeline_reg_pp0_iter2_tmp_11_6_4_reg_2550;
                ap_pipeline_reg_pp0_iter3_tmp_11_6_reg_2534 <= ap_pipeline_reg_pp0_iter2_tmp_11_6_reg_2534;
                ap_pipeline_reg_pp0_iter3_tmp_1_reg_2387 <= ap_pipeline_reg_pp0_iter2_tmp_1_reg_2387;
                ap_pipeline_reg_pp0_iter4_tmp_11_0_1_reg_2391 <= ap_pipeline_reg_pp0_iter3_tmp_11_0_1_reg_2391;
                ap_pipeline_reg_pp0_iter4_tmp_11_0_2_reg_2395 <= ap_pipeline_reg_pp0_iter3_tmp_11_0_2_reg_2395;
                ap_pipeline_reg_pp0_iter4_tmp_11_0_3_reg_2399 <= ap_pipeline_reg_pp0_iter3_tmp_11_0_3_reg_2399;
                ap_pipeline_reg_pp0_iter4_tmp_11_0_4_reg_2403 <= ap_pipeline_reg_pp0_iter3_tmp_11_0_4_reg_2403;
                ap_pipeline_reg_pp0_iter4_tmp_11_1_1_reg_2420 <= ap_pipeline_reg_pp0_iter3_tmp_11_1_1_reg_2420;
                ap_pipeline_reg_pp0_iter4_tmp_11_1_2_reg_2424 <= ap_pipeline_reg_pp0_iter3_tmp_11_1_2_reg_2424;
                ap_pipeline_reg_pp0_iter4_tmp_11_1_3_reg_2428 <= ap_pipeline_reg_pp0_iter3_tmp_11_1_3_reg_2428;
                ap_pipeline_reg_pp0_iter4_tmp_11_1_4_reg_2432 <= ap_pipeline_reg_pp0_iter3_tmp_11_1_4_reg_2432;
                ap_pipeline_reg_pp0_iter4_tmp_11_1_reg_2416 <= ap_pipeline_reg_pp0_iter3_tmp_11_1_reg_2416;
                ap_pipeline_reg_pp0_iter4_tmp_11_2_1_reg_2449 <= ap_pipeline_reg_pp0_iter3_tmp_11_2_1_reg_2449;
                ap_pipeline_reg_pp0_iter4_tmp_11_2_2_reg_2453 <= ap_pipeline_reg_pp0_iter3_tmp_11_2_2_reg_2453;
                ap_pipeline_reg_pp0_iter4_tmp_11_2_3_reg_2457 <= ap_pipeline_reg_pp0_iter3_tmp_11_2_3_reg_2457;
                ap_pipeline_reg_pp0_iter4_tmp_11_2_4_reg_2461 <= ap_pipeline_reg_pp0_iter3_tmp_11_2_4_reg_2461;
                ap_pipeline_reg_pp0_iter4_tmp_11_2_reg_2445 <= ap_pipeline_reg_pp0_iter3_tmp_11_2_reg_2445;
                ap_pipeline_reg_pp0_iter4_tmp_11_3_1_reg_2478 <= ap_pipeline_reg_pp0_iter3_tmp_11_3_1_reg_2478;
                ap_pipeline_reg_pp0_iter4_tmp_11_3_2_reg_2482 <= ap_pipeline_reg_pp0_iter3_tmp_11_3_2_reg_2482;
                ap_pipeline_reg_pp0_iter4_tmp_11_3_3_reg_2486 <= ap_pipeline_reg_pp0_iter3_tmp_11_3_3_reg_2486;
                ap_pipeline_reg_pp0_iter4_tmp_11_3_4_reg_2490 <= ap_pipeline_reg_pp0_iter3_tmp_11_3_4_reg_2490;
                ap_pipeline_reg_pp0_iter4_tmp_11_3_reg_2474 <= ap_pipeline_reg_pp0_iter3_tmp_11_3_reg_2474;
                ap_pipeline_reg_pp0_iter4_tmp_11_4_1_reg_2498 <= ap_pipeline_reg_pp0_iter3_tmp_11_4_1_reg_2498;
                ap_pipeline_reg_pp0_iter4_tmp_11_4_2_reg_2502 <= ap_pipeline_reg_pp0_iter3_tmp_11_4_2_reg_2502;
                ap_pipeline_reg_pp0_iter4_tmp_11_4_3_reg_2506 <= ap_pipeline_reg_pp0_iter3_tmp_11_4_3_reg_2506;
                ap_pipeline_reg_pp0_iter4_tmp_11_4_4_reg_2510 <= ap_pipeline_reg_pp0_iter3_tmp_11_4_4_reg_2510;
                ap_pipeline_reg_pp0_iter4_tmp_11_4_reg_2494 <= ap_pipeline_reg_pp0_iter3_tmp_11_4_reg_2494;
                ap_pipeline_reg_pp0_iter4_tmp_11_5_1_reg_2518 <= ap_pipeline_reg_pp0_iter3_tmp_11_5_1_reg_2518;
                ap_pipeline_reg_pp0_iter4_tmp_11_5_2_reg_2522 <= ap_pipeline_reg_pp0_iter3_tmp_11_5_2_reg_2522;
                ap_pipeline_reg_pp0_iter4_tmp_11_5_3_reg_2526 <= ap_pipeline_reg_pp0_iter3_tmp_11_5_3_reg_2526;
                ap_pipeline_reg_pp0_iter4_tmp_11_5_4_reg_2530 <= ap_pipeline_reg_pp0_iter3_tmp_11_5_4_reg_2530;
                ap_pipeline_reg_pp0_iter4_tmp_11_5_reg_2514 <= ap_pipeline_reg_pp0_iter3_tmp_11_5_reg_2514;
                ap_pipeline_reg_pp0_iter4_tmp_11_6_1_reg_2538 <= ap_pipeline_reg_pp0_iter3_tmp_11_6_1_reg_2538;
                ap_pipeline_reg_pp0_iter4_tmp_11_6_2_reg_2542 <= ap_pipeline_reg_pp0_iter3_tmp_11_6_2_reg_2542;
                ap_pipeline_reg_pp0_iter4_tmp_11_6_3_reg_2546 <= ap_pipeline_reg_pp0_iter3_tmp_11_6_3_reg_2546;
                ap_pipeline_reg_pp0_iter4_tmp_11_6_4_reg_2550 <= ap_pipeline_reg_pp0_iter3_tmp_11_6_4_reg_2550;
                ap_pipeline_reg_pp0_iter4_tmp_11_6_reg_2534 <= ap_pipeline_reg_pp0_iter3_tmp_11_6_reg_2534;
                ap_pipeline_reg_pp0_iter4_tmp_1_reg_2387 <= ap_pipeline_reg_pp0_iter3_tmp_1_reg_2387;
                ap_pipeline_reg_pp0_iter5_tmp_11_0_1_reg_2391 <= ap_pipeline_reg_pp0_iter4_tmp_11_0_1_reg_2391;
                ap_pipeline_reg_pp0_iter5_tmp_11_0_2_reg_2395 <= ap_pipeline_reg_pp0_iter4_tmp_11_0_2_reg_2395;
                ap_pipeline_reg_pp0_iter5_tmp_11_0_3_reg_2399 <= ap_pipeline_reg_pp0_iter4_tmp_11_0_3_reg_2399;
                ap_pipeline_reg_pp0_iter5_tmp_11_0_4_reg_2403 <= ap_pipeline_reg_pp0_iter4_tmp_11_0_4_reg_2403;
                ap_pipeline_reg_pp0_iter5_tmp_11_1_1_reg_2420 <= ap_pipeline_reg_pp0_iter4_tmp_11_1_1_reg_2420;
                ap_pipeline_reg_pp0_iter5_tmp_11_1_2_reg_2424 <= ap_pipeline_reg_pp0_iter4_tmp_11_1_2_reg_2424;
                ap_pipeline_reg_pp0_iter5_tmp_11_1_3_reg_2428 <= ap_pipeline_reg_pp0_iter4_tmp_11_1_3_reg_2428;
                ap_pipeline_reg_pp0_iter5_tmp_11_1_4_reg_2432 <= ap_pipeline_reg_pp0_iter4_tmp_11_1_4_reg_2432;
                ap_pipeline_reg_pp0_iter5_tmp_11_1_reg_2416 <= ap_pipeline_reg_pp0_iter4_tmp_11_1_reg_2416;
                ap_pipeline_reg_pp0_iter5_tmp_11_2_1_reg_2449 <= ap_pipeline_reg_pp0_iter4_tmp_11_2_1_reg_2449;
                ap_pipeline_reg_pp0_iter5_tmp_11_2_2_reg_2453 <= ap_pipeline_reg_pp0_iter4_tmp_11_2_2_reg_2453;
                ap_pipeline_reg_pp0_iter5_tmp_11_2_3_reg_2457 <= ap_pipeline_reg_pp0_iter4_tmp_11_2_3_reg_2457;
                ap_pipeline_reg_pp0_iter5_tmp_11_2_4_reg_2461 <= ap_pipeline_reg_pp0_iter4_tmp_11_2_4_reg_2461;
                ap_pipeline_reg_pp0_iter5_tmp_11_2_reg_2445 <= ap_pipeline_reg_pp0_iter4_tmp_11_2_reg_2445;
                ap_pipeline_reg_pp0_iter5_tmp_11_3_1_reg_2478 <= ap_pipeline_reg_pp0_iter4_tmp_11_3_1_reg_2478;
                ap_pipeline_reg_pp0_iter5_tmp_11_3_2_reg_2482 <= ap_pipeline_reg_pp0_iter4_tmp_11_3_2_reg_2482;
                ap_pipeline_reg_pp0_iter5_tmp_11_3_3_reg_2486 <= ap_pipeline_reg_pp0_iter4_tmp_11_3_3_reg_2486;
                ap_pipeline_reg_pp0_iter5_tmp_11_3_4_reg_2490 <= ap_pipeline_reg_pp0_iter4_tmp_11_3_4_reg_2490;
                ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_2474 <= ap_pipeline_reg_pp0_iter4_tmp_11_3_reg_2474;
                ap_pipeline_reg_pp0_iter5_tmp_11_4_1_reg_2498 <= ap_pipeline_reg_pp0_iter4_tmp_11_4_1_reg_2498;
                ap_pipeline_reg_pp0_iter5_tmp_11_4_2_reg_2502 <= ap_pipeline_reg_pp0_iter4_tmp_11_4_2_reg_2502;
                ap_pipeline_reg_pp0_iter5_tmp_11_4_3_reg_2506 <= ap_pipeline_reg_pp0_iter4_tmp_11_4_3_reg_2506;
                ap_pipeline_reg_pp0_iter5_tmp_11_4_4_reg_2510 <= ap_pipeline_reg_pp0_iter4_tmp_11_4_4_reg_2510;
                ap_pipeline_reg_pp0_iter5_tmp_11_4_reg_2494 <= ap_pipeline_reg_pp0_iter4_tmp_11_4_reg_2494;
                ap_pipeline_reg_pp0_iter5_tmp_11_5_1_reg_2518 <= ap_pipeline_reg_pp0_iter4_tmp_11_5_1_reg_2518;
                ap_pipeline_reg_pp0_iter5_tmp_11_5_2_reg_2522 <= ap_pipeline_reg_pp0_iter4_tmp_11_5_2_reg_2522;
                ap_pipeline_reg_pp0_iter5_tmp_11_5_3_reg_2526 <= ap_pipeline_reg_pp0_iter4_tmp_11_5_3_reg_2526;
                ap_pipeline_reg_pp0_iter5_tmp_11_5_4_reg_2530 <= ap_pipeline_reg_pp0_iter4_tmp_11_5_4_reg_2530;
                ap_pipeline_reg_pp0_iter5_tmp_11_5_reg_2514 <= ap_pipeline_reg_pp0_iter4_tmp_11_5_reg_2514;
                ap_pipeline_reg_pp0_iter5_tmp_11_6_1_reg_2538 <= ap_pipeline_reg_pp0_iter4_tmp_11_6_1_reg_2538;
                ap_pipeline_reg_pp0_iter5_tmp_11_6_2_reg_2542 <= ap_pipeline_reg_pp0_iter4_tmp_11_6_2_reg_2542;
                ap_pipeline_reg_pp0_iter5_tmp_11_6_3_reg_2546 <= ap_pipeline_reg_pp0_iter4_tmp_11_6_3_reg_2546;
                ap_pipeline_reg_pp0_iter5_tmp_11_6_4_reg_2550 <= ap_pipeline_reg_pp0_iter4_tmp_11_6_4_reg_2550;
                ap_pipeline_reg_pp0_iter5_tmp_11_6_reg_2534 <= ap_pipeline_reg_pp0_iter4_tmp_11_6_reg_2534;
                ap_pipeline_reg_pp0_iter5_tmp_1_reg_2387 <= ap_pipeline_reg_pp0_iter4_tmp_1_reg_2387;
                ap_pipeline_reg_pp0_iter6_tmp_11_0_1_reg_2391 <= ap_pipeline_reg_pp0_iter5_tmp_11_0_1_reg_2391;
                ap_pipeline_reg_pp0_iter6_tmp_11_0_2_reg_2395 <= ap_pipeline_reg_pp0_iter5_tmp_11_0_2_reg_2395;
                ap_pipeline_reg_pp0_iter6_tmp_11_0_3_reg_2399 <= ap_pipeline_reg_pp0_iter5_tmp_11_0_3_reg_2399;
                ap_pipeline_reg_pp0_iter6_tmp_11_0_4_reg_2403 <= ap_pipeline_reg_pp0_iter5_tmp_11_0_4_reg_2403;
                ap_pipeline_reg_pp0_iter6_tmp_11_1_1_reg_2420 <= ap_pipeline_reg_pp0_iter5_tmp_11_1_1_reg_2420;
                ap_pipeline_reg_pp0_iter6_tmp_11_1_2_reg_2424 <= ap_pipeline_reg_pp0_iter5_tmp_11_1_2_reg_2424;
                ap_pipeline_reg_pp0_iter6_tmp_11_1_3_reg_2428 <= ap_pipeline_reg_pp0_iter5_tmp_11_1_3_reg_2428;
                ap_pipeline_reg_pp0_iter6_tmp_11_1_4_reg_2432 <= ap_pipeline_reg_pp0_iter5_tmp_11_1_4_reg_2432;
                ap_pipeline_reg_pp0_iter6_tmp_11_1_reg_2416 <= ap_pipeline_reg_pp0_iter5_tmp_11_1_reg_2416;
                ap_pipeline_reg_pp0_iter6_tmp_11_2_1_reg_2449 <= ap_pipeline_reg_pp0_iter5_tmp_11_2_1_reg_2449;
                ap_pipeline_reg_pp0_iter6_tmp_11_2_2_reg_2453 <= ap_pipeline_reg_pp0_iter5_tmp_11_2_2_reg_2453;
                ap_pipeline_reg_pp0_iter6_tmp_11_2_3_reg_2457 <= ap_pipeline_reg_pp0_iter5_tmp_11_2_3_reg_2457;
                ap_pipeline_reg_pp0_iter6_tmp_11_2_4_reg_2461 <= ap_pipeline_reg_pp0_iter5_tmp_11_2_4_reg_2461;
                ap_pipeline_reg_pp0_iter6_tmp_11_2_reg_2445 <= ap_pipeline_reg_pp0_iter5_tmp_11_2_reg_2445;
                ap_pipeline_reg_pp0_iter6_tmp_11_3_1_reg_2478 <= ap_pipeline_reg_pp0_iter5_tmp_11_3_1_reg_2478;
                ap_pipeline_reg_pp0_iter6_tmp_11_3_2_reg_2482 <= ap_pipeline_reg_pp0_iter5_tmp_11_3_2_reg_2482;
                ap_pipeline_reg_pp0_iter6_tmp_11_3_3_reg_2486 <= ap_pipeline_reg_pp0_iter5_tmp_11_3_3_reg_2486;
                ap_pipeline_reg_pp0_iter6_tmp_11_3_4_reg_2490 <= ap_pipeline_reg_pp0_iter5_tmp_11_3_4_reg_2490;
                ap_pipeline_reg_pp0_iter6_tmp_11_3_reg_2474 <= ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_2474;
                ap_pipeline_reg_pp0_iter6_tmp_11_4_1_reg_2498 <= ap_pipeline_reg_pp0_iter5_tmp_11_4_1_reg_2498;
                ap_pipeline_reg_pp0_iter6_tmp_11_4_2_reg_2502 <= ap_pipeline_reg_pp0_iter5_tmp_11_4_2_reg_2502;
                ap_pipeline_reg_pp0_iter6_tmp_11_4_3_reg_2506 <= ap_pipeline_reg_pp0_iter5_tmp_11_4_3_reg_2506;
                ap_pipeline_reg_pp0_iter6_tmp_11_4_4_reg_2510 <= ap_pipeline_reg_pp0_iter5_tmp_11_4_4_reg_2510;
                ap_pipeline_reg_pp0_iter6_tmp_11_4_reg_2494 <= ap_pipeline_reg_pp0_iter5_tmp_11_4_reg_2494;
                ap_pipeline_reg_pp0_iter6_tmp_11_5_1_reg_2518 <= ap_pipeline_reg_pp0_iter5_tmp_11_5_1_reg_2518;
                ap_pipeline_reg_pp0_iter6_tmp_11_5_2_reg_2522 <= ap_pipeline_reg_pp0_iter5_tmp_11_5_2_reg_2522;
                ap_pipeline_reg_pp0_iter6_tmp_11_5_3_reg_2526 <= ap_pipeline_reg_pp0_iter5_tmp_11_5_3_reg_2526;
                ap_pipeline_reg_pp0_iter6_tmp_11_5_4_reg_2530 <= ap_pipeline_reg_pp0_iter5_tmp_11_5_4_reg_2530;
                ap_pipeline_reg_pp0_iter6_tmp_11_5_reg_2514 <= ap_pipeline_reg_pp0_iter5_tmp_11_5_reg_2514;
                ap_pipeline_reg_pp0_iter6_tmp_11_6_1_reg_2538 <= ap_pipeline_reg_pp0_iter5_tmp_11_6_1_reg_2538;
                ap_pipeline_reg_pp0_iter6_tmp_11_6_2_reg_2542 <= ap_pipeline_reg_pp0_iter5_tmp_11_6_2_reg_2542;
                ap_pipeline_reg_pp0_iter6_tmp_11_6_3_reg_2546 <= ap_pipeline_reg_pp0_iter5_tmp_11_6_3_reg_2546;
                ap_pipeline_reg_pp0_iter6_tmp_11_6_4_reg_2550 <= ap_pipeline_reg_pp0_iter5_tmp_11_6_4_reg_2550;
                ap_pipeline_reg_pp0_iter6_tmp_11_6_reg_2534 <= ap_pipeline_reg_pp0_iter5_tmp_11_6_reg_2534;
                ap_pipeline_reg_pp0_iter6_tmp_1_reg_2387 <= ap_pipeline_reg_pp0_iter5_tmp_1_reg_2387;
                icmp_reg_1879 <= icmp_fu_1048_p2;
                p_028_1_reg_2407 <= p_028_1_fu_1437_p3;
                p_028_2_reg_2436 <= p_028_2_fu_1472_p3;
                p_028_3_reg_2465 <= p_028_3_fu_1507_p3;
                p_1_reg_2378 <= p_1_fu_1402_p3;
                tmp_11_0_1_reg_2391 <= tmp_11_0_1_fu_1417_p2;
                tmp_11_0_2_reg_2395 <= tmp_11_0_2_fu_1422_p2;
                tmp_11_0_3_reg_2399 <= tmp_11_0_3_fu_1427_p2;
                tmp_11_0_4_reg_2403 <= tmp_11_0_4_fu_1432_p2;
                tmp_11_1_1_reg_2420 <= tmp_11_1_1_fu_1452_p2;
                tmp_11_1_2_reg_2424 <= tmp_11_1_2_fu_1457_p2;
                tmp_11_1_3_reg_2428 <= tmp_11_1_3_fu_1462_p2;
                tmp_11_1_4_reg_2432 <= tmp_11_1_4_fu_1467_p2;
                tmp_11_1_reg_2416 <= tmp_11_1_fu_1447_p2;
                tmp_11_2_1_reg_2449 <= tmp_11_2_1_fu_1487_p2;
                tmp_11_2_2_reg_2453 <= tmp_11_2_2_fu_1492_p2;
                tmp_11_2_3_reg_2457 <= tmp_11_2_3_fu_1497_p2;
                tmp_11_2_4_reg_2461 <= tmp_11_2_4_fu_1502_p2;
                tmp_11_2_reg_2445 <= tmp_11_2_fu_1482_p2;
                tmp_11_3_1_reg_2478 <= tmp_11_3_1_fu_1521_p2;
                tmp_11_3_2_reg_2482 <= tmp_11_3_2_fu_1526_p2;
                tmp_11_3_3_reg_2486 <= tmp_11_3_3_fu_1531_p2;
                tmp_11_3_4_reg_2490 <= tmp_11_3_4_fu_1536_p2;
                tmp_11_3_reg_2474 <= tmp_11_3_fu_1516_p2;
                tmp_11_4_1_reg_2498 <= tmp_11_4_1_fu_1549_p2;
                tmp_11_4_2_reg_2502 <= tmp_11_4_2_fu_1554_p2;
                tmp_11_4_3_reg_2506 <= tmp_11_4_3_fu_1559_p2;
                tmp_11_4_4_reg_2510 <= tmp_11_4_4_fu_1564_p2;
                tmp_11_4_reg_2494 <= tmp_11_4_fu_1544_p2;
                tmp_11_5_1_reg_2518 <= tmp_11_5_1_fu_1577_p2;
                tmp_11_5_2_reg_2522 <= tmp_11_5_2_fu_1582_p2;
                tmp_11_5_3_reg_2526 <= tmp_11_5_3_fu_1587_p2;
                tmp_11_5_4_reg_2530 <= tmp_11_5_4_fu_1592_p2;
                tmp_11_5_reg_2514 <= tmp_11_5_fu_1572_p2;
                tmp_11_6_1_reg_2538 <= tmp_11_6_1_fu_1605_p2;
                tmp_11_6_2_reg_2542 <= tmp_11_6_2_fu_1610_p2;
                tmp_11_6_3_reg_2546 <= tmp_11_6_3_fu_1615_p2;
                tmp_11_6_4_reg_2550 <= tmp_11_6_4_fu_1620_p2;
                tmp_11_6_reg_2534 <= tmp_11_6_fu_1600_p2;
                tmp_1_reg_2387 <= tmp_1_fu_1412_p2;
                track_0_hwPtErr_V_r_reg_1874 <= track_0_hwPtErr_V_read;
                track_1_hwPtErr_V_r_reg_1868 <= track_1_hwPtErr_V_read;
                track_2_hwPtErr_V_r_reg_1862 <= track_2_hwPtErr_V_read;
                track_3_hwPtErr_V_r_reg_1856 <= track_3_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_calo_0_hwEta_V_read <= calo_0_hwEta_V_read;
                ap_port_reg_calo_0_hwPhi_V_read <= calo_0_hwPhi_V_read;
                ap_port_reg_calo_0_hwPt_V_read <= calo_0_hwPt_V_read;
                ap_port_reg_calo_1_hwEta_V_read <= calo_1_hwEta_V_read;
                ap_port_reg_calo_1_hwPhi_V_read <= calo_1_hwPhi_V_read;
                ap_port_reg_calo_1_hwPt_V_read <= calo_1_hwPt_V_read;
                ap_port_reg_calo_2_hwEta_V_read <= calo_2_hwEta_V_read;
                ap_port_reg_calo_2_hwPhi_V_read <= calo_2_hwPhi_V_read;
                ap_port_reg_calo_2_hwPt_V_read <= calo_2_hwPt_V_read;
                ap_port_reg_calo_3_hwEta_V_read <= calo_3_hwEta_V_read;
                ap_port_reg_calo_3_hwPhi_V_read <= calo_3_hwPhi_V_read;
                ap_port_reg_calo_3_hwPt_V_read <= calo_3_hwPt_V_read;
                ap_port_reg_calo_4_hwEta_V_read <= calo_4_hwEta_V_read;
                ap_port_reg_calo_4_hwPhi_V_read <= calo_4_hwPhi_V_read;
                ap_port_reg_calo_4_hwPt_V_read <= calo_4_hwPt_V_read;
                ap_port_reg_track_0_hwEta_V_read <= track_0_hwEta_V_read;
                ap_port_reg_track_0_hwPhi_V_read <= track_0_hwPhi_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_1_hwEta_V_read <= track_1_hwEta_V_read;
                ap_port_reg_track_1_hwPhi_V_read <= track_1_hwPhi_V_read;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwEta_V_read <= track_2_hwEta_V_read;
                ap_port_reg_track_2_hwPhi_V_read <= track_2_hwPhi_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwEta_V_read <= track_3_hwEta_V_read;
                ap_port_reg_track_3_hwPhi_V_read <= track_3_hwPhi_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwEta_V_read <= track_4_hwEta_V_read;
                ap_port_reg_track_4_hwPhi_V_read <= track_4_hwPhi_V_read;
                ap_port_reg_track_4_hwPtErr_V_read <= track_4_hwPtErr_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwEta_V_read <= track_5_hwEta_V_read;
                ap_port_reg_track_5_hwPhi_V_read <= track_5_hwPhi_V_read;
                ap_port_reg_track_5_hwPtErr_V_read <= track_5_hwPtErr_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwEta_V_read <= track_6_hwEta_V_read;
                ap_port_reg_track_6_hwPhi_V_read <= track_6_hwPhi_V_read;
                ap_port_reg_track_6_hwPtErr_V_read <= track_6_hwPtErr_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_1_reg_2586 <= grp_dr2_dpt_int_cap_fu_839_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_2_reg_2591 <= grp_dr2_dpt_int_cap_fu_850_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_3_reg_2596 <= grp_dr2_dpt_int_cap_fu_861_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_4_reg_2601 <= grp_dr2_dpt_int_cap_fu_872_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_1_reg_2611 <= grp_dr2_dpt_int_cap_fu_894_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_2_reg_2616 <= grp_dr2_dpt_int_cap_fu_905_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_3_reg_2621 <= grp_dr2_dpt_int_cap_fu_916_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_4_reg_2626 <= grp_dr2_dpt_int_cap_fu_927_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_1_reg_2416 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_reg_2606 <= grp_dr2_dpt_int_cap_fu_883_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_1_reg_2636 <= grp_dr2_dpt_int_cap_fu_949_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_2_reg_2641 <= grp_dr2_dpt_int_cap_fu_960_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_3_reg_2646 <= grp_dr2_dpt_int_cap_fu_971_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_4_reg_2651 <= grp_dr2_dpt_int_cap_fu_982_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_2_reg_2445 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_reg_2631 <= grp_dr2_dpt_int_cap_fu_938_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_1_reg_2661 <= grp_dr2_dpt_int_cap_fu_1004_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_pipeline_reg_pp0_iter5_tmp_11_3_2_reg_2482 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_2_reg_2666 <= grp_dr2_dpt_int_cap_fu_1015_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_3_3_reg_2486 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_3_reg_2671 <= grp_dr2_dpt_int_cap_fu_828_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_3_4_reg_2490 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_4_reg_2676 <= grp_dr2_dpt_int_cap_fu_839_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_11_3_reg_2474 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_reg_2656 <= grp_dr2_dpt_int_cap_fu_993_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_1_reg_2498 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_1_reg_2686 <= grp_dr2_dpt_int_cap_fu_861_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_2_reg_2502 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_2_reg_2691 <= grp_dr2_dpt_int_cap_fu_872_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_3_reg_2506 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_3_reg_2696 <= grp_dr2_dpt_int_cap_fu_883_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_4_reg_2510 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_4_reg_2701 <= grp_dr2_dpt_int_cap_fu_894_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_reg_2494 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_reg_2681 <= grp_dr2_dpt_int_cap_fu_850_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_1_reg_2518 = ap_const_lv1_0)))) then
                op2_V_assign_0_5_1_reg_2711 <= grp_dr2_dpt_int_cap_fu_916_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_2_reg_2522 = ap_const_lv1_0)))) then
                op2_V_assign_0_5_2_reg_2716 <= grp_dr2_dpt_int_cap_fu_927_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_3_reg_2526 = ap_const_lv1_0)))) then
                op2_V_assign_0_5_3_reg_2721 <= grp_dr2_dpt_int_cap_fu_938_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_4_reg_2530 = ap_const_lv1_0)))) then
                op2_V_assign_0_5_4_reg_2726 <= grp_dr2_dpt_int_cap_fu_949_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_reg_2514 = ap_const_lv1_0)))) then
                op2_V_assign_0_5_reg_2706 <= grp_dr2_dpt_int_cap_fu_905_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_1_reg_2538 = ap_const_lv1_0)))) then
                op2_V_assign_0_6_1_reg_2736 <= grp_dr2_dpt_int_cap_fu_971_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_2_reg_2542 = ap_const_lv1_0)))) then
                op2_V_assign_0_6_2_reg_2741 <= grp_dr2_dpt_int_cap_fu_982_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_3_reg_2546 = ap_const_lv1_0)))) then
                op2_V_assign_0_6_3_reg_2746 <= grp_dr2_dpt_int_cap_fu_993_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_4_reg_2550 = ap_const_lv1_0)))) then
                op2_V_assign_0_6_4_reg_2751 <= grp_dr2_dpt_int_cap_fu_1004_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_reg_2534 = ap_const_lv1_0)))) then
                op2_V_assign_0_6_reg_2731 <= grp_dr2_dpt_int_cap_fu_960_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter6) and not((ap_pipeline_reg_pp0_iter5_tmp_1_reg_2387 = ap_const_lv1_0)))) then
                op2_V_assign_reg_2581 <= grp_dr2_dpt_int_cap_fu_828_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                p_dr2max_times_pterr2_7_reg_2323 <= p_dr2max_times_pterr2_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then
                reg_1026 <= p_dr2max_times_pterr2_q0;
                reg_1030 <= p_dr2max_times_pterr2_q1;
                reg_1034 <= p_dr2max_times_pterr2_q2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_5_reg_454 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_6_reg_465 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_7_reg_476 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_8_reg_487 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_0_s_reg_443 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_5_reg_509 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_6_reg_520 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_7_reg_531 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_8_reg_542 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_1_s_reg_498 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_5_reg_564 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_6_reg_575 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_7_reg_586 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_8_reg_597 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_2_s_reg_553 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_5_reg_619 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_6_reg_630 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_7_reg_641 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_8_reg_652 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_3_s_reg_608 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_5_reg_674 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_6_reg_685 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_7_reg_696 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_8_reg_707 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_663 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_5_reg_729 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_6_reg_740 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_7_reg_751 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_8_reg_762 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_718 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_5_reg_784 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_6_reg_795 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_7_reg_806 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_8_reg_817 <= "XXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_773 <= "XXXXXXXXXXXX";

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_s_reg_443;
    ap_return_1 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_5_reg_454;
    ap_return_10 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_s_reg_553;
    ap_return_11 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_5_reg_564;
    ap_return_12 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_6_reg_575;
    ap_return_13 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_7_reg_586;
    ap_return_14 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_2_8_reg_597;
    ap_return_15 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_s_reg_608;
    ap_return_16 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_5_reg_619;
    ap_return_17 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_6_reg_630;
    ap_return_18 <= calo_track_drval_3_7_phi_fu_645_p4;
    ap_return_19 <= calo_track_drval_3_8_phi_fu_656_p4;
    ap_return_2 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_6_reg_465;
    ap_return_20 <= calo_track_drval_4_s_phi_fu_667_p4;
    ap_return_21 <= calo_track_drval_4_5_phi_fu_678_p4;
    ap_return_22 <= calo_track_drval_4_6_phi_fu_689_p4;
    ap_return_23 <= calo_track_drval_4_7_phi_fu_700_p4;
    ap_return_24 <= calo_track_drval_4_8_phi_fu_711_p4;
    ap_return_25 <= calo_track_drval_5_s_phi_fu_722_p4;
    ap_return_26 <= calo_track_drval_5_5_phi_fu_733_p4;
    ap_return_27 <= calo_track_drval_5_6_phi_fu_744_p4;
    ap_return_28 <= calo_track_drval_5_7_phi_fu_755_p4;
    ap_return_29 <= calo_track_drval_5_8_phi_fu_766_p4;
    ap_return_3 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_7_reg_476;
    ap_return_30 <= calo_track_drval_6_s_phi_fu_777_p4;
    ap_return_31 <= calo_track_drval_6_5_phi_fu_788_p4;
    ap_return_32 <= calo_track_drval_6_6_phi_fu_799_p4;
    ap_return_33 <= calo_track_drval_6_7_phi_fu_810_p4;
    ap_return_34 <= calo_track_drval_6_8_phi_fu_821_p4;
    ap_return_4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_0_8_reg_487;
    ap_return_5 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_s_reg_498;
    ap_return_6 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_5_reg_509;
    ap_return_7 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_6_reg_520;
    ap_return_8 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_7_reg_531;
    ap_return_9 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_1_8_reg_542;
    caloPtMin_V_1_fu_1110_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) - unsigned(tmp_107_fu_1105_p2));
    caloPtMin_V_2_fu_1156_p2 <= std_logic_vector(unsigned(ap_port_reg_track_2_hwPt_V_read) - unsigned(tmp_111_fu_1151_p2));
    caloPtMin_V_3_fu_1202_p2 <= std_logic_vector(unsigned(ap_port_reg_track_3_hwPt_V_read) - unsigned(tmp_115_fu_1197_p2));
    caloPtMin_V_4_fu_1249_p2 <= std_logic_vector(unsigned(ap_port_reg_track_4_hwPt_V_read) - unsigned(tmp_119_fu_1243_p2));
    caloPtMin_V_5_fu_1302_p2 <= std_logic_vector(unsigned(ap_port_reg_track_5_hwPt_V_read) - unsigned(tmp_123_fu_1296_p2));
    caloPtMin_V_6_fu_1355_p2 <= std_logic_vector(unsigned(ap_port_reg_track_6_hwPt_V_read) - unsigned(tmp_127_fu_1349_p2));
    caloPtMin_V_fu_1079_p2 <= std_logic_vector(unsigned(ap_port_reg_track_0_hwPt_V_read) - unsigned(tmp_fu_1074_p2));

    calo_track_drval_3_7_phi_fu_645_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_3_3_reg_2486, op2_V_assign_0_3_3_reg_2671, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_7_reg_641)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_3_7_phi_fu_645_p4 <= op2_V_assign_0_3_3_reg_2671;
        else 
            calo_track_drval_3_7_phi_fu_645_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_7_reg_641;
        end if; 
    end process;


    calo_track_drval_3_8_phi_fu_656_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_3_4_reg_2490, op2_V_assign_0_3_4_reg_2676, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_8_reg_652)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_3_8_phi_fu_656_p4 <= op2_V_assign_0_3_4_reg_2676;
        else 
            calo_track_drval_3_8_phi_fu_656_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_3_8_reg_652;
        end if; 
    end process;


    calo_track_drval_4_5_phi_fu_678_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_4_1_reg_2498, op2_V_assign_0_4_1_reg_2686, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_5_reg_674)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_4_5_phi_fu_678_p4 <= op2_V_assign_0_4_1_reg_2686;
        else 
            calo_track_drval_4_5_phi_fu_678_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_5_reg_674;
        end if; 
    end process;


    calo_track_drval_4_6_phi_fu_689_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_4_2_reg_2502, op2_V_assign_0_4_2_reg_2691, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_6_reg_685)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_4_6_phi_fu_689_p4 <= op2_V_assign_0_4_2_reg_2691;
        else 
            calo_track_drval_4_6_phi_fu_689_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_6_reg_685;
        end if; 
    end process;


    calo_track_drval_4_7_phi_fu_700_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_4_3_reg_2506, op2_V_assign_0_4_3_reg_2696, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_7_reg_696)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_4_7_phi_fu_700_p4 <= op2_V_assign_0_4_3_reg_2696;
        else 
            calo_track_drval_4_7_phi_fu_700_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_7_reg_696;
        end if; 
    end process;


    calo_track_drval_4_8_phi_fu_711_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_4_4_reg_2510, op2_V_assign_0_4_4_reg_2701, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_8_reg_707)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_4_8_phi_fu_711_p4 <= op2_V_assign_0_4_4_reg_2701;
        else 
            calo_track_drval_4_8_phi_fu_711_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_8_reg_707;
        end if; 
    end process;


    calo_track_drval_4_s_phi_fu_667_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_4_reg_2494, op2_V_assign_0_4_reg_2681, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_s_reg_663)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_4_s_phi_fu_667_p4 <= op2_V_assign_0_4_reg_2681;
        else 
            calo_track_drval_4_s_phi_fu_667_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_4_s_reg_663;
        end if; 
    end process;


    calo_track_drval_5_5_phi_fu_733_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_5_1_reg_2518, op2_V_assign_0_5_1_reg_2711, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_5_reg_729)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_5_5_phi_fu_733_p4 <= op2_V_assign_0_5_1_reg_2711;
        else 
            calo_track_drval_5_5_phi_fu_733_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_5_reg_729;
        end if; 
    end process;


    calo_track_drval_5_6_phi_fu_744_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_5_2_reg_2522, op2_V_assign_0_5_2_reg_2716, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_6_reg_740)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_5_6_phi_fu_744_p4 <= op2_V_assign_0_5_2_reg_2716;
        else 
            calo_track_drval_5_6_phi_fu_744_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_6_reg_740;
        end if; 
    end process;


    calo_track_drval_5_7_phi_fu_755_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_5_3_reg_2526, op2_V_assign_0_5_3_reg_2721, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_7_reg_751)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_5_7_phi_fu_755_p4 <= op2_V_assign_0_5_3_reg_2721;
        else 
            calo_track_drval_5_7_phi_fu_755_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_7_reg_751;
        end if; 
    end process;


    calo_track_drval_5_8_phi_fu_766_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_5_4_reg_2530, op2_V_assign_0_5_4_reg_2726, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_8_reg_762)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_5_8_phi_fu_766_p4 <= op2_V_assign_0_5_4_reg_2726;
        else 
            calo_track_drval_5_8_phi_fu_766_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_8_reg_762;
        end if; 
    end process;


    calo_track_drval_5_s_phi_fu_722_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_5_reg_2514, op2_V_assign_0_5_reg_2706, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_s_reg_718)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_5_s_phi_fu_722_p4 <= op2_V_assign_0_5_reg_2706;
        else 
            calo_track_drval_5_s_phi_fu_722_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_5_s_reg_718;
        end if; 
    end process;


    calo_track_drval_6_5_phi_fu_788_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_6_1_reg_2538, op2_V_assign_0_6_1_reg_2736, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_5_reg_784)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_6_5_phi_fu_788_p4 <= op2_V_assign_0_6_1_reg_2736;
        else 
            calo_track_drval_6_5_phi_fu_788_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_5_reg_784;
        end if; 
    end process;


    calo_track_drval_6_6_phi_fu_799_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_6_2_reg_2542, op2_V_assign_0_6_2_reg_2741, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_6_reg_795)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_6_6_phi_fu_799_p4 <= op2_V_assign_0_6_2_reg_2741;
        else 
            calo_track_drval_6_6_phi_fu_799_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_6_reg_795;
        end if; 
    end process;


    calo_track_drval_6_7_phi_fu_810_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_6_3_reg_2546, op2_V_assign_0_6_3_reg_2746, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_7_reg_806)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_6_7_phi_fu_810_p4 <= op2_V_assign_0_6_3_reg_2746;
        else 
            calo_track_drval_6_7_phi_fu_810_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_7_reg_806;
        end if; 
    end process;


    calo_track_drval_6_8_phi_fu_821_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_6_4_reg_2550, op2_V_assign_0_6_4_reg_2751, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_8_reg_817)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_6_8_phi_fu_821_p4 <= op2_V_assign_0_6_4_reg_2751;
        else 
            calo_track_drval_6_8_phi_fu_821_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_8_reg_817;
        end if; 
    end process;


    calo_track_drval_6_s_phi_fu_777_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_pipeline_reg_pp0_iter6_tmp_11_6_reg_2534, op2_V_assign_0_6_reg_2731, ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_s_reg_773)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter6_tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter7))) then 
            calo_track_drval_6_s_phi_fu_777_p4 <= op2_V_assign_0_6_reg_2731;
        else 
            calo_track_drval_6_s_phi_fu_777_p4 <= ap_phi_precharge_reg_pp0_iter7_calo_track_drval_6_s_reg_773;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_1004_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_1004_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967, track_3_hwEta_V_rea_reg_1994, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_eta1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_eta1_V <= track_3_hwEta_V_rea_reg_1994;
        else 
            grp_dr2_dpt_int_cap_fu_1004_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148, calo_1_hwEta_V_read_2_reg_2181, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_eta2_V <= calo_1_hwEta_V_read_2_reg_2181;
        else 
            grp_dr2_dpt_int_cap_fu_1004_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904, track_3_hwPhi_V_rea_reg_1931, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_phi1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_phi1_V <= track_3_hwPhi_V_rea_reg_1931;
        else 
            grp_dr2_dpt_int_cap_fu_1004_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093, calo_1_hwPhi_V_read_2_reg_2126, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_phi2_V <= calo_1_hwPhi_V_read_2_reg_2126;
        else 
            grp_dr2_dpt_int_cap_fu_1004_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030, track_3_hwPt_V_read_4_reg_2057, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_pt1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_pt1_V <= track_3_hwPt_V_read_4_reg_2057;
        else 
            grp_dr2_dpt_int_cap_fu_1004_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203, calo_1_hwPt_V_read_1_reg_2257, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_pt2_V <= calo_1_hwPt_V_read_1_reg_2257;
        else 
            grp_dr2_dpt_int_cap_fu_1004_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1004_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_3_reg_2465, tmp_11_3_1_reg_2478, tmp_11_6_4_reg_2550, p_028_6_reg_2572)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_4_reg_2550 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_1004_ptscale_V <= p_028_6_reg_2572;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_1_reg_2478 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_1004_ptscale_V <= p_028_3_reg_2465;
        else 
            grp_dr2_dpt_int_cap_fu_1004_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_1015_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_1015_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_1015_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_828_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_828_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994, track_0_hwEta_V_rea_reg_2021, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_eta1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_eta1_V <= track_0_hwEta_V_rea_reg_2021;
        else 
            grp_dr2_dpt_int_cap_fu_828_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159, calo_0_hwEta_V_read_2_reg_2192, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_eta2_V <= calo_0_hwEta_V_read_2_reg_2192;
        else 
            grp_dr2_dpt_int_cap_fu_828_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931, track_0_hwPhi_V_rea_reg_1958, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_phi1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_phi1_V <= track_0_hwPhi_V_rea_reg_1958;
        else 
            grp_dr2_dpt_int_cap_fu_828_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104, calo_0_hwPhi_V_read_2_reg_2137, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_phi2_V <= calo_0_hwPhi_V_read_2_reg_2137;
        else 
            grp_dr2_dpt_int_cap_fu_828_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057, track_0_hwPt_V_read_6_reg_2084, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_pt1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_pt1_V <= track_0_hwPt_V_read_6_reg_2084;
        else 
            grp_dr2_dpt_int_cap_fu_828_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221, calo_0_hwPt_V_read_1_reg_2275, tmp_1_reg_2387, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_pt2_V <= calo_0_hwPt_V_read_1_reg_2275;
        else 
            grp_dr2_dpt_int_cap_fu_828_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_828_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_1_reg_2378, tmp_1_reg_2387, p_028_3_reg_2465, tmp_11_3_3_reg_2486)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_3_reg_2486 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_828_ptscale_V <= p_028_3_reg_2465;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_1_reg_2387 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_828_ptscale_V <= p_1_reg_2378;
        else 
            grp_dr2_dpt_int_cap_fu_828_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_839_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_839_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994, track_0_hwEta_V_rea_reg_2021, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_eta1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwEta_V_rea_reg_1994;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_eta1_V <= track_0_hwEta_V_rea_reg_2021;
        else 
            grp_dr2_dpt_int_cap_fu_839_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148, calo_1_hwEta_V_read_2_reg_2181, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_eta2_V <= calo_1_hwEta_V_read_2_reg_2181;
        else 
            grp_dr2_dpt_int_cap_fu_839_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931, track_0_hwPhi_V_rea_reg_1958, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_phi1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwPhi_V_rea_reg_1931;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_phi1_V <= track_0_hwPhi_V_rea_reg_1958;
        else 
            grp_dr2_dpt_int_cap_fu_839_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093, calo_1_hwPhi_V_read_2_reg_2126, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_phi2_V <= calo_1_hwPhi_V_read_2_reg_2126;
        else 
            grp_dr2_dpt_int_cap_fu_839_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057, track_0_hwPt_V_read_6_reg_2084, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_pt1_V <= ap_pipeline_reg_pp0_iter1_track_3_hwPt_V_read_4_reg_2057;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_pt1_V <= track_0_hwPt_V_read_6_reg_2084;
        else 
            grp_dr2_dpt_int_cap_fu_839_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203, calo_1_hwPt_V_read_1_reg_2257, tmp_11_0_1_reg_2391, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_pt2_V <= calo_1_hwPt_V_read_1_reg_2257;
        else 
            grp_dr2_dpt_int_cap_fu_839_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_839_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_1_reg_2378, tmp_11_0_1_reg_2391, p_028_3_reg_2465, tmp_11_3_4_reg_2490)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_3_4_reg_2490 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_839_ptscale_V <= p_028_3_reg_2465;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_1_reg_2391 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_839_ptscale_V <= p_1_reg_2378;
        else 
            grp_dr2_dpt_int_cap_fu_839_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_850_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_850_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985, track_0_hwEta_V_rea_reg_2021, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_eta1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_eta1_V <= track_0_hwEta_V_rea_reg_2021;
        else 
            grp_dr2_dpt_int_cap_fu_850_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read_2_reg_2170, ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_eta2_V <= calo_2_hwEta_V_read_2_reg_2170;
        else 
            grp_dr2_dpt_int_cap_fu_850_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922, track_0_hwPhi_V_rea_reg_1958, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_phi1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_phi1_V <= track_0_hwPhi_V_rea_reg_1958;
        else 
            grp_dr2_dpt_int_cap_fu_850_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read_2_reg_2115, ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_phi2_V <= calo_2_hwPhi_V_read_2_reg_2115;
        else 
            grp_dr2_dpt_int_cap_fu_850_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048, track_0_hwPt_V_read_6_reg_2084, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_pt1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_pt1_V <= track_0_hwPt_V_read_6_reg_2084;
        else 
            grp_dr2_dpt_int_cap_fu_850_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_1_reg_2239, ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_pt2_V <= calo_2_hwPt_V_read_1_reg_2239;
        else 
            grp_dr2_dpt_int_cap_fu_850_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_850_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_1_reg_2378, tmp_11_0_2_reg_2395, tmp_11_4_reg_2494, p_028_4_reg_2554)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_reg_2494 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_850_ptscale_V <= p_028_4_reg_2554;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_2_reg_2395 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_850_ptscale_V <= p_1_reg_2378;
        else 
            grp_dr2_dpt_int_cap_fu_850_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_861_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_861_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985, track_0_hwEta_V_rea_reg_2021, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_eta1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_eta1_V <= track_0_hwEta_V_rea_reg_2021;
        else 
            grp_dr2_dpt_int_cap_fu_861_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read_2_reg_2159, ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_eta2_V <= calo_3_hwEta_V_read_2_reg_2159;
        else 
            grp_dr2_dpt_int_cap_fu_861_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922, track_0_hwPhi_V_rea_reg_1958, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_phi1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_phi1_V <= track_0_hwPhi_V_rea_reg_1958;
        else 
            grp_dr2_dpt_int_cap_fu_861_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read_2_reg_2104, ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_phi2_V <= calo_3_hwPhi_V_read_2_reg_2104;
        else 
            grp_dr2_dpt_int_cap_fu_861_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048, track_0_hwPt_V_read_6_reg_2084, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_pt1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_pt1_V <= track_0_hwPt_V_read_6_reg_2084;
        else 
            grp_dr2_dpt_int_cap_fu_861_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_1_reg_2221, ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_pt2_V <= calo_3_hwPt_V_read_1_reg_2221;
        else 
            grp_dr2_dpt_int_cap_fu_861_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_861_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_1_reg_2378, tmp_11_0_3_reg_2399, tmp_11_4_1_reg_2498, p_028_4_reg_2554)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_1_reg_2498 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_861_ptscale_V <= p_028_4_reg_2554;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_3_reg_2399 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_861_ptscale_V <= p_1_reg_2378;
        else 
            grp_dr2_dpt_int_cap_fu_861_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_872_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_872_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985, track_0_hwEta_V_rea_reg_2021, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_eta1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_eta1_V <= track_0_hwEta_V_rea_reg_2021;
        else 
            grp_dr2_dpt_int_cap_fu_872_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read_2_reg_2148, ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_eta2_V <= calo_4_hwEta_V_read_2_reg_2148;
        else 
            grp_dr2_dpt_int_cap_fu_872_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922, track_0_hwPhi_V_rea_reg_1958, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_phi1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_phi1_V <= track_0_hwPhi_V_rea_reg_1958;
        else 
            grp_dr2_dpt_int_cap_fu_872_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read_2_reg_2093, ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_phi2_V <= calo_4_hwPhi_V_read_2_reg_2093;
        else 
            grp_dr2_dpt_int_cap_fu_872_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048, track_0_hwPt_V_read_6_reg_2084, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_pt1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_pt1_V <= track_0_hwPt_V_read_6_reg_2084;
        else 
            grp_dr2_dpt_int_cap_fu_872_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_1_reg_2203, ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_pt2_V <= calo_4_hwPt_V_read_1_reg_2203;
        else 
            grp_dr2_dpt_int_cap_fu_872_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_872_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_1_reg_2378, tmp_11_0_4_reg_2403, tmp_11_4_2_reg_2502, p_028_4_reg_2554)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_2_reg_2502 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_872_ptscale_V <= p_028_4_reg_2554;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_0_4_reg_2403 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_872_ptscale_V <= p_1_reg_2378;
        else 
            grp_dr2_dpt_int_cap_fu_872_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_883_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_883_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985, track_1_hwEta_V_rea_reg_2012, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_eta1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_eta1_V <= track_1_hwEta_V_rea_reg_2012;
        else 
            grp_dr2_dpt_int_cap_fu_883_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159, calo_0_hwEta_V_read_2_reg_2192, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_eta2_V <= calo_0_hwEta_V_read_2_reg_2192;
        else 
            grp_dr2_dpt_int_cap_fu_883_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922, track_1_hwPhi_V_rea_reg_1949, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_phi1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_phi1_V <= track_1_hwPhi_V_rea_reg_1949;
        else 
            grp_dr2_dpt_int_cap_fu_883_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104, calo_0_hwPhi_V_read_2_reg_2137, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_phi2_V <= calo_0_hwPhi_V_read_2_reg_2137;
        else 
            grp_dr2_dpt_int_cap_fu_883_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048, track_1_hwPt_V_read_4_reg_2075, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_pt1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_pt1_V <= track_1_hwPt_V_read_4_reg_2075;
        else 
            grp_dr2_dpt_int_cap_fu_883_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221, calo_0_hwPt_V_read_1_reg_2275, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_pt2_V <= calo_0_hwPt_V_read_1_reg_2275;
        else 
            grp_dr2_dpt_int_cap_fu_883_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_883_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_1_reg_2407, tmp_11_1_reg_2416, tmp_11_4_3_reg_2506, p_028_4_reg_2554)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_3_reg_2506 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_883_ptscale_V <= p_028_4_reg_2554;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_reg_2416 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_883_ptscale_V <= p_028_1_reg_2407;
        else 
            grp_dr2_dpt_int_cap_fu_883_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_894_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_894_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985, track_1_hwEta_V_rea_reg_2012, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_eta1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwEta_V_rea_reg_1985;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_eta1_V <= track_1_hwEta_V_rea_reg_2012;
        else 
            grp_dr2_dpt_int_cap_fu_894_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148, calo_1_hwEta_V_read_2_reg_2181, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_eta2_V <= calo_1_hwEta_V_read_2_reg_2181;
        else 
            grp_dr2_dpt_int_cap_fu_894_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922, track_1_hwPhi_V_rea_reg_1949, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_phi1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPhi_V_rea_reg_1922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_phi1_V <= track_1_hwPhi_V_rea_reg_1949;
        else 
            grp_dr2_dpt_int_cap_fu_894_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093, calo_1_hwPhi_V_read_2_reg_2126, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_phi2_V <= calo_1_hwPhi_V_read_2_reg_2126;
        else 
            grp_dr2_dpt_int_cap_fu_894_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048, track_1_hwPt_V_read_4_reg_2075, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_pt1_V <= ap_pipeline_reg_pp0_iter1_track_4_hwPt_V_read_4_reg_2048;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_pt1_V <= track_1_hwPt_V_read_4_reg_2075;
        else 
            grp_dr2_dpt_int_cap_fu_894_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203, calo_1_hwPt_V_read_1_reg_2257, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_pt2_V <= calo_1_hwPt_V_read_1_reg_2257;
        else 
            grp_dr2_dpt_int_cap_fu_894_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_894_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_1_reg_2407, tmp_11_1_1_reg_2420, tmp_11_4_4_reg_2510, p_028_4_reg_2554)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_4_4_reg_2510 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_894_ptscale_V <= p_028_4_reg_2554;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_1_reg_2420 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_894_ptscale_V <= p_028_1_reg_2407;
        else 
            grp_dr2_dpt_int_cap_fu_894_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_905_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_905_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976, track_1_hwEta_V_rea_reg_2012, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_eta1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_eta1_V <= track_1_hwEta_V_rea_reg_2012;
        else 
            grp_dr2_dpt_int_cap_fu_905_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read_2_reg_2170, ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_eta2_V <= calo_2_hwEta_V_read_2_reg_2170;
        else 
            grp_dr2_dpt_int_cap_fu_905_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913, track_1_hwPhi_V_rea_reg_1949, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_phi1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_phi1_V <= track_1_hwPhi_V_rea_reg_1949;
        else 
            grp_dr2_dpt_int_cap_fu_905_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read_2_reg_2115, ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_phi2_V <= calo_2_hwPhi_V_read_2_reg_2115;
        else 
            grp_dr2_dpt_int_cap_fu_905_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039, track_1_hwPt_V_read_4_reg_2075, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_pt1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_pt1_V <= track_1_hwPt_V_read_4_reg_2075;
        else 
            grp_dr2_dpt_int_cap_fu_905_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_1_reg_2239, ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_pt2_V <= calo_2_hwPt_V_read_1_reg_2239;
        else 
            grp_dr2_dpt_int_cap_fu_905_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_905_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_1_reg_2407, tmp_11_1_2_reg_2424, tmp_11_5_reg_2514, p_028_5_reg_2563)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_reg_2514 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_905_ptscale_V <= p_028_5_reg_2563;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_2_reg_2424 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_905_ptscale_V <= p_028_1_reg_2407;
        else 
            grp_dr2_dpt_int_cap_fu_905_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_916_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_916_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976, track_1_hwEta_V_rea_reg_2012, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_eta1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_eta1_V <= track_1_hwEta_V_rea_reg_2012;
        else 
            grp_dr2_dpt_int_cap_fu_916_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read_2_reg_2159, ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_eta2_V <= calo_3_hwEta_V_read_2_reg_2159;
        else 
            grp_dr2_dpt_int_cap_fu_916_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913, track_1_hwPhi_V_rea_reg_1949, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_phi1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_phi1_V <= track_1_hwPhi_V_rea_reg_1949;
        else 
            grp_dr2_dpt_int_cap_fu_916_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read_2_reg_2104, ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_phi2_V <= calo_3_hwPhi_V_read_2_reg_2104;
        else 
            grp_dr2_dpt_int_cap_fu_916_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039, track_1_hwPt_V_read_4_reg_2075, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_pt1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_pt1_V <= track_1_hwPt_V_read_4_reg_2075;
        else 
            grp_dr2_dpt_int_cap_fu_916_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_1_reg_2221, ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_pt2_V <= calo_3_hwPt_V_read_1_reg_2221;
        else 
            grp_dr2_dpt_int_cap_fu_916_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_916_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_1_reg_2407, tmp_11_1_3_reg_2428, tmp_11_5_1_reg_2518, p_028_5_reg_2563)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_1_reg_2518 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_916_ptscale_V <= p_028_5_reg_2563;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_3_reg_2428 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_916_ptscale_V <= p_028_1_reg_2407;
        else 
            grp_dr2_dpt_int_cap_fu_916_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_927_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_927_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976, track_1_hwEta_V_rea_reg_2012, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_eta1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_eta1_V <= track_1_hwEta_V_rea_reg_2012;
        else 
            grp_dr2_dpt_int_cap_fu_927_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read_2_reg_2148, ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_eta2_V <= calo_4_hwEta_V_read_2_reg_2148;
        else 
            grp_dr2_dpt_int_cap_fu_927_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913, track_1_hwPhi_V_rea_reg_1949, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_phi1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_phi1_V <= track_1_hwPhi_V_rea_reg_1949;
        else 
            grp_dr2_dpt_int_cap_fu_927_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read_2_reg_2093, ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_phi2_V <= calo_4_hwPhi_V_read_2_reg_2093;
        else 
            grp_dr2_dpt_int_cap_fu_927_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039, track_1_hwPt_V_read_4_reg_2075, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_pt1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_pt1_V <= track_1_hwPt_V_read_4_reg_2075;
        else 
            grp_dr2_dpt_int_cap_fu_927_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_1_reg_2203, ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_pt2_V <= calo_4_hwPt_V_read_1_reg_2203;
        else 
            grp_dr2_dpt_int_cap_fu_927_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_927_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_1_reg_2407, tmp_11_1_4_reg_2432, tmp_11_5_2_reg_2522, p_028_5_reg_2563)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_2_reg_2522 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_927_ptscale_V <= p_028_5_reg_2563;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_1_4_reg_2432 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_927_ptscale_V <= p_028_1_reg_2407;
        else 
            grp_dr2_dpt_int_cap_fu_927_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_938_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_938_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976, track_2_hwEta_V_rea_reg_2003, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_eta1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_eta1_V <= track_2_hwEta_V_rea_reg_2003;
        else 
            grp_dr2_dpt_int_cap_fu_938_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159, calo_0_hwEta_V_read_2_reg_2192, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_eta2_V <= calo_0_hwEta_V_read_2_reg_2192;
        else 
            grp_dr2_dpt_int_cap_fu_938_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913, track_2_hwPhi_V_rea_reg_1940, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_phi1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_phi1_V <= track_2_hwPhi_V_rea_reg_1940;
        else 
            grp_dr2_dpt_int_cap_fu_938_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104, calo_0_hwPhi_V_read_2_reg_2137, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_phi2_V <= calo_0_hwPhi_V_read_2_reg_2137;
        else 
            grp_dr2_dpt_int_cap_fu_938_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039, track_2_hwPt_V_read_4_reg_2066, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_pt1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_pt1_V <= track_2_hwPt_V_read_4_reg_2066;
        else 
            grp_dr2_dpt_int_cap_fu_938_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221, calo_0_hwPt_V_read_1_reg_2275, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_pt2_V <= calo_0_hwPt_V_read_1_reg_2275;
        else 
            grp_dr2_dpt_int_cap_fu_938_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_938_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_2_reg_2436, tmp_11_2_reg_2445, tmp_11_5_3_reg_2526, p_028_5_reg_2563)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_3_reg_2526 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_938_ptscale_V <= p_028_5_reg_2563;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_reg_2445 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_938_ptscale_V <= p_028_2_reg_2436;
        else 
            grp_dr2_dpt_int_cap_fu_938_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_949_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_949_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976, track_2_hwEta_V_rea_reg_2003, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_eta1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwEta_V_rea_reg_1976;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_eta1_V <= track_2_hwEta_V_rea_reg_2003;
        else 
            grp_dr2_dpt_int_cap_fu_949_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148, calo_1_hwEta_V_read_2_reg_2181, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwEta_V_read_2_reg_2148;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_eta2_V <= calo_1_hwEta_V_read_2_reg_2181;
        else 
            grp_dr2_dpt_int_cap_fu_949_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913, track_2_hwPhi_V_rea_reg_1940, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_phi1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPhi_V_rea_reg_1913;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_phi1_V <= track_2_hwPhi_V_rea_reg_1940;
        else 
            grp_dr2_dpt_int_cap_fu_949_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093, calo_1_hwPhi_V_read_2_reg_2126, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPhi_V_read_2_reg_2093;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_phi2_V <= calo_1_hwPhi_V_read_2_reg_2126;
        else 
            grp_dr2_dpt_int_cap_fu_949_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039, track_2_hwPt_V_read_4_reg_2066, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_pt1_V <= ap_pipeline_reg_pp0_iter1_track_5_hwPt_V_read_4_reg_2039;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_pt1_V <= track_2_hwPt_V_read_4_reg_2066;
        else 
            grp_dr2_dpt_int_cap_fu_949_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203, calo_1_hwPt_V_read_1_reg_2257, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_4_hwPt_V_read_1_reg_2203;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_pt2_V <= calo_1_hwPt_V_read_1_reg_2257;
        else 
            grp_dr2_dpt_int_cap_fu_949_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_949_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_2_reg_2436, tmp_11_2_1_reg_2449, tmp_11_5_4_reg_2530, p_028_5_reg_2563)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_5_4_reg_2530 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_949_ptscale_V <= p_028_5_reg_2563;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_1_reg_2449 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_949_ptscale_V <= p_028_2_reg_2436;
        else 
            grp_dr2_dpt_int_cap_fu_949_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_960_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_960_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967, track_2_hwEta_V_rea_reg_2003, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_eta1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_eta1_V <= track_2_hwEta_V_rea_reg_2003;
        else 
            grp_dr2_dpt_int_cap_fu_960_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read_2_reg_2170, ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwEta_V_read_2_reg_2192;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_eta2_V <= calo_2_hwEta_V_read_2_reg_2170;
        else 
            grp_dr2_dpt_int_cap_fu_960_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904, track_2_hwPhi_V_rea_reg_1940, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_phi1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_phi1_V <= track_2_hwPhi_V_rea_reg_1940;
        else 
            grp_dr2_dpt_int_cap_fu_960_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read_2_reg_2115, ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPhi_V_read_2_reg_2137;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_phi2_V <= calo_2_hwPhi_V_read_2_reg_2115;
        else 
            grp_dr2_dpt_int_cap_fu_960_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030, track_2_hwPt_V_read_4_reg_2066, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_pt1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_pt1_V <= track_2_hwPt_V_read_4_reg_2066;
        else 
            grp_dr2_dpt_int_cap_fu_960_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_1_reg_2239, ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_0_hwPt_V_read_1_reg_2275;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_pt2_V <= calo_2_hwPt_V_read_1_reg_2239;
        else 
            grp_dr2_dpt_int_cap_fu_960_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_960_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_2_reg_2436, tmp_11_2_2_reg_2453, tmp_11_6_reg_2534, p_028_6_reg_2572)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_reg_2534 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_960_ptscale_V <= p_028_6_reg_2572;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_2_reg_2453 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_960_ptscale_V <= p_028_2_reg_2436;
        else 
            grp_dr2_dpt_int_cap_fu_960_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_971_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_971_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967, track_2_hwEta_V_rea_reg_2003, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_eta1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_eta1_V <= track_2_hwEta_V_rea_reg_2003;
        else 
            grp_dr2_dpt_int_cap_fu_971_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read_2_reg_2159, ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwEta_V_read_2_reg_2181;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_eta2_V <= calo_3_hwEta_V_read_2_reg_2159;
        else 
            grp_dr2_dpt_int_cap_fu_971_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904, track_2_hwPhi_V_rea_reg_1940, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_phi1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_phi1_V <= track_2_hwPhi_V_rea_reg_1940;
        else 
            grp_dr2_dpt_int_cap_fu_971_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read_2_reg_2104, ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPhi_V_read_2_reg_2126;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_phi2_V <= calo_3_hwPhi_V_read_2_reg_2104;
        else 
            grp_dr2_dpt_int_cap_fu_971_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030, track_2_hwPt_V_read_4_reg_2066, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_pt1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_pt1_V <= track_2_hwPt_V_read_4_reg_2066;
        else 
            grp_dr2_dpt_int_cap_fu_971_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_1_reg_2221, ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_1_hwPt_V_read_1_reg_2257;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_pt2_V <= calo_3_hwPt_V_read_1_reg_2221;
        else 
            grp_dr2_dpt_int_cap_fu_971_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_971_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_2_reg_2436, tmp_11_2_3_reg_2457, tmp_11_6_1_reg_2538, p_028_6_reg_2572)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_1_reg_2538 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_971_ptscale_V <= p_028_6_reg_2572;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_3_reg_2457 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_971_ptscale_V <= p_028_2_reg_2436;
        else 
            grp_dr2_dpt_int_cap_fu_971_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_982_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_982_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967, track_2_hwEta_V_rea_reg_2003, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_eta1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_eta1_V <= track_2_hwEta_V_rea_reg_2003;
        else 
            grp_dr2_dpt_int_cap_fu_982_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read_2_reg_2148, ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwEta_V_read_2_reg_2170;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_eta2_V <= calo_4_hwEta_V_read_2_reg_2148;
        else 
            grp_dr2_dpt_int_cap_fu_982_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904, track_2_hwPhi_V_rea_reg_1940, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_phi1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_phi1_V <= track_2_hwPhi_V_rea_reg_1940;
        else 
            grp_dr2_dpt_int_cap_fu_982_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read_2_reg_2093, ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPhi_V_read_2_reg_2115;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_phi2_V <= calo_4_hwPhi_V_read_2_reg_2093;
        else 
            grp_dr2_dpt_int_cap_fu_982_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030, track_2_hwPt_V_read_4_reg_2066, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_pt1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_pt1_V <= track_2_hwPt_V_read_4_reg_2066;
        else 
            grp_dr2_dpt_int_cap_fu_982_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_1_reg_2203, ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_2_hwPt_V_read_1_reg_2239;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_pt2_V <= calo_4_hwPt_V_read_1_reg_2203;
        else 
            grp_dr2_dpt_int_cap_fu_982_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_982_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_2_reg_2436, tmp_11_2_4_reg_2461, tmp_11_6_2_reg_2542, p_028_6_reg_2572)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_2_reg_2542 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_982_ptscale_V <= p_028_6_reg_2572;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_2_4_reg_2461 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_982_ptscale_V <= p_028_2_reg_2436;
        else 
            grp_dr2_dpt_int_cap_fu_982_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_dpt_int_cap_fu_993_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_dpt_int_cap_fu_993_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967, track_3_hwEta_V_rea_reg_1994, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_eta1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwEta_V_rea_reg_1967;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_eta1_V <= track_3_hwEta_V_rea_reg_1994;
        else 
            grp_dr2_dpt_int_cap_fu_993_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159, calo_0_hwEta_V_read_2_reg_2192, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_eta2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwEta_V_read_2_reg_2159;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_eta2_V <= calo_0_hwEta_V_read_2_reg_2192;
        else 
            grp_dr2_dpt_int_cap_fu_993_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904, track_3_hwPhi_V_rea_reg_1931, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_phi1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPhi_V_rea_reg_1904;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_phi1_V <= track_3_hwPhi_V_rea_reg_1931;
        else 
            grp_dr2_dpt_int_cap_fu_993_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104, calo_0_hwPhi_V_read_2_reg_2137, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_phi2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPhi_V_read_2_reg_2104;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_phi2_V <= calo_0_hwPhi_V_read_2_reg_2137;
        else 
            grp_dr2_dpt_int_cap_fu_993_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030, track_3_hwPt_V_read_4_reg_2057, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_pt1_V <= ap_pipeline_reg_pp0_iter1_track_6_hwPt_V_read_4_reg_2030;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_pt1_V <= track_3_hwPt_V_read_4_reg_2057;
        else 
            grp_dr2_dpt_int_cap_fu_993_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221, calo_0_hwPt_V_read_1_reg_2275, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_pt2_V <= ap_pipeline_reg_pp0_iter1_calo_3_hwPt_V_read_1_reg_2221;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_pt2_V <= calo_0_hwPt_V_read_1_reg_2275;
        else 
            grp_dr2_dpt_int_cap_fu_993_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_dpt_int_cap_fu_993_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, p_028_3_reg_2465, tmp_11_3_reg_2474, tmp_11_6_3_reg_2546, p_028_6_reg_2572)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_11_6_3_reg_2546 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
            grp_dr2_dpt_int_cap_fu_993_ptscale_V <= p_028_6_reg_2572;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((tmp_11_3_reg_2474 = ap_const_lv1_0)))) then 
            grp_dr2_dpt_int_cap_fu_993_ptscale_V <= p_028_3_reg_2465;
        else 
            grp_dr2_dpt_int_cap_fu_993_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp1_fu_1129_p2 <= "1" when (signed(tmp_109_fu_1120_p4) < signed(ap_const_lv7_1)) else "0";
    icmp2_fu_1175_p2 <= "1" when (signed(tmp_113_fu_1166_p4) < signed(ap_const_lv7_1)) else "0";
    icmp3_fu_1221_p2 <= "1" when (signed(tmp_117_fu_1212_p4) < signed(ap_const_lv7_1)) else "0";
    icmp4_fu_1269_p2 <= "1" when (signed(tmp_121_fu_1259_p4) < signed(ap_const_lv7_1)) else "0";
    icmp5_fu_1322_p2 <= "1" when (signed(tmp_125_fu_1312_p4) < signed(ap_const_lv7_1)) else "0";
    icmp6_fu_1375_p2 <= "1" when (signed(tmp_129_fu_1365_p4) < signed(ap_const_lv7_1)) else "0";
    icmp_fu_1048_p2 <= "1" when (signed(tmp_105_fu_1038_p4) < signed(ap_const_lv7_1)) else "0";
    p_028_1_fu_1437_p3 <= 
        reg_1030 when (icmp1_reg_2298(0) = '1') else 
        ap_const_lv17_0;
    p_028_2_fu_1472_p3 <= 
        reg_1034 when (icmp2_reg_2308(0) = '1') else 
        ap_const_lv17_0;
    p_028_3_fu_1507_p3 <= 
        p_dr2max_times_pterr2_7_reg_2323 when (icmp3_reg_2318(0) = '1') else 
        ap_const_lv17_0;
    p_028_4_fu_1625_p3 <= 
        reg_1026 when (icmp4_reg_2333(0) = '1') else 
        ap_const_lv17_0;
    p_028_5_fu_1632_p3 <= 
        reg_1030 when (icmp5_reg_2348(0) = '1') else 
        ap_const_lv17_0;
    p_028_6_fu_1639_p3 <= 
        reg_1034 when (icmp6_reg_2363(0) = '1') else 
        ap_const_lv17_0;
    p_1_15_fu_1143_p3 <= 
        ap_const_lv15_0 when (tmp_110_fu_1135_p3(0) = '1') else 
        tmp_108_fu_1116_p1;
    p_1_cast_fu_1444_p1 <= std_logic_vector(resize(unsigned(p_1_15_reg_2303),16));
    p_1_fu_1402_p3 <= 
        reg_1026 when (icmp_reg_1879(0) = '1') else 
        ap_const_lv17_0;
    p_2_cast_fu_1479_p1 <= std_logic_vector(resize(unsigned(p_2_reg_2313),16));
    p_2_fu_1189_p3 <= 
        ap_const_lv15_0 when (tmp_114_fu_1181_p3(0) = '1') else 
        tmp_112_fu_1162_p1;
    p_3_cast_fu_1513_p1 <= std_logic_vector(resize(unsigned(p_3_reg_2328),16));
    p_3_fu_1235_p3 <= 
        ap_const_lv15_0 when (tmp_118_fu_1227_p3(0) = '1') else 
        tmp_116_fu_1208_p1;
    p_4_cast_fu_1541_p1 <= std_logic_vector(resize(unsigned(p_4_reg_2343),16));
    p_4_fu_1288_p3 <= 
        ap_const_lv15_0 when (tmp_122_fu_1280_p3(0) = '1') else 
        tmp_120_fu_1255_p1;
    p_5_cast_fu_1569_p1 <= std_logic_vector(resize(unsigned(p_5_reg_2358),16));
    p_5_fu_1341_p3 <= 
        ap_const_lv15_0 when (tmp_126_fu_1333_p3(0) = '1') else 
        tmp_124_fu_1308_p1;
    p_6_cast_fu_1597_p1 <= std_logic_vector(resize(unsigned(p_6_reg_2373),16));
    p_6_fu_1394_p3 <= 
        ap_const_lv15_0 when (tmp_130_fu_1386_p3(0) = '1') else 
        tmp_128_fu_1361_p1;
    p_cast_fu_1409_p1 <= std_logic_vector(resize(unsigned(p_s_reg_2293),16));

    p_dr2max_times_pterr2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_i_fu_1054_p1, tmp_i3_fu_1275_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                p_dr2max_times_pterr2_address0 <= tmp_i3_fu_1275_p1(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                p_dr2max_times_pterr2_address0 <= tmp_i_fu_1054_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_i2_fu_1059_p1, tmp_i4_fu_1328_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                p_dr2max_times_pterr2_address1 <= tmp_i4_fu_1328_p1(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                p_dr2max_times_pterr2_address1 <= tmp_i2_fu_1059_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_i7_fu_1064_p1, tmp_i5_fu_1381_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                p_dr2max_times_pterr2_address2 <= tmp_i5_fu_1381_p1(9 - 1 downto 0);
            elsif ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
                p_dr2max_times_pterr2_address2 <= tmp_i7_fu_1064_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
        end if; 
    end process;

    p_dr2max_times_pterr2_address3 <= tmp_i1_fu_1069_p1(9 - 1 downto 0);

    p_dr2max_times_pterr2_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
            p_dr2max_times_pterr2_ce3 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    p_s_fu_1097_p3 <= 
        ap_const_lv15_0 when (tmp_106_fu_1089_p3(0) = '1') else 
        tmp_104_fu_1085_p1;
    tmp_104_fu_1085_p1 <= caloPtMin_V_fu_1079_p2(15 - 1 downto 0);
    tmp_105_fu_1038_p4 <= track_0_hwPtErr_V_read(15 downto 9);
    tmp_106_fu_1089_p3 <= caloPtMin_V_fu_1079_p2(15 downto 15);
    tmp_107_fu_1105_p2 <= std_logic_vector(shift_left(unsigned(track_1_hwPtErr_V_r_reg_1868),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_108_fu_1116_p1 <= caloPtMin_V_1_fu_1110_p2(15 - 1 downto 0);
    tmp_109_fu_1120_p4 <= track_1_hwPtErr_V_r_reg_1868(15 downto 9);
    tmp_110_fu_1135_p3 <= caloPtMin_V_1_fu_1110_p2(15 downto 15);
    tmp_111_fu_1151_p2 <= std_logic_vector(shift_left(unsigned(track_2_hwPtErr_V_r_reg_1862),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_112_fu_1162_p1 <= caloPtMin_V_2_fu_1156_p2(15 - 1 downto 0);
    tmp_113_fu_1166_p4 <= track_2_hwPtErr_V_r_reg_1862(15 downto 9);
    tmp_114_fu_1181_p3 <= caloPtMin_V_2_fu_1156_p2(15 downto 15);
    tmp_115_fu_1197_p2 <= std_logic_vector(shift_left(unsigned(track_3_hwPtErr_V_r_reg_1856),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_116_fu_1208_p1 <= caloPtMin_V_3_fu_1202_p2(15 - 1 downto 0);
    tmp_117_fu_1212_p4 <= track_3_hwPtErr_V_r_reg_1856(15 downto 9);
    tmp_118_fu_1227_p3 <= caloPtMin_V_3_fu_1202_p2(15 downto 15);
    tmp_119_fu_1243_p2 <= std_logic_vector(shift_left(unsigned(ap_port_reg_track_4_hwPtErr_V_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_11_0_1_fu_1417_p2 <= "1" when (signed(p_cast_fu_1409_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_0_2_fu_1422_p2 <= "1" when (signed(p_cast_fu_1409_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_0_3_fu_1427_p2 <= "1" when (signed(p_cast_fu_1409_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_0_4_fu_1432_p2 <= "1" when (signed(p_cast_fu_1409_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_1_1_fu_1452_p2 <= "1" when (signed(p_1_cast_fu_1444_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_1_2_fu_1457_p2 <= "1" when (signed(p_1_cast_fu_1444_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_1_3_fu_1462_p2 <= "1" when (signed(p_1_cast_fu_1444_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_1_4_fu_1467_p2 <= "1" when (signed(p_1_cast_fu_1444_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_1_fu_1447_p2 <= "1" when (signed(p_1_cast_fu_1444_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_11_2_1_fu_1487_p2 <= "1" when (signed(p_2_cast_fu_1479_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_2_2_fu_1492_p2 <= "1" when (signed(p_2_cast_fu_1479_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_2_3_fu_1497_p2 <= "1" when (signed(p_2_cast_fu_1479_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_2_4_fu_1502_p2 <= "1" when (signed(p_2_cast_fu_1479_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_2_fu_1482_p2 <= "1" when (signed(p_2_cast_fu_1479_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_11_3_1_fu_1521_p2 <= "1" when (signed(p_3_cast_fu_1513_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_3_2_fu_1526_p2 <= "1" when (signed(p_3_cast_fu_1513_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_3_3_fu_1531_p2 <= "1" when (signed(p_3_cast_fu_1513_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_3_4_fu_1536_p2 <= "1" when (signed(p_3_cast_fu_1513_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_3_fu_1516_p2 <= "1" when (signed(p_3_cast_fu_1513_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_11_4_1_fu_1549_p2 <= "1" when (signed(p_4_cast_fu_1541_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_4_2_fu_1554_p2 <= "1" when (signed(p_4_cast_fu_1541_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_4_3_fu_1559_p2 <= "1" when (signed(p_4_cast_fu_1541_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_4_4_fu_1564_p2 <= "1" when (signed(p_4_cast_fu_1541_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_4_fu_1544_p2 <= "1" when (signed(p_4_cast_fu_1541_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_11_5_1_fu_1577_p2 <= "1" when (signed(p_5_cast_fu_1569_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_5_2_fu_1582_p2 <= "1" when (signed(p_5_cast_fu_1569_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_5_3_fu_1587_p2 <= "1" when (signed(p_5_cast_fu_1569_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_5_4_fu_1592_p2 <= "1" when (signed(p_5_cast_fu_1569_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_5_fu_1572_p2 <= "1" when (signed(p_5_cast_fu_1569_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_11_6_1_fu_1605_p2 <= "1" when (signed(p_6_cast_fu_1597_p1) < signed(calo_1_hwPt_V_read_1_reg_2257)) else "0";
    tmp_11_6_2_fu_1610_p2 <= "1" when (signed(p_6_cast_fu_1597_p1) < signed(calo_2_hwPt_V_read_1_reg_2239)) else "0";
    tmp_11_6_3_fu_1615_p2 <= "1" when (signed(p_6_cast_fu_1597_p1) < signed(calo_3_hwPt_V_read_1_reg_2221)) else "0";
    tmp_11_6_4_fu_1620_p2 <= "1" when (signed(p_6_cast_fu_1597_p1) < signed(calo_4_hwPt_V_read_1_reg_2203)) else "0";
    tmp_11_6_fu_1600_p2 <= "1" when (signed(p_6_cast_fu_1597_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_120_fu_1255_p1 <= caloPtMin_V_4_fu_1249_p2(15 - 1 downto 0);
    tmp_121_fu_1259_p4 <= ap_port_reg_track_4_hwPtErr_V_read(15 downto 9);
    tmp_122_fu_1280_p3 <= caloPtMin_V_4_fu_1249_p2(15 downto 15);
    tmp_123_fu_1296_p2 <= std_logic_vector(shift_left(unsigned(ap_port_reg_track_5_hwPtErr_V_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_124_fu_1308_p1 <= caloPtMin_V_5_fu_1302_p2(15 - 1 downto 0);
    tmp_125_fu_1312_p4 <= ap_port_reg_track_5_hwPtErr_V_read(15 downto 9);
    tmp_126_fu_1333_p3 <= caloPtMin_V_5_fu_1302_p2(15 downto 15);
    tmp_127_fu_1349_p2 <= std_logic_vector(shift_left(unsigned(ap_port_reg_track_6_hwPtErr_V_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_128_fu_1361_p1 <= caloPtMin_V_6_fu_1355_p2(15 - 1 downto 0);
    tmp_129_fu_1365_p4 <= ap_port_reg_track_6_hwPtErr_V_read(15 downto 9);
    tmp_130_fu_1386_p3 <= caloPtMin_V_6_fu_1355_p2(15 downto 15);
    tmp_1_fu_1412_p2 <= "1" when (signed(p_cast_fu_1409_p1) < signed(calo_0_hwPt_V_read_1_reg_2275)) else "0";
    tmp_fu_1074_p2 <= std_logic_vector(shift_left(unsigned(track_0_hwPtErr_V_r_reg_1874),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
        tmp_i1_fu_1069_p1 <= std_logic_vector(resize(signed(track_3_hwPtErr_V_read),64));

        tmp_i2_fu_1059_p1 <= std_logic_vector(resize(signed(track_1_hwPtErr_V_read),64));

        tmp_i3_fu_1275_p1 <= std_logic_vector(resize(signed(ap_port_reg_track_4_hwPtErr_V_read),64));

        tmp_i4_fu_1328_p1 <= std_logic_vector(resize(signed(ap_port_reg_track_5_hwPtErr_V_read),64));

        tmp_i5_fu_1381_p1 <= std_logic_vector(resize(signed(ap_port_reg_track_6_hwPtErr_V_read),64));

        tmp_i7_fu_1064_p1 <= std_logic_vector(resize(signed(track_2_hwPtErr_V_read),64));

        tmp_i_fu_1054_p1 <= std_logic_vector(resize(signed(track_0_hwPtErr_V_read),64));

end behav;
