Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 16 13:14:29 2025
| Host         : Marian running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           16 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | MPG_UP/eqOp                               |                                           |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | MPG_UP/E[0]                               | reset_IBUF                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UC/FSM_onehot_Stare_reg_n_0_[2]           | UC/cod_introdus_intermediar0              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UC/FSM_onehot_Stare_reg_n_0_[3]           | UC/cod_introdus_intermediar0              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UC/cod_verificare_intermediar[11]_i_2_n_0 | UC/cod_verificare_intermediar[11]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UC/FSM_onehot_Stare_reg_n_0_[1]           | UC/cod_introdus_intermediar0              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UC/cod_verificare_intermediar[7]_i_2_n_0  | UC/cod_verificare_intermediar[7]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UC/cod_verificare_intermediar[3]_i_2_n_0  | UC/cod_verificare_intermediar[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                           | reset_IBUF                                |                2 |              9 |         4.50 |
|  UC/Nx_Stare   |                                           |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | UC/liber_ocupat_i_1_n_0                   |                                           |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG |                                           |                                           |               13 |             40 |         3.08 |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


