================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jss459' on host 'en-ec-ecelinux-04.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-693.1.1.el7.x86_64) on Wed Nov 29 21:20:20 EST 2017
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.4 (Maipo)"
INFO: [HLS 200-10] In directory '/home/jss459/Documents/ECE5770/HLS-RSA'
INFO: [HLS 200-10] Opening and resetting project '/home/jss459/Documents/ECE5770/HLS-RSA/rsa_encrypt.prj'.
INFO: [HLS 200-10] Adding design file 'rsa.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_rsa_encrypt.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jss459/Documents/ECE5770/HLS-RSA/rsa_encrypt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
make[1]: Entering directory `/home/jss459/Documents/ECE5770/HLS-RSA/rsa_encrypt.prj/solution1/csim/build'
   Compiling ../../../../test_rsa_encrypt.cpp in release mode
   Compiling ../../../../rsa.cpp in release mode
   Generating csim.exe
make[1]: Leaving directory `/home/jss459/Documents/ECE5770/HLS-RSA/rsa_encrypt.prj/solution1/csim/build'
Encryption time     :      1 calls;   0.607 msecs total time
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'rsa.cpp' ... 
rsa.cpp:203:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (x1 < 0) x1 += b0;
      ~~ ^ ~
1 warning generated.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'power2' into 'dut' (rsa.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'power2' into 'dut' (rsa.cpp:26) automatically.
INFO: [HLS 200-111] Elapsed time: 2.52 seconds; current memory usage: 66.7 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 35, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 39, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
WARNING: [SCHED 204-68] Unable to enforce a carried dependency constraint (II = 40, distance = 1)
   between 'store' operation (rsa.cpp:181->rsa.cpp:26) of variable 'res', rsa.cpp:181->rsa.cpp:26 on local variable 'tmp.V' and 'load' operation ('tmp_V_load_1', rsa.cpp:181->rsa.cpp:26) on local variable 'tmp.V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 41, Depth: 77.
WARNING: [SCHED 204-21] Estimated clock period (10.7ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'urem' operation ('x', rsa.cpp:171->rsa.cpp:26) (4.62 ns)
	'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) (6.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.17 seconds; current memory usage: 67.8 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current memory usage: 68.3 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dut_mul_32s_32s_32_6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_32ns_32ns_32_36': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Elapsed time: 0.05 seconds; current memory usage: 68.8 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_32ns_32ns_32_36_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_32s_32s_32_6_MulnS_0'
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for dut.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 14.614 seconds; peak memory usage: 68.8 MB.
