{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656611468780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656611468785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 20:51:08 2022 " "Processing started: Thu Jun 30 20:51:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656611468785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656611468785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off priority_encoder -c priority_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off priority_encoder -c priority_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656611468785 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1656611469258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656611469308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/1.3_priority_encoder/rtl/priority_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/1.3_priority_encoder/rtl/priority_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656611476564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656611476564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "priority_encoder " "Elaborating entity \"priority_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656611476597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656611477108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656611477404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656611477404 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "27 " "Design contains 27 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "srst_i " "Pin \"srst_i\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[0\] " "Pin \"data_left_o\[0\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[1\] " "Pin \"data_left_o\[1\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[2\] " "Pin \"data_left_o\[2\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[3\] " "Pin \"data_left_o\[3\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[4\] " "Pin \"data_left_o\[4\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[5\] " "Pin \"data_left_o\[5\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[6\] " "Pin \"data_left_o\[6\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_left_o\[7\] " "Pin \"data_left_o\[7\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 39 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[0\] " "Pin \"data_right_o\[0\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[1\] " "Pin \"data_right_o\[1\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[2\] " "Pin \"data_right_o\[2\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[3\] " "Pin \"data_right_o\[3\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[4\] " "Pin \"data_right_o\[4\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[5\] " "Pin \"data_right_o\[5\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[6\] " "Pin \"data_right_o\[6\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_right_o\[7\] " "Pin \"data_right_o\[7\]\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 42 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_val_o " "Pin \"data_val_o\" is virtual output pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[0\] " "Pin \"data_i\[0\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[1\] " "Pin \"data_i\[1\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[2\] " "Pin \"data_i\[2\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[3\] " "Pin \"data_i\[3\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[4\] " "Pin \"data_i\[4\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[5\] " "Pin \"data_i\[5\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[6\] " "Pin \"data_i\[6\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[7\] " "Pin \"data_i\[7\]\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_val_i " "Pin \"data_val_i\" is virtual input pin" {  } { { "../rtl/priority_encoder.sv" "" { Text "C:/fpga/1.3_priority_encoder/rtl/priority_encoder.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1656611477440 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1656611477440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656611477452 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656611477452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656611477452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656611477452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656611477463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 20:51:17 2022 " "Processing ended: Thu Jun 30 20:51:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656611477463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656611477463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656611477463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656611477463 ""}
