/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.13
Hash     : 43b30ba
Date     : Mar 14 2024
Type     : Engineering
Log Time   : Fri Mar 15 04:53:10 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.4.0 on Linux-5.15.0-92-generic x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/alain/os-fpga/Raptor/build/bin/vpr /home/alain/os-fpga/Raptor/build/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/synthesis/fabric_eh2_dec_02_24_post_synth.eblif --sdc_file /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report eh2_dec_02_24_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --use_partitioning_in_pack on --number_of_molecules_in_partition 16 --read_vpr_constraints /home/alain/os-fpga/Jira_Testcase/EDA-2355/vpr_constraints.xml --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top eh2_dec --net_file /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_post_synth.net --place_file /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/fabric_eh2_dec_02_24_post_synth.place --route_file /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/routing/fabric_eh2_dec_02_24_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /home/alain/os-fpga/Raptor/build/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: fabric_eh2_dec_02_24_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_post_synth.net
Circuit placement file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/fabric_eh2_dec_02_24_post_synth.place
Circuit routing file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/routing/fabric_eh2_dec_02_24_post_synth.route
Circuit SDC file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_openfpga.sdc
Vpr floorplanning constraints file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/vpr_constraints.xml

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: eh2_dec_02_24_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
Circuit file: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/synthesis/fabric_eh2_dec_02_24_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.56 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  968 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 149
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3353
Swept block(s)      : 3144
Constant Pins Marked: 968
# Clean circuit took 0.01 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.04 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 20830
    .input     :    1137
    .output    :    1894
    0-LUT      :       3
    6-LUT      :   12326
    adder_carry:     593
    dffre      :    4877
  Nets  : 19437
    Avg Fanout:     4.3
    Max Fanout:  4877.0
    Min Fanout:     1.0
  Netlist Clocks: 4
# Build Timing Graph
  Timing Graph Nodes: 103167
  Timing Graph Edges: 166552
  Timing Graph Levels: 134
# Build Timing Graph took 0.09 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
Netlist contains 4 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1158016' Fanout: 2564 pins (2.5%), 2564 blocks (12.3%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1158019' Fanout: 1605 pins (1.6%), 1605 blocks (7.7%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1158022' Fanout: 15 pins (0.0%), 15 blocks (0.1%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1158025' Fanout: 693 pins (0.7%), 693 blocks (3.3%)
# Load Timing Constraints

SDC file '/home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 5 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1158016' Source: '$auto$clkbufmap.cc:294:execute$1158016.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1158019' Source: '$auto$clkbufmap.cc:294:execute$1158019.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1158022' Source: '$auto$clkbufmap.cc:294:execute$1158022.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1158025' Source: '$auto$clkbufmap.cc:294:execute$1158025.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
# Loading VPR constraints file(s)
Read in '1' constraint file(s) successfully.
# Loading VPR constraints file(s) took 0.00 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/packing/fabric_eh2_dec_02_24_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.45257 seconds).
# Load packing took 1.54 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 3031
   io_output       : 1894
    outpad         : 1894
   io_input        : 1137
    inpad          : 1137
  clb              : 2527
   clb_lr          : 2527
    fle            : 13239
     fast6         : 4566
      lut6         : 4566
       lut         : 4566
     ble6          : 828
      lut6         : 828
       lut         : 828
      ff           : 828
       DFFRE       : 828
     ble5          : 9130
      lut5         : 6935
       lut         : 6935
      ff           : 4049
       DFFRE       : 4049
     adder         : 593
      adder_carry  : 593

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		3031	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		2527	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.35 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.41 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.62 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.41 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.62 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.45 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 926.9 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.13 seconds (max_rss 1255.7 MiB, delta_rss +328.9 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 19.73 seconds (max_rss 1255.7 MiB, delta_rss +328.9 MiB)

# Load Placement
Reading /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/fabric_eh2_dec_02_24_post_synth.place.

Successfully read /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/placement/fabric_eh2_dec_02_24_post_synth.place.

# Load Placement took 0.17 seconds (max_rss 1255.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 46.65 seconds (max_rss 1255.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 1255.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 46.76 seconds (max_rss 1255.7 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 185: 841 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 7853 ( 17.6%) |**********************************************
[      0.1:      0.2) 2539 (  5.7%) |***************
[      0.2:      0.3) 4820 ( 10.8%) |****************************
[      0.3:      0.4) 5635 ( 12.6%) |*********************************
[      0.4:      0.5) 5796 ( 13.0%) |**********************************
[      0.5:      0.6) 3462 (  7.8%) |********************
[      0.6:      0.7) 4362 (  9.8%) |**************************
[      0.7:      0.8) 5534 ( 12.4%) |********************************
[      0.8:      0.9) 2871 (  6.4%) |*****************
[      0.9:        1) 1743 (  3.9%) |**********
## Initializing router criticalities took 0.57 seconds (max_rss 1256.8 MiB, delta_rss +0.3 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 186: 841 timing endpoints were not constrained during timing analysis
   1    1.3     0.0    0 5013471   13259   43419   28094 ( 0.939%)  345536 (15.1%)   11.497 -1.053e+05    -11.497      0.000      0.000      N/A
   2    1.4     0.5  424 5019830   10270   38395   17707 ( 0.592%)  347384 (15.2%)   11.616 -1.008e+05    -11.616      0.000      0.000      N/A
   3    1.4     0.6  277 5239858    8839   33815   14918 ( 0.499%)  353388 (15.4%)   11.616 -1.023e+05    -11.616      0.000      0.000      N/A
   4    1.5     0.8  261 5357448    7657   30990   11713 ( 0.392%)  357097 (15.6%)   11.616 -1.017e+05    -11.616      0.000      0.000      N/A
   5    1.4     1.1  204 5249035    6497   27631    8691 ( 0.291%)  361069 (15.8%)   11.616 -1.029e+05    -11.616      0.000      0.000      N/A
   6    1.3     1.4  160 4767911    5265   23311    6290 ( 0.210%)  364370 (15.9%)   11.497 -1.031e+05    -11.497      0.000      0.000      N/A
   7    1.2     1.9  111 3955936    4122   18624    4325 ( 0.145%)  367968 (16.1%)   11.472 -1.019e+05    -11.472      0.000      0.000      N/A
   8    1.0     2.4   82 3258462    3136   14563    2836 ( 0.095%)  370845 (16.2%)   11.472 -1.027e+05    -11.472      0.000      0.000      N/A
   9    0.8     3.1   45 2314176    2232    9915    1584 ( 0.053%)  373672 (16.3%)   11.472 -1.028e+05    -11.472      0.000      0.000      N/A
  10    0.6     4.1   30 1578231    1405    6102     736 ( 0.025%)  375896 (16.4%)   11.472 -1.028e+05    -11.472      0.000      0.000       27
  11    0.5     5.3   15  965043     786    3551     329 ( 0.011%)  377356 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       23
  12    0.4     6.9   15  560927     391    1833     102 ( 0.003%)  378068 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       21
  13    0.3     9.0    3  242074     193    1048      36 ( 0.001%)  378299 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       19
  14    0.3    11.6    1  143002     114     795       9 ( 0.000%)  378458 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       18
  15    0.3    15.1    1  127306      88     718       1 ( 0.000%)  378517 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       17
  16    0.3    19.7    0  108370      79     676       0 ( 0.000%)  378510 (16.5%)   11.472 -1.029e+05    -11.472      0.000      0.000       16
Restoring best routing
Critical path: 11.4723 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 7853 ( 17.6%) |**********************************************
[      0.1:      0.2) 1781 (  4.0%) |**********
[      0.2:      0.3) 3213 (  7.2%) |*******************
[      0.3:      0.4) 5138 ( 11.5%) |******************************
[      0.4:      0.5) 6088 ( 13.6%) |************************************
[      0.5:      0.6) 4547 ( 10.2%) |***************************
[      0.6:      0.7) 3439 (  7.7%) |********************
[      0.7:      0.8) 5934 ( 13.3%) |***********************************
[      0.8:      0.9) 4480 ( 10.0%) |**************************
[      0.9:        1) 2142 (  4.8%) |*************
Router Stats: total_nets_routed: 64333 total_connections_routed: 255386 total_heap_pushes: 43901080 total_heap_pops: 9957949 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 43901080 total_external_heap_pops: 9957949 total_external_SOURCE_pushes: 238590 total_external_SOURCE_pops: 91832 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 238590 rt_node_SOURCE_high_fanout_pushes: 983 rt_node_SOURCE_entire_tree_pushes: 237607 total_external_SINK_pushes: 1289031 total_external_SINK_pops: 1164599 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 1924076 total_external_IPIN_pops: 1688428 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 239077 total_external_OPIN_pops: 101124 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 180058 rt_node_OPIN_high_fanout_pushes: 979 rt_node_OPIN_entire_tree_pushes: 179079 total_external_CHANX_pushes: 19728031 total_external_CHANX_pops: 3840670 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 3011535 rt_node_CHANX_high_fanout_pushes: 163454 rt_node_CHANX_entire_tree_pushes: 2848081 total_external_CHANY_pushes: 20482275 total_external_CHANY_pops: 3071296 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 2726594 rt_node_CHANY_high_fanout_pushes: 140152 rt_node_CHANY_entire_tree_pushes: 2586442 total_number_of_adding_all_rt: 9866339 total_number_of_adding_high_fanout_rt: 17845 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 35050 
# Routing took 15.00 seconds (max_rss 1344.8 MiB, delta_rss +89.1 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.11 seconds (max_rss 1344.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1592428410
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 5558 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.02 seconds (max_rss 1344.8 MiB, delta_rss +0.0 MiB)
Found 57774 mismatches between routing and packing results.
Fixed 37706 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 5558 blocks
# Synchronize the packed netlist to routing optimization took 0.42 seconds (max_rss 1344.8 MiB, delta_rss +0.0 MiB)
Warning 187: All 4 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io       3031                               0.624876                     0.375124   
       clb       2527                                16.9058                      4.79858   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6174 out of 19437 nets, 13263 nets not absorbed.


Average number of bends per net: 7.10378  Maximum # of bends: 863

Number of global nets: 4
Number of routed nets (nonglobal): 13259
Wire length results (in units of 1 clb segments)...
	Total wirelength: 378510, average net length: 28.5474
	Maximum net length: 4410

Wire length results in terms of physical segments...
	Total wiring segments used: 142432, average wire segments per net: 10.7423
	Maximum segments used by a net: 1736
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 62

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)  410 (  2.8%) |**
[      0.5:      0.6)  790 (  5.5%) |****
[      0.4:      0.5) 1032 (  7.1%) |******
[      0.3:      0.4) 1672 ( 11.5%) |*********
[      0.2:      0.3) 1344 (  9.3%) |*******
[      0.1:      0.2)  848 (  5.9%) |*****
[        0:      0.1) 8394 ( 57.9%) |**********************************************
Maximum routing channel utilization:      0.74 at (25,39)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      20   6.585      160
                         1     113  45.689      160
                         2      80  30.245      160
                         3      81  26.736      160
                         4      79  27.547      160
                         5      83  28.642      160
                         6      81  27.189      160
                         7      93  28.292      160
                         8      87  31.623      160
                         9     106  32.575      160
                        10     107  33.226      160
                        11     108  35.170      160
                        12     102  34.472      160
                        13     107  33.274      160
                        14     106  33.217      160
                        15     104  32.443      160
                        16     107  32.509      160
                        17     103  30.764      160
                        18     100  31.651      160
                        19      92  32.123      160
                        20      84  28.632      160
                        21      81  26.849      160
                        22      81  27.830      160
                        23      84  27.481      160
                        24      77  23.764      160
                        25      83  24.292      160
                        26      76  26.368      160
                        27      86  32.160      160
                        28      90  33.179      160
                        29     106  33.491      160
                        30     106  33.057      160
                        31     113  31.594      160
                        32     112  33.302      160
                        33     108  32.632      160
                        34     114  34.113      160
                        35     118  31.934      160
                        36     111  30.792      160
                        37     112  29.953      160
                        38     107  29.425      160
                        39     119  31.377      160
                        40     107  31.613      160
                        41      98  29.255      160
                        42     105  30.340      160
                        43     104  29.481      160
                        44     100  28.575      160
                        45     111  29.151      160
                        46     105  29.566      160
                        47      99  28.962      160
                        48      95  26.104      160
                        49      92  25.858      160
                        50      96  26.151      160
                        51      89  23.943      160
                        52      92  22.736      160
                        53      77  20.038      160
                        54      66  16.132      160
                        55      60  13.623      160
                        56      62  10.670      160
                        57      62   8.736      160
                        58      57   7.283      160
                        59      64   7.651      160
                        60      70   8.547      160
                        61      64   7.670      160
                        62      59   7.434      160
                        63      64   7.774      160
                        64      66   9.528      160
                        65      60   7.425      160
                        66      60   7.991      160
                        67      60   8.717      160
                        68     116  16.877      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   0.114      160
                         1      10   1.000      160
                         2      10   0.471      160
                         3      22   1.071      160
                         4      24   1.029      160
                         5      17   0.914      160
                         6      11   0.957      160
                         7      12   1.914      160
                         8      27   4.857      160
                         9      49   7.586      160
                        10      71  12.800      160
                        11      81  19.171      160
                        12      93  22.543      160
                        13      96  24.586      160
                        14      85  22.300      160
                        15     102  31.571      160
                        16     109  36.314      160
                        17     107  37.200      160
                        18     117  39.000      160
                        19     112  39.900      160
                        20     118  36.900      160
                        21      89  32.057      160
                        22     113  39.471      160
                        23     122  40.500      160
                        24     111  39.657      160
                        25     120  39.257      160
                        26     116  44.857      160
                        27     114  47.086      160
                        28      88  38.300      160
                        29     108  53.829      160
                        30      95  53.814      160
                        31      96  52.929      160
                        32      97  50.557      160
                        33     100  53.114      160
                        34      90  48.700      160
                        35      92  47.186      160
                        36      94  47.729      160
                        37      99  49.343      160
                        38      79  40.557      160
                        39      93  60.257      160
                        40     100  66.471      160
                        41      92  62.514      160
                        42      84  48.629      160
                        43      94  66.943      160
                        44      85  64.443      160
                        45      87  57.586      160
                        46      70  47.486      160
                        47      85  59.729      160
                        48      93  53.229      160
                        49      73  47.157      160
                        50      61  32.743      160
                        51      84  40.857      160
                        52      73  34.514      160
                        53      83  32.900      160
                        54      77  28.714      160
                        55      68  24.443      160
                        56      77  31.543      160
                        57      94  33.657      160
                        58      85  33.071      160
                        59      76  29.543      160
                        60      96  41.557      160
                        61      97  43.229      160
                        62     102  42.843      160
                        63      87  33.529      160
                        64     109  44.143      160
                        65     106  44.271      160
                        66     112  42.300      160
                        67      93  34.300      160
                        68     109  42.114      160
                        69     107  40.214      160
                        70     106  36.814      160
                        71      90  33.986      160
                        72      92  31.529      160
                        73      88  31.186      160
                        74      84  26.443      160
                        75      78  20.371      160
                        76      64  16.986      160
                        77      35   7.943      160
                        78      45  11.486      160
                        79      51   9.300      160
                        80      41   6.714      160
                        81      38   4.871      160
                        82      28   2.529      160
                        83       1   0.086      160
                        84       1   0.014      160
                        85       0   0.000      160
                        86       0   0.000      160
                        87       0   0.000      160
                        88       0   0.000      160
                        89       0   0.000      160
                        90       0   0.000      160
                        91       0   0.000      160
                        92       0   0.000      160
                        93       0   0.000      160
                        94       0   0.000      160
                        95       0   0.000      160
                        96       0   0.000      160
                        97       0   0.000      160
                        98       0   0.000      160
                        99       0   0.000      160
                       100       0   0.000      160
                       101       0   0.000      160
                       102       0   0.000      160
                       103       0   0.000      160
                       104       0   0.000      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 1.36194e+08

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1        0.16
                                             4       0.157

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1       0.115
                                             4       0.178

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1           0.137
                             L4           0.167

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0       0.137
                             L4    1       0.167
Warning 188: 841 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  8.9e-10) 2982 ( 14.0%) |***************************
[  8.9e-10:  1.6e-09) 3316 ( 15.6%) |******************************
[  1.6e-09:  2.4e-09) 3923 ( 18.4%) |************************************
[  2.4e-09:  3.1e-09) 5064 ( 23.8%) |**********************************************
[  3.1e-09:  3.9e-09) 3212 ( 15.1%) |*****************************
[  3.9e-09:  4.6e-09) 1684 (  7.9%) |***************
[  4.6e-09:  5.4e-09)  615 (  2.9%) |******
[  5.4e-09:  6.1e-09)  338 (  1.6%) |***
[  6.1e-09:  6.9e-09)  147 (  0.7%) |*
[  6.9e-09:  7.6e-09)   29 (  0.1%) |

Final intra-domain worst hold slacks per constraint:
  virtual_io_clock to virtual_io_clock worst hold slack: 2.23302 ns
  $auto$clkbufmap.cc:294:execute$1158016 to $auto$clkbufmap.cc:294:execute$1158016 worst hold slack: 0.140973 ns
  $auto$clkbufmap.cc:294:execute$1158019 to $auto$clkbufmap.cc:294:execute$1158019 worst hold slack: 0.188392 ns
  $auto$clkbufmap.cc:294:execute$1158022 to $auto$clkbufmap.cc:294:execute$1158022 worst hold slack: 0.224632 ns
  $auto$clkbufmap.cc:294:execute$1158025 to $auto$clkbufmap.cc:294:execute$1158025 worst hold slack: 0.140973 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158016 worst hold slack: 0.375178 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158019 worst hold slack: 0.476279 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158022 worst hold slack: 0.535169 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158025 worst hold slack: 0.457819 ns
  $auto$clkbufmap.cc:294:execute$1158016 to virtual_io_clock worst hold slack: 1.60443 ns
  $auto$clkbufmap.cc:294:execute$1158019 to virtual_io_clock worst hold slack: 1.54347 ns
  $auto$clkbufmap.cc:294:execute$1158022 to virtual_io_clock worst hold slack: 4.01527 ns
  $auto$clkbufmap.cc:294:execute$1158025 to virtual_io_clock worst hold slack: 1.60443 ns

Final critical path delay (least slack): 11.4723 ns
Final setup Worst Negative Slack (sWNS): -11.4723 ns
Final setup Total Negative Slack (sTNS): -102909 ns

Final setup slack histogram:
[ -1.1e-08:   -1e-08)  181 (  0.8%) |**
[   -1e-08: -9.2e-09) 1215 (  5.7%) |**************
[ -9.2e-09: -8.1e-09) 1303 (  6.1%) |**************
[ -8.1e-09:   -7e-09) 1596 (  7.5%) |******************
[   -7e-09: -5.9e-09) 4137 ( 19.4%) |**********************************************
[ -5.9e-09: -4.8e-09) 1912 (  9.0%) |*********************
[ -4.8e-09: -3.6e-09) 2547 ( 12.0%) |****************************
[ -3.6e-09: -2.5e-09) 3561 ( 16.7%) |****************************************
[ -2.5e-09: -1.4e-09) 2633 ( 12.4%) |*****************************
[ -1.4e-09:   -3e-10) 2225 ( 10.4%) |*************************

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:294:execute$1158016 to $auto$clkbufmap.cc:294:execute$1158016 CPD: 10.8519 ns (92.1501 MHz)
  $auto$clkbufmap.cc:294:execute$1158019 to $auto$clkbufmap.cc:294:execute$1158019 CPD: 9.37451 ns (106.672 MHz)
  $auto$clkbufmap.cc:294:execute$1158022 to $auto$clkbufmap.cc:294:execute$1158022 CPD: 0.488793 ns (2045.86 MHz)
  $auto$clkbufmap.cc:294:execute$1158025 to $auto$clkbufmap.cc:294:execute$1158025 CPD: 9.61733 ns (103.979 MHz)
  virtual_io_clock to virtual_io_clock CPD: 9.82256 ns (101.807 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158016 CPD: 8.68204 ns (115.18 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158019 CPD: 8.30781 ns (120.369 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158022 CPD: 1.60934 ns (621.374 MHz)
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158025 CPD: 9.87974 ns (101.217 MHz)
  $auto$clkbufmap.cc:294:execute$1158016 to virtual_io_clock CPD: 11.4723 ns (87.1666 MHz)
  $auto$clkbufmap.cc:294:execute$1158019 to virtual_io_clock CPD: 11.439 ns (87.4202 MHz)
  $auto$clkbufmap.cc:294:execute$1158025 to virtual_io_clock CPD: 10.5742 ns (94.5698 MHz)
  $auto$clkbufmap.cc:294:execute$1158022 to virtual_io_clock CPD: 5.73389 ns (174.402 MHz)

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:294:execute$1158016 to $auto$clkbufmap.cc:294:execute$1158016 worst setup slack: -10.8519 ns
  $auto$clkbufmap.cc:294:execute$1158019 to $auto$clkbufmap.cc:294:execute$1158019 worst setup slack: -9.37451 ns
  $auto$clkbufmap.cc:294:execute$1158022 to $auto$clkbufmap.cc:294:execute$1158022 worst setup slack: -0.488793 ns
  $auto$clkbufmap.cc:294:execute$1158025 to $auto$clkbufmap.cc:294:execute$1158025 worst setup slack: -9.61733 ns
  virtual_io_clock to virtual_io_clock worst setup slack: -9.82256 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158016 worst setup slack: -8.68204 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158019 worst setup slack: -8.30781 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158022 worst setup slack: -1.60934 ns
  virtual_io_clock to $auto$clkbufmap.cc:294:execute$1158025 worst setup slack: -9.87974 ns
  $auto$clkbufmap.cc:294:execute$1158016 to virtual_io_clock worst setup slack: -11.4723 ns
  $auto$clkbufmap.cc:294:execute$1158019 to virtual_io_clock worst setup slack: -11.439 ns
  $auto$clkbufmap.cc:294:execute$1158025 to virtual_io_clock worst setup slack: -10.5742 ns
  $auto$clkbufmap.cc:294:execute$1158022 to virtual_io_clock worst setup slack: -5.73389 ns

Final geomean non-virtual intra-domain period: 4.67636 ns (213.841 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 0.612321 ns (1633.13 MHz)

Writing Implementation Netlist: fabric_eh2_dec_post_synthesis.v
Writing Implementation Netlist: fabric_eh2_dec_post_synthesis.blif
Writing Implementation SDF    : fabric_eh2_dec_post_synthesis.sdf
Incr Slack updates 1 in 0.0023189 sec
Full Max Req/Worst Slack updates 1 in 0.00113237 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00615159 sec
Flow timing analysis took 4.34269 seconds (3.98017 STA, 0.362515 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 88.12 seconds (max_rss 1344.8 MiB)
Incr Slack updates 17 in 0.0532905 sec
Full Max Req/Worst Slack updates 9 in 0.00710313 sec
Incr Max Req/Worst Slack updates 8 in 0.0169101 sec
Incr Criticality updates 7 in 0.0453466 sec
Full Criticality updates 10 in 0.0846703 sec
