\hypertarget{group___s_d_m_m_c___l_l___register}{}\doxysection{Bits And Addresses Definitions}
\label{group___s_d_m_m_c___l_l___register}\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}}


SDMMC\+\_\+\+LL registers bit address in the alias region.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}{CLKCR\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}{DCTRL\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}{CMD\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}{SDMMC\+\_\+\+INIT\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x\+FA)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga5a9a929e03e5045a47fbfacd6a187ec8}{SDMMC\+\_\+\+NSpeed\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x4)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gafc18ea2f6e962c2e598c0182a4c3b712}{SDMMC\+\_\+\+HSpeed\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SDMMC\+\_\+\+LL registers bit address in the alias region. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}\label{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!CLKCR\_CLEAR\_MASK@{CLKCR\_CLEAR\_MASK}}
\index{CLKCR\_CLEAR\_MASK@{CLKCR\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{CLKCR\_CLEAR\_MASK}{CLKCR\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define CLKCR\+\_\+\+CLEAR\+\_\+\+MASK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea90a0b47f6a5cb3f973622bfb5be61b}{SDMMC\_CLKCR\_CLKDIV}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{SDMMC\_CLKCR\_PWRSAV}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53238d15f901373c70f4948c466422c2}{SDMMC\_CLKCR\_WIDBUS}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{SDMMC\_CLKCR\_NEGEDGE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{SDMMC\_CLKCR\_HWFC\_EN}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba16abb29b496889f17f348a744b80f}{SDMMC\_CLKCR\_DDR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca8fe40dba4b4aab138536d3212cc30}{SDMMC\_CLKCR\_BUSSPEED}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fef3b7cb2c6727b1cb03425c2665a87}{SDMMC\_CLKCR\_SELCLKRX}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}\label{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!CMD\_CLEAR\_MASK@{CMD\_CLEAR\_MASK}}
\index{CMD\_CLEAR\_MASK@{CMD\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{CMD\_CLEAR\_MASK}{CMD\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define CMD\+\_\+\+CLEAR\+\_\+\+MASK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1c15c9588468c1302c1e4e77261653}{SDMMC\_CMD\_CMDINDEX}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{SDMMC\_CMD\_WAITRESP}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{SDMMC\_CMD\_WAITINT}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{SDMMC\_CMD\_WAITPEND}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{SDMMC\_CMD\_CPSMEN}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\_CMD\_CMDSUSPEND}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00697}{697}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}\label{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!DCTRL\_CLEAR\_MASK@{DCTRL\_CLEAR\_MASK}}
\index{DCTRL\_CLEAR\_MASK@{DCTRL\_CLEAR\_MASK}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{DCTRL\_CLEAR\_MASK}{DCTRL\_CLEAR\_MASK}}
{\footnotesize\ttfamily \#define DCTRL\+\_\+\+CLEAR\+\_\+\+MASK}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{SDMMC\_DCTRL\_DTEN}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{SDMMC\_DCTRL\_DTDIR}}\ |\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{SDMMC\_DCTRL\_DTMODE}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84dfb9cba5c3ad118b6379617c909ac8}{SDMMC\_DCTRL\_DBLOCKSIZE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00692}{692}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_gafc18ea2f6e962c2e598c0182a4c3b712}\label{group___s_d_m_m_c___l_l___register_gafc18ea2f6e962c2e598c0182a4c3b712}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!SDMMC\_HSpeed\_CLK\_DIV@{SDMMC\_HSpeed\_CLK\_DIV}}
\index{SDMMC\_HSpeed\_CLK\_DIV@{SDMMC\_HSpeed\_CLK\_DIV}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{SDMMC\_HSpeed\_CLK\_DIV}{SDMMC\_HSpeed\_CLK\_DIV}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+HSpeed\+\_\+\+CLK\+\_\+\+DIV~((uint8\+\_\+t)0x2)}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00708}{708}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}\label{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!SDMMC\_INIT\_CLK\_DIV@{SDMMC\_INIT\_CLK\_DIV}}
\index{SDMMC\_INIT\_CLK\_DIV@{SDMMC\_INIT\_CLK\_DIV}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{SDMMC\_INIT\_CLK\_DIV}{SDMMC\_INIT\_CLK\_DIV}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+INIT\+\_\+\+CLK\+\_\+\+DIV~((uint8\+\_\+t)0x\+FA)}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00702}{702}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___l_l___register_ga5a9a929e03e5045a47fbfacd6a187ec8}\label{group___s_d_m_m_c___l_l___register_ga5a9a929e03e5045a47fbfacd6a187ec8}} 
\index{Bits And Addresses Definitions@{Bits And Addresses Definitions}!SDMMC\_NSpeed\_CLK\_DIV@{SDMMC\_NSpeed\_CLK\_DIV}}
\index{SDMMC\_NSpeed\_CLK\_DIV@{SDMMC\_NSpeed\_CLK\_DIV}!Bits And Addresses Definitions@{Bits And Addresses Definitions}}
\doxysubsubsection{\texorpdfstring{SDMMC\_NSpeed\_CLK\_DIV}{SDMMC\_NSpeed\_CLK\_DIV}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+NSpeed\+\_\+\+CLK\+\_\+\+DIV~((uint8\+\_\+t)0x4)}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00705}{705}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

