// Seed: 1900759871
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4
    , id_13,
    input tri1 id_5,
    input tri1 id_6,
    output tri id_7
    , id_14,
    output wor id_8
    , id_15,
    input tri1 id_9,
    output tri1 id_10,
    input wand id_11
);
  assign id_13 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output tri1 id_2,
    input tri module_1,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri id_12,
    input tri id_13
    , id_20,
    input supply0 id_14,
    output wor id_15,
    output tri0 id_16,
    output tri id_17,
    input tri id_18
);
  assign id_10 = "" == 1'd0;
  module_0(
      id_4, id_18, id_6, id_5, id_0, id_6, id_7, id_11, id_2, id_0, id_8, id_13
  );
  assign id_15 = 1'b0;
endmodule
