#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Mar 25 15:04:39 2021
# Process ID: 26547
# Current directory: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1
# Command line: vivado -log zcu104_base_pyr_down_accel_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu104_base_pyr_down_accel_1_0.tcl
# Log file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/zcu104_base_pyr_down_accel_1_0.vds
# Journal file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zcu104_base_pyr_down_accel_1_0.tcl -notrace
INFO: Dispatch client connection id - 41279
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerupdate_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_down_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_dense_optical_flow_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerTracker_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2162.422 ; gain = 0.000 ; free physical = 4199 ; free virtual = 18143
Command: synth_design -top zcu104_base_pyr_down_accel_1_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.727 ; gain = 11.902 ; free physical = 1539 ; free virtual = 12959
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu104_base_pyr_down_accel_1_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_down_accel_1_0/synth/zcu104_base_pyr_down_accel_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM4_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM4_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM4_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM3_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM4_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_control_s_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_INIMGPYR1_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_INIMGPYR1_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_INIMGPYR1_CTRL bound to: 7'b0011000 
	Parameter ADDR_OUTIMGPYR1_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_OUTIMGPYR1_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_OUTIMGPYR1_CTRL bound to: 7'b0100100 
	Parameter ADDR_INIMGPYR2_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_INIMGPYR2_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_INIMGPYR2_CTRL bound to: 7'b0110000 
	Parameter ADDR_OUTIMGPYR2_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_OUTIMGPYR2_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_OUTIMGPYR2_CTRL bound to: 7'b0111100 
	Parameter ADDR_PYR_H_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_PYR_H_CTRL bound to: 7'b1000100 
	Parameter ADDR_PYR_W_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_PYR_W_CTRL bound to: 7'b1001100 
	Parameter ADDR_PYR_OUT_H_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_PYR_OUT_H_CTRL bound to: 7'b1010100 
	Parameter ADDR_PYR_OUT_W_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_PYR_OUT_W_CTRL bound to: 7'b1011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_control_s_axi.v:256]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_control_s_axi' (1#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice' (2#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized0' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_throttl' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized1' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized0' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized2' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_buffer' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized3' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_fifo__parameterized4' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_write' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_buffer__parameterized0' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized1' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi_read' (7#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem1_m_axi' (8#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice' (9#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized0' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_throttl' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized1' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized0' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized2' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_buffer' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized3' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_fifo__parameterized4' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_write' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_buffer__parameterized0' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized1' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi_read' (14#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem2_m_axi' (15#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice' (16#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized0' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_throttl' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized1' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized0' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized2' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_buffer' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized3' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_fifo__parameterized4' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_write' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_buffer__parameterized0' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized1' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi_read' (21#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem3_m_axi' (22#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice' (23#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo' (24#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized0' (24#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_throttl' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized1' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized0' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized2' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_buffer' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized3' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_fifo__parameterized4' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_write' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_buffer__parameterized0' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized1' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi_read' (28#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_gmem4_m_axi' (29#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_gmem4_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Block_split1_proc30' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Block_split1_proc30.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Block_split1_proc30' (30#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Block_split1_proc30.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Array2xfMat_32_0_1080_1920_1_6' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Array2xfMat_32_0_1080_1920_1_6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Axi2Mat' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Axi2Mat_entry3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_entry3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Axi2Mat_entry3' (31#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_entry3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Axi2Mat_entry13' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_entry13.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Axi2Mat_entry13' (32#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_entry13.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_last_blk_pxl_width4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_last_blk_pxl_width4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_last_blk_pxl_width4' (33#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_last_blk_pxl_width4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_addrbound5' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_addrbound5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_22s_22s_22_1_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_22s_22s_22_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_22s_22s_22_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0' (34#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_22s_22s_22_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_22s_22s_22_1_1' (35#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_22s_22s_22_1_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_addrbound5' (36#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_addrbound5.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Axi2Mat_Block_split37_proc' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_Block_split37_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Axi2Mat_Block_split37_proc' (37#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat_Block_split37_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_Axi2AxiStream' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2AxiStream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 73'b0000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 73'b0000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 73'b0000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 73'b0000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 73'b0000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 73'b0000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 73'b0000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 73'b0000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 73'b0000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 73'b0000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 73'b0000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 73'b0000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 73'b0000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 73'b0000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 73'b0000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 73'b0000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 73'b0000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 73'b0000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 73'b0000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 73'b0000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 73'b0000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 73'b0000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 73'b0000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 73'b0000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 73'b0000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 73'b0000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 73'b0000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 73'b0000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 73'b0000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 73'b0000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 73'b0000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 73'b0000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 73'b0000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 73'b0000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 73'b0000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 73'b0000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 73'b0000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 73'b0000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 73'b0000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 73'b0000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 73'b0000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 73'b0000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 73'b0000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 73'b0000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 73'b0000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 73'b0000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 73'b0000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 73'b0000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 73'b0000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 73'b0000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 73'b0000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 73'b0000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 73'b0000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 73'b0000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 73'b0000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 73'b0000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 73'b0000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 73'b0000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 73'b0001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 73'b0010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 73'b0100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 73'b1000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Axi2AxiStream' (38#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2AxiStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_AxiStream2MatStream' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_32s_32s_32_1_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_32s_32s_32_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1' (39#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_32s_32s_32_1_1' (40#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_32s_32s_32_1_1.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:790]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_AxiStream2MatStream' (41#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_AxiStream2MatStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w64_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w64_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w64_d2_S_shiftReg' (42#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w64_d2_S' (43#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w32_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w32_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w32_d2_S_shiftReg' (44#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w32_d2_S' (45#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w64_d4_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w64_d4_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w64_d4_S_shiftReg' (46#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w64_d4_S' (47#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w64_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w4_d6_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w4_d6_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w4_d6_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w4_d6_S.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w4_d6_S_shiftReg' (48#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w4_d6_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w4_d6_S' (49#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w4_d6_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w20_d2_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w20_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w20_d2_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w20_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w20_d2_S_shiftReg' (50#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w20_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w20_d2_S' (51#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w20_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w32_d4_S' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_fifo_w32_d4_S_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w32_d4_S_shiftReg' (52#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_fifo_w32_d4_S' (53#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_fifo_w32_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_Axi2Mat_entry13_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_Axi2Mat_entry13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_Axi2Mat_entry13_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_Axi2Mat_entry13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_Axi2Mat_entry13_U0_shiftReg' (54#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_Axi2Mat_entry13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_Axi2Mat_entry13_U0' (55#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_Axi2Mat_entry13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_addrbound5_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_addrbound5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_addrbound5_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_addrbound5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_addrbound5_U0_shiftReg' (56#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_addrbound5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_addrbound5_U0' (57#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_addrbound5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_AxiStream2MatStream_U0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_AxiStream2MatStream_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_start_for_AxiStream2MatStream_U0_shiftReg' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_AxiStream2MatStream_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_AxiStream2MatStream_U0_shiftReg' (58#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_AxiStream2MatStream_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_start_for_AxiStream2MatStream_U0' (59#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_start_for_AxiStream2MatStream_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Axi2Mat' (60#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Axi2Mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_Array2xfMat_32_0_1080_1920_1_6' (61#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_Array2xfMat_32_0_1080_1920_1_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_pyrDown_0_1080_1920_1_false_7' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_pyrDown_0_1080_1920_1_false_7.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_mul_16ns_16ns_32_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_mul_16ns_16ns_32_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0' (62#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mul_mul_16ns_16ns_32_4_1' (63#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9' (64#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state17 bound to: 11'b10000000000 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1922 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1922 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram' (65#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V' (66#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mux_53_8_1_1' (67#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mux_53_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter din3_WIDTH bound to: 13 - type: integer 
	Parameter din4_WIDTH bound to: 13 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pyr_down_accel_mux_53_13_1_1' (68#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_mux_53_13_1_1.v:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s.v:1924]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10.v:453]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_MatStream2AxiStream.v:508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_MatStream2AxiStream.v:528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_MatStream2AxiStream.v:530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/cd49/hdl/verilog/pyr_down_accel_MatStream2AxiStream.v:546]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state11 bound to: 71'b00000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 71'b00000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 71'b00000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 71'b00000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 71'b00000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 71'b00000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 71'b00000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 71'b00000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 71'b00000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 71'b00000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 71'b00000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 71'b00000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 71'b00000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 71'b00000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 71'b00000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 71'b00000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 71'b00000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 71'b00000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 71'b00000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 71'b00000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 71'b00000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 71'b00000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 71'b00000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 71'b00000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 71'b00000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 71'b00000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 71'b00000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 71'b00000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 71'b00000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 71'b00000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 71'b00000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 71'b00000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 71'b00000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 71'b00000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 71'b00000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 71'b00000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 71'b00000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 71'b00000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 71'b00000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 71'b00000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 71'b00000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 71'b00000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 71'b00000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 71'b00000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 71'b00000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 71'b00000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 71'b00000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 71'b00000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 71'b00000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 71'b00000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 71'b00000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 71'b00000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 71'b00000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 71'b00000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 71'b00000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 71'b00000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 71'b00000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 71'b00000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 71'b00001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 71'b00010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 71'b00100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 71'b01000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 71'b10000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1919 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3010.141 ; gain = 227.316 ; free physical = 1458 ; free virtual = 13002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3022.016 ; gain = 239.191 ; free physical = 1330 ; free virtual = 12857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3022.016 ; gain = 239.191 ; free physical = 1330 ; free virtual = 12857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3022.016 ; gain = 0.000 ; free physical = 885 ; free virtual = 12469
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_down_accel_1_0/constraints/pyr_down_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_pyr_down_accel_1_0/constraints/pyr_down_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.207 ; gain = 0.000 ; free physical = 497 ; free virtual = 11829
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3283.020 ; gain = 29.812 ; free physical = 351 ; free virtual = 11708
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3283.020 ; gain = 500.195 ; free physical = 632 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3283.020 ; gain = 500.195 ; free physical = 634 ; free virtual = 12106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3283.020 ; gain = 500.195 ; free physical = 634 ; free virtual = 12105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pyr_down_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pyr_down_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pyr_down_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pyr_down_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pyr_down_accel_gmem4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"pyr_down_accel_fifo_w8_d1920_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "pyr_down_accel_fifo_w8_d1920_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.020 ; gain = 500.195 ; free physical = 351 ; free virtual = 11816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U91' (pyr_down_accel_mux_53_8_1_1) to 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U93'
INFO: [Synth 8-223] decloning instance 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U91' (pyr_down_accel_mux_53_8_1_1) to 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U95'
INFO: [Synth 8-223] decloning instance 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U91' (pyr_down_accel_mux_53_8_1_1) to 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U97'
INFO: [Synth 8-223] decloning instance 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U91' (pyr_down_accel_mux_53_8_1_1) to 'pyr_down_accel_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s:/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/mux_53_8_1_1_U99'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   2 Input   52 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 2     
	   6 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 10    
	   5 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 16    
	   8 Input   11 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 28    
	   2 Input    7 Bit       Adders := 18    
	   2 Input    6 Bit       Adders := 22    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 70    
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               96 Bit    Registers := 24    
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 12    
	               71 Bit    Registers := 2     
	               64 Bit    Registers := 56    
	               63 Bit    Registers := 4     
	               61 Bit    Registers := 2     
	               52 Bit    Registers := 8     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 12    
	               35 Bit    Registers := 12    
	               34 Bit    Registers := 8     
	               32 Bit    Registers := 123   
	               31 Bit    Registers := 2     
	               22 Bit    Registers := 12    
	               20 Bit    Registers := 20    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 36    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 22    
	                8 Bit    Registers := 110   
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 62    
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 683   
+---Multipliers : 
	              33x33  Multipliers := 2     
	              32x32  Multipliers := 2     
+---RAMs : 
	              15K Bit	(1922 X 8 bit)          RAMs := 10    
	              14K Bit	(1919 X 8 bit)          RAMs := 4     
	               9K Bit	(256 X 36 bit)          RAMs := 4     
	               8K Bit	(256 X 35 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   73 Bit        Muxes := 2     
	   3 Input   73 Bit        Muxes := 2     
	  74 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   71 Bit        Muxes := 4     
	  72 Input   71 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 38    
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 4     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 44    
	   3 Input   32 Bit        Muxes := 2     
	   3 Input   31 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 26    
	   4 Input   12 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 40    
	   2 Input   10 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 262   
	   4 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 20    
	   3 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 25    
	   3 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 258   
	   3 Input    2 Bit        Muxes := 48    
	   5 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 858   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p, operation Mode is: A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_380_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/rows_1_reg_375_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_380_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p, operation Mode is: A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/rows_1_reg_375_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p, operation Mode is: A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_380_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/rows_1_reg_375_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/cols_bound_per_npc_1_reg_380_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p, operation Mode is: A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/rows_1_reg_375_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: register grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: operator grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_1_1_U153/pyr_down_accel_mul_32ns_32ns_64_1_1_Multiplier_2_U/p is absorbed into DSP grp_Mat2Axi_fu_56/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_ln1231_reg_397_reg.
DSP Report: Generating DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP grp_Mat2Axi_fu_56/addrbound_U0/mul_22s_22s_22_1_1_U143/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: register mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p.
DSP Report: Generating DSP bound_reg_761_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: register bound_reg_761_reg is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: operator mul_32s_32s_32_1_1_U46/pyr_down_accel_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP bound_reg_761_reg.
DSP Report: Generating DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: operator addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p is absorbed into DSP addrbound5_U0/mul_22s_22s_22_1_1_U34/pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_height_reg_62_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register input_width_reg_67_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_height_reg_62_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register input_width_reg_67_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0/mul_mul_16ns_16ns_32_4_1_U80/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0/mul_mul_16ns_16ns_32_4_1_U114/pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/pyr1_in_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyr1_in_mat_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyr1_in_mat_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/pyr1_out_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyr1_out_mat_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyr1_out_mat_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/pyr2_in_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyr2_in_mat_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyr2_in_mat_data_U/mem_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/pyr2_out_mat_data_U/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyr2_out_mat_data_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyr2_out_mat_data_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_2/pyrDown_0_1080_1920_1_false_7_U0/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg"
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:10 . Memory (MB): peak = 3283.020 ; gain = 500.195 ; free physical = 2647 ; free virtual = 13649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                               | RTL Object                                                                                                                                                                                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem1_m_axi_U                    | bus_read/buff_rdata/mem_reg                                                                                                                                                                                                                                                  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem2_m_axi_U                    | bus_write/buff_wdata/mem_reg                                                                                                                                                                                                                                                 | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/gmem4_m_axi_U                    | bus_write/buff_wdata/mem_reg                                                                                                                                                                                                                                                 | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr1_in_mat_data_U               | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr1_out_mat_data_U              | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr2_in_mat_data_U               | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr2_out_mat_data_U              | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/gmem3_m_axi_U                    | bus_read/buff_rdata/mem_reg                                                                                                                                                                                                                                                  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_8   | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_8   | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_8   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_8   | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0  | A*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_AxiStream2MatStream              | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0  | A*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_s   | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_s   | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_s   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_xfMat2Array_32_0_1080_1920_1_s   | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0  | A*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_AxiStream2MatStream              | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_AxiStream2MatStream              | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pyr_down_accel_mul_22s_22s_22_1_1_Multiplier_0  | A*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pyr_down_accel_pyrDown_0_1080_1920_1_false_s    | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|pyr_down_accel_pyrDown_0_1080_1920_1_false_7    | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|pyr_down_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 | (A2*B2)'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:03:01 . Memory (MB): peak = 3532.574 ; gain = 749.750 ; free physical = 1669 ; free virtual = 12812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:03:12 . Memory (MB): peak = 3612.590 ; gain = 829.766 ; free physical = 1670 ; free virtual = 12822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                               | RTL Object                                                                                                                                                                                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem1_m_axi_U                    | bus_read/buff_rdata/mem_reg                                                                                                                                                                                                                                                  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem2_m_axi_U                    | bus_write/buff_wdata/mem_reg                                                                                                                                                                                                                                                 | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_1/gmem4_m_axi_U                    | bus_write/buff_wdata/mem_reg                                                                                                                                                                                                                                                 | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_U0   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr1_in_mat_data_U               | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr1_out_mat_data_U              | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr2_in_mat_data_U               | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyr2_out_mat_data_U              | mem_reg                                                                                                                                                                                                                                                                      | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/pyrDown_0_1080_1920_1_false_7_U0 | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/gmem3_m_axi_U                    | bus_read/buff_rdata/mem_reg                                                                                                                                                                                                                                                  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem4_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pyr1_in_mat_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pyr1_out_mat_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pyr2_in_mat_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pyr2_out_mat_data_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_0_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_1_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_2_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_3_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s_fu_42/xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0/grp_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_fu_64/buf_4_V_U/pyr_down_accel_xf_pyrdown_gaussian_nxn_1080_1920_0_1_1_1922_5_25_1_s_buf_0_V_ram_U/ram_reg_bram_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:25 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 483 ; free virtual = 11650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:30 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 453 ; free virtual = 11272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:30 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 418 ; free virtual = 11238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:34 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 1426 ; free virtual = 12255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:34 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 1420 ; free virtual = 12253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:35 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 1521 ; free virtual = 12367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:35 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 1513 ; free virtual = 12359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[15]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[15]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[68]    | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__3     | mem_reg[68]    | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__4     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[68]    | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__6     | mem_reg[15]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[15]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[68]    | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__9     | mem_reg[68]    | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__10    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[68]    | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__12    | mem_reg[15]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[15]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[68]    | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__15    | mem_reg[68]    | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__16    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[68]    | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__18    | mem_reg[15]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[15]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[68]    | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__21    | mem_reg[68]    | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__22    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[68]    | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__24    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[5] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   466|
|2     |DSP_ALU         |    22|
|4     |DSP_A_B_DATA    |    22|
|7     |DSP_C_DATA      |    22|
|8     |DSP_MULTIPLIER  |    22|
|9     |DSP_M_DATA      |    22|
|11    |DSP_OUTPUT      |    22|
|13    |DSP_PREADD      |    22|
|14    |DSP_PREADD_DATA |    22|
|15    |LUT1            |   541|
|16    |LUT2            |  1142|
|17    |LUT3            |  2126|
|18    |LUT4            |  3227|
|19    |LUT5            |   930|
|20    |LUT6            |  1961|
|21    |MUXF7           |   350|
|22    |RAMB18E2        |    18|
|24    |SRL16E          |   840|
|25    |SRLC32E         |  1008|
|26    |FDRE            | 11630|
|27    |FDSE            |   240|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:35 . Memory (MB): peak = 3639.301 ; gain = 856.477 ; free physical = 1513 ; free virtual = 12359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:50 ; elapsed = 00:03:19 . Memory (MB): peak = 3639.301 ; gain = 595.473 ; free physical = 1554 ; free virtual = 12400
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:03:35 . Memory (MB): peak = 3639.309 ; gain = 856.477 ; free physical = 1554 ; free virtual = 12400
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3639.309 ; gain = 0.000 ; free physical = 1590 ; free virtual = 12440
INFO: [Netlist 29-17] Analyzing 838 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3646.238 ; gain = 0.000 ; free physical = 1252 ; free virtual = 12107
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
331 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:59 . Memory (MB): peak = 3646.238 ; gain = 1483.816 ; free physical = 1365 ; free virtual = 12228
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/zcu104_base_pyr_down_accel_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zcu104_base_pyr_down_accel_1_0, cache-ID = 06532ad9b1eb9564
INFO: [Coretcl 2-1174] Renamed 283 cell refs.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_pyr_down_accel_1_0_synth_1/zcu104_base_pyr_down_accel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu104_base_pyr_down_accel_1_0_utilization_synth.rpt -pb zcu104_base_pyr_down_accel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 15:09:07 2021...
