# 8 Bit Adder

## synthesis (yosys)
![synthesis](https://github.com/AbinashDwibedi/learning-verilog/blob/main/Combinational%20Circuits/adders/fullAdder/yoSysSynth.png)

## simulation (gtkwave)
![simulation](https://github.com/AbinashDwibedi/learning-verilog/blob/main/Combinational%20Circuits/adders/fullAdder/simulation.png)