<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="944.750 ns"></ZoomStartTime>
      <ZoomEndTime time="1,011.051 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="456"></NameColumnWidth>
      <ValueColumnWidth column_width="129"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="21" />
   <wvobject fp_name="/cpu_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_DataCache_A2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_DataCache_A2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_DataCache_A2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_DataCache_WD2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_DataCache_WD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_DataCache_WD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_DataCache_WE2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_DataCache_WE2[3:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_DataCache_WE2[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_DataCache_RD2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_DataCache_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_DataCache_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_InstCache_A2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_InstCache_A2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_InstCache_A2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_InstCache_WD2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_InstCache_WD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_InstCache_WD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_InstCache_WE2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_InstCache_WE2[3:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_InstCache_WE2[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/CPU_Debug_InstCache_RD2" type="array">
      <obj_property name="ElementShortName">CPU_Debug_InstCache_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">CPU_Debug_InstCache_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/miss" type="logic">
      <obj_property name="ElementShortName">miss</obj_property>
      <obj_property name="ObjectShortName">miss</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/reg1_forwarding" type="array">
      <obj_property name="ElementShortName">reg1_forwarding[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_forwarding[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/reg2_forwarding" type="array">
      <obj_property name="ElementShortName">reg2_forwarding[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_forwarding[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/op1_src" type="logic">
      <obj_property name="ElementShortName">op1_src</obj_property>
      <obj_property name="ObjectShortName">op1_src</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/op2_src" type="logic">
      <obj_property name="ElementShortName">op2_src</obj_property>
      <obj_property name="ObjectShortName">op2_src</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/br_target" type="array">
      <obj_property name="ElementShortName">br_target[31:0]</obj_property>
      <obj_property name="ObjectShortName">br_target[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/br" type="logic">
      <obj_property name="ElementShortName">br</obj_property>
      <obj_property name="ObjectShortName">br</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/reg2_src_EX" type="array">
      <obj_property name="ElementShortName">reg2_src_EX[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_src_EX[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/PC_IF" type="array">
      <obj_property name="ElementShortName">PC_IF[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_IF[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/inst_ID" type="array">
      <obj_property name="ElementShortName">inst_ID[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_ID[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_inst/RegisterFile1/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
