// Seed: 1666706038
module module_0 (
    input wire id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    output wand id_7,
    output wand id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    input tri0 id_12,
    input tri id_13
);
  wire id_15;
endmodule
module module_1 #(
    parameter id_14 = 32'd36
) (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    input tri1 id_11,
    output wire id_12,
    input wand id_13,
    input supply0 _id_14,
    output tri0 id_15,
    output wire id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri1 id_19,
    input wor id_20
);
  logic [ id_14 : 1] id_22;
  wire  [-1 : id_14] id_23;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_1,
      id_4,
      id_11,
      id_2,
      id_4,
      id_12,
      id_19,
      id_10,
      id_4,
      id_16,
      id_20,
      id_5
  );
  assign modCall_1.id_10 = 0;
endmodule
