filename

VPR FPGA Placement and Routing.
Version: Version 7.0.7
Revision: 802dada-dirty
Compiled: Fri, 15 Jan 2016 11:01:17 -0500.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr troll_arch64.xml and3.blif --route_chan_width 12 --fix_pins fpga.pads

Architecture file: troll_arch64.xml
Circuit name: and3.blif

Building complex block graph.
Warning 1: io[0].clock[0] unconnected pin in architecture.
Swept away 0 nets with no fanout.
Removed 1 LUT buffers.
Sweeped away 1 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	0 LUTs of size 2
	1 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	4 of type input
	1 of type output
	1 of type latch
	1 of type names
Timing analysis: ON
Slack definition: R
Circuit netlist file: and3.net
Circuit placement file: and3.place
Circuit routing file: and3.route
Circuit SDC file: and3.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: false
PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: true
PackerOpts.timing_driven: true

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'fpga.pads'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 12
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 64
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'and3.blif'.

After removing unused inputs...
	total blocks: 7, total nets: 6, total inputs: 4, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

SDC file 'and3.sdc' blank or not found.

Defaulting to: constrain all 4 inputs and 1 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Complex block 0: cb.n17, type: clb
	Passed route at end.
Complex block 1: cb.top^gpio1, type: io
	Passed route at end.
Complex block 2: cb.top^gpio2, type: io
	Passed route at end.
Complex block 3: cb.top^gpio0, type: io
	Passed route at end.
Complex block 4: cb.out:top^gpio3, type: io
	Passed route at end.
Complex block 5: cb.top^gclk, type: io
	Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 5, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 1, average # input + clock pins used: 4, average # output pins used: 1
Absorbed logical nets 1 out of 6 nets, 5 nets not absorbed.

Netlist conversion complete.

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'and3.net'.

Netlist num_nets: 5
Netlist num_blocks: 6
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 1

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      5	blocks of type: io
	Architecture 32	blocks of type: io
	Netlist      1	blocks of type: clb
	Architecture 64	blocks of type: clb

Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Starting placement delay look-up...
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
Placement delay look-up took 0.008322 seconds

Reading locations of IO pads from 'fpga.pads'.
Warning 2: [Line 31] Block top^resetn invalid, no such IO pad.
Warning 3: [Line 33] Block top^hip7 invalid, no such IO pad.
Warning 4: [Line 34] Block top^hip6 invalid, no such IO pad.
Warning 5: [Line 35] Block top^hip5 invalid, no such IO pad.
Warning 6: [Line 36] Block top^hip4 invalid, no such IO pad.
Warning 7: [Line 37] Block top^hip3 invalid, no such IO pad.
Warning 8: [Line 39] Block top^hip2 invalid, no such IO pad.
Warning 9: [Line 40] Block top^hip1 invalid, no such IO pad.
Warning 10: [Line 41] Block top^hip0 invalid, no such IO pad.
Warning 11: [Line 43] Block top^gpio15 invalid, no such IO pad.
Warning 12: [Line 44] Block top^gpio14 invalid, no such IO pad.
Warning 13: [Line 45] Block top^gpio13 invalid, no such IO pad.
Warning 14: [Line 46] Block top^gpio12 invalid, no such IO pad.
Warning 15: [Line 47] Block top^gpio11 invalid, no such IO pad.
Warning 16: [Line 48] Block top^gpio10 invalid, no such IO pad.
Warning 17: [Line 49] Block top^gpio9 invalid, no such IO pad.
Warning 18: [Line 50] Block top^gpio8 invalid, no such IO pad.
Warning 19: [Line 52] Block top^gpio7 invalid, no such IO pad.
Warning 20: [Line 53] Block top^gpio6 invalid, no such IO pad.
Warning 21: [Line 54] Block top^gpio5 invalid, no such IO pad.
Warning 22: [Line 55] Block top^gpio4 invalid, no such IO pad.
Successfully read fpga.pads.


There are 4 point to point connections in this circuit.

Initial placement cost: 0.640575 bb_cost: 0.24 td_cost: 1.94e-09 delay_cost: 2.02148e-09

------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
      T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
6.20562 1.23176     0.2980 2.2e-09    2.4954e-09 5.0537e-10  0.8073  1.0000  0.3227  9.0000  1.000        10  0.500
3.10281 1.04106     0.3540 2.5698e-09 2.9539e-09 6.9359e-10  1.0331  1.0000  0.2156  9.0000  1.000        20  0.500
1.55140 1.43258     0.2889 2.3443e-09 2.4476e-09 4.3008e-10  0.6967  0.9000  0.4181  9.0000  1.000        30  0.900
1.39626 0.65312     0.2489 2.0102e-09 2.1051e-09 8.0652e-10  1.1484  0.9000  0.2937  9.0000  1.000        40  0.900
1.25664 0.67877     0.3360 2.6453e-09 2.7957e-09 1.0136e-09  1.3743  1.0000  0.2050  9.0000  1.000        50  0.500
0.62832 1.06576     0.3200 2.3292e-09 2.6892e-09 6.183e-10   0.9579  0.9000  0.3075  9.0000  1.000        60  0.900
0.56549 1.13845     0.2133 1.5645e-09 1.8446e-09 4.1082e-10  0.7320  0.3000  0.4134  9.0000  1.000        70  0.950
0.53721 1.34651     0.1667 1.3157e-09 1.4694e-09 2.7951e-10  0.5461  0.3000  0.0827  7.7400  2.102        80  0.950
0.51035 1.37144     0.2550 1.6267e-09 2.153e-09  3.9244e-10  0.6967  0.4000  0.6974  6.6564  3.051        90  0.950
0.48483 0.60346     0.2760 1.7326e-09 2.3673e-09 9.3805e-10  1.2590  0.5000  0.1742  6.3901  3.284       100  0.950
0.46059 0.77098     0.2629 1.8523e-09 2.2572e-09 7.1219e-10  1.0722  0.7000  0.2998  6.7736  2.948       110  0.950
0.43756 1.57011     0.2000 1.3903e-09 1.7567e-09 2.7951e-10  0.5814  0.2000  0.2529  8.5347  1.407       120  0.950
0.41568 0.96988     0.2233 1.2551e-09 1.9211e-09 4.8589e-10  0.8073  0.6000  0.4223  6.4864  3.199       130  0.950
0.39490 1.96310     0.2633 1.5555e-09 2.2472e-09 2.7951e-10  0.5814  0.6000  0.3250  7.5242  2.291       140  0.950
0.37516 0.65900     0.2080 1.6295e-09 1.8105e-09 6.7477e-10  0.9579  0.5000  0.1678  8.7280  1.238       150  0.950
0.35640 1.84691     0.2771 1.9929e-09 2.3421e-09 3.3575e-10  0.6567  0.7000  0.5789  9.0000  1.000       160  0.950
0.33858 0.98437     0.1200 9.3614e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  9.0000  1.000       170  0.950
0.32165 1.19955     0.1467 1.1196e-09 1.3436e-09 2.7951e-10  0.5461  0.3000  0.2147  5.9400  3.678       180  0.950
0.30557 1.00000     0.1400 8.231e-10  1.343e-09  3.3575e-10  0.6567  0.0000  0.0000  5.1084  4.405       190  0.950
0.29029 1.33628     0.2150 8.5939e-10 1.8516e-09 3.3575e-10  0.6567  0.8000  0.3403  2.8607  6.372       200  0.900
0.26126 0.99791     0.1200 8.7631e-10 1.118e-09  2.7951e-10  0.5461  0.2000  0.0030  3.8906  5.471       210  0.950
0.24820 1.05789     0.1300 8.8853e-10 1.1933e-09 2.7951e-10  0.5461  0.2000  0.0881  2.9568  6.288       220  0.950
0.23579 1.02465     0.1500 7.3071e-10 1.3439e-09 3.1715e-10  0.6214  0.4000  0.1646  2.2472  6.909       230  0.950
0.22400 1.00000     0.1200 5.6054e-10 1.118e-09  2.7951e-10  0.5814  0.0000  0.0000  2.1573  6.987       240  0.950
0.21280 1.37289     0.1833 7.5449e-10 1.6315e-09 2.7951e-10  0.5814  0.6000  0.1403  1.2081  7.818       250  0.950
0.20216 0.65698     0.1429 6.649e-10  1.3111e-09 4.8589e-10  0.8073  0.7000  0.1433  1.4014  7.649       260  0.950
0.19205 1.14077     0.1400 9.429e-10  1.2835e-09 2.7951e-10  0.5461  0.5000  0.1393  1.7657  7.330       270  0.950
0.18245 1.09408     0.1360 6.077e-10  1.2683e-09 2.7951e-10  0.5814  0.5000  0.1131  1.8717  7.237       280  0.950
0.17332 1.03476     0.1514 6.8091e-10 1.3758e-09 3.3575e-10  0.6567  0.7000  0.1518  1.9840  7.139       290  0.950
0.16466 0.95770     0.1600 6.5089e-10 1.4192e-09 3.548e-10   0.6567  0.5000  0.1591  2.4998  6.688       300  0.950
0.15643 0.76721     0.1200 8.6225e-10 1.118e-09  3.548e-10   0.6214  0.1000  0.0000  2.6498  6.556       310  0.950
0.14860 1.08860     0.1480 4.9355e-10 1.3288e-09 2.7951e-10  0.5814  0.5000  0.1247  1.7489  7.345       320  0.950
0.14117 1.06351     0.1733 1.1231e-09 1.5196e-09 3.548e-10   0.6214  0.6000  0.2499  1.8538  7.253       330  0.950
0.13412 1.01797     0.1333 4.8519e-10 1.2184e-09 2.7951e-10  0.5814  0.3000  0.0156  2.1504  6.993       340  0.950
0.12741 1.10870     0.1667 7.6511e-10 1.4694e-09 3.1715e-10  0.6214  0.6000  0.1624  1.8494  7.257       350  0.950
0.12104 0.99551     0.1200 8.2763e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  2.1453  6.998       360  0.950
0.11499 1.19230     0.1560 6.26e-10   1.404e-09  2.7951e-10  0.5814  0.5000  0.1649  1.4159  7.636       370  0.950
0.10924 0.79399     0.1567 1.0612e-09 1.3941e-09 4.3008e-10  0.6967  0.6000  0.1670  1.5008  7.562       380  0.950
0.10378 0.97006     0.1200 4.8959e-10 1.118e-09  2.7951e-10  0.5814  0.3000  0.0259  1.7410  7.352       390  0.950
0.09859 0.99697     0.1200 8.1609e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.4972  7.565       400  0.950
0.09366 1.10260     0.1500 4.9354e-10 1.3439e-09 2.7951e-10  0.5814  0.6000  0.1413  1.2876  7.748       410  0.950
0.08897 1.02565     0.1233 8.4559e-10 1.1555e-09 2.7951e-10  0.5461  0.6000  0.0695  1.4936  7.568       420  0.950
0.08453 0.99698     0.1200 8.2126e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.7326  7.359       430  0.950
0.08030 1.03230     0.1267 5.5226e-10 1.193e-09  2.7951e-10  0.5814  0.3000  0.0976  1.4900  7.571       440  0.950
0.07628 0.99772     0.1200 8.1298e-10 1.118e-09  2.7951e-10  0.5461  0.2000  0.0032  1.2814  7.754       450  0.950
0.07247 1.37863     0.1750 1.1106e-09 1.5505e-09 2.7951e-10  0.5461  0.4000  0.1345  1.0000  8.000       460  0.950
0.06885 0.78410     0.1267 4.5909e-10 1.1682e-09 3.548e-10   0.6567  0.3000  0.0290  1.0000  8.000       470  0.950
0.06540 0.99771     0.1200 8.0709e-10 1.118e-09  2.7951e-10  0.5461  0.2000  0.0032  1.0000  8.000       480  0.950
0.06213 0.99695     0.1200 8.0556e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.0000  8.000       490  0.950
0.05903 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       500  0.800
0.04722 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  1.0000  8.000       510  0.800
0.03778 0.98296     0.1250 4.5598e-10 1.1557e-09 2.7951e-10  0.5814  0.4000  0.0338  1.0000  8.000       520  0.950
0.03589 0.84365     0.1200 5.3925e-10 1.118e-09  3.1715e-10  0.6214  0.2000  0.0262  1.0000  8.000       530  0.950
0.03409 0.97740     0.1200 4.8653e-10 1.118e-09  2.7951e-10  0.5814  0.2000  0.0320  1.0000  8.000       540  0.950
0.03239 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       550  0.800
0.02591 0.99771     0.1200 8.0709e-10 1.118e-09  2.7951e-10  0.5461  0.2000  0.0032  1.0000  8.000       560  0.950
0.02462 0.99695     0.1200 8.0556e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.0000  8.000       570  0.950
0.02339 1.00000     0.1200 5.3172e-10 1.118e-09  2.7951e-10  0.5814  0.0000  0.0000  1.0000  8.000       580  0.800
0.01871 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       590  0.800
0.01497 0.99771     0.1200 8.0709e-10 1.118e-09  2.7951e-10  0.5461  0.4000  0.0026  1.0000  8.000       600  0.950
0.01422 1.00000     0.1200 8.1167e-10 1.118e-09  2.7951e-10  0.5461  0.0000  0.0000  1.0000  8.000       610  0.800
0.01137 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  1.0000  8.000       620  0.800
0.00910 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       630  0.800
0.00728 0.99695     0.1200 8.0556e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.0000  8.000       640  0.950
0.00692 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       650  0.800
0.00553 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  1.0000  8.000       660  0.800
0.00443 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       670  0.800
0.00354 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  1.0000  8.000       680  0.800
0.00283 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       690  0.800
0.00227 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10  0.5461  0.1000  0.0000  1.0000  8.000       700  0.800
0.00181 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       710  0.800
0.00145 0.99695     0.1200 8.0556e-10 1.118e-09  2.7951e-10  0.5461  0.3000  0.0026  1.0000  8.000       720  0.950
0.00138 0.95481     0.1200 4.4134e-10 1.118e-09  2.7951e-10  0.5814  0.1000  0.0000  1.0000  8.000       730  0.800
0.00110 1.00000     0.1200 8.1167e-10 1.118e-09  2.7951e-10  0.5461  0.0000  0.0000  1.0000  8.000       740  0.800
0.00000 0.99542     0.1200 8.0251e-10 1.118e-09  2.7951e-10          0.1000  0.0000  1.0000  8.000       750

BB estimate of min-dist (placement) wire length: 12
bb_cost recomputed from scratch: 0.12
timing_cost recomputed from scratch: 8.02511e-10
delay_cost recomputed from scratch: 1.11804e-09

Completed placement consistency check successfully.

Swaps called: 756

Placement estimated critical path delay: 0.581418 ns
Placement cost: 0.995422, bb_cost: 0.12, td_cost: 8.02511e-10, delay_cost: 1.11804e-09
Placement total # of swap attempts: 756
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.046948 seconds.
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)
Build rr_graph took 0.002394 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 11, total available wire length 1728, ratio 0.00636574
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.00 sec  0.58142 ns   2.00e+00 (0.0679 %)
        2   0.00 sec  0.58142 ns   2.00e+00 (0.0679 %)
        3   0.00 sec  0.58142 ns   2.00e+00 (0.0679 %)
        4   0.00 sec  0.58142 ns   0.00e+00 (0.0000 %)
Critical path: 0.581418 ns
Successfully routed after 4 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -19814
Circuit successfully routed with a channel width factor of 12.

Average number of bends per net: 1.50000  Maximum # of bends: 3

Number of routed nets (nonglobal): 4
Wire length results (in units of 1 clb segments)...
	Total wirelength: 12, average net length: 3.00000
	Maximum net length: 4

Wire length results in terms of physical segments...
	Total wiring segments used: 12, average wire segments per net: 3.00000
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0

X - Directed channels: j max occ ave occ capacity
                      -- ------- ------- --------
                       0       0  0.0000       12
                       1       0  0.0000       12
                       2       0  0.0000       12
                       3       0  0.0000       12
                       4       3  0.3750       12
                       5       1  0.1250       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12
Y - Directed channels: i max occ ave occ capacity
                      -- ------- ------- --------
                       0       2  0.7500       12
                       1       2  0.2500       12
                       2       0  0.0000       12
                       3       0  0.0000       12
                       4       0  0.0000       12
                       5       0  0.0000       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12

Total tracks in x-direction: 108, in y-direction: 108

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 91265.8, per logic tile: 1426.03

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00694

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00694

Nets on critical path: 1 normal, 0 global.
Total logic delay: 3.0272e-10 (s), total net delay: 3.73618e-10 (s)
Critical path in print timing: 0.581418 ns
Final critical path: 0.581418 ns
Least slack in design: -0.581418 ns

Routing took 0.053642 seconds.
Timing analysis took 0.000636 seconds.
The entire flow of VPR took 0.135392 seconds.
