git clone --depth 1 --no-tags https://github.com/grilloandrea6/embedded-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764068567
git clone --depth 1 --no-tags https://github.com/urish/tt06-spell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758217371
git clone --depth 1 --no-tags https://github.com/bignosexgy/TMS_mainboard_verilog_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766849366
git clone --depth 1 --no-tags https://github.com/tsheaves/tt06_hsc_tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767235150
git clone --depth 1 --no-tags https://github.com/e-turcotte/Project-RAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759607206
git clone --depth 1 --no-tags https://github.com/8ruka0917/Add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759348298
git clone --depth 1 --no-tags https://github.com/Srini-web/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759415346
git clone --depth 1 --no-tags https://github.com/doroh70/VerilogLogicGateMuxer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759656636
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_mindy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758927806
git clone --depth 1 --no-tags https://github.com/cpchenpi/codh-2023-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761142940
git clone --depth 1 --no-tags https://github.com/Fredr2024/16-bit-single-cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760676846
git clone --depth 1 --no-tags https://github.com/bamyongyong/RRAM-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762225965
git clone --depth 1 --no-tags https://github.com/riy-1/8-bit-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762098622
git clone --depth 1 --no-tags https://github.com/muthuraman0508/nand_nor_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762260259
git clone --depth 1 --no-tags https://github.com/Pranav-Gadre/VCS_prob_12_edge_capture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763128389
git clone --depth 1 --no-tags https://github.com/muthuraman0508/half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763008488
git clone --depth 1 --no-tags https://github.com/takedahara/processor_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763357812
git clone --depth 1 --no-tags https://github.com/code-with-blanc/verilog-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763690827
git clone --depth 1 --no-tags https://github.com/poytoy/cs303-homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764064101
git clone --depth 1 --no-tags https://github.com/animeshbchowdhury/RTL_dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764417670
git clone --depth 1 --no-tags https://github.com/Mekky7/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764761903
git clone --depth 1 --no-tags https://github.com/yash-thakker/risc-mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763903584
git clone --depth 1 --no-tags https://github.com/fazliemre/caravel01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764264793
git clone --depth 1 --no-tags https://github.com/junhyung0706/HFT-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763917135
git clone --depth 1 --no-tags https://github.com/Jotlane/DSL-Vivado-Assingments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765654194
git clone --depth 1 --no-tags https://github.com/anikate-kaw/parametrized_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766259661
git clone --depth 1 --no-tags https://github.com/KareemAtefEECE/Spartan6-DSP48A1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766282539
git clone --depth 1 --no-tags https://github.com/klausius1904/restoring_division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766610259
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt06-FIR_FILTER_ADAPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762830124
git clone --depth 1 --no-tags https://github.com/klausius1904/timer_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766831180
git clone --depth 1 --no-tags https://github.com/humna2531/dff_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764536077
git clone --depth 1 --no-tags https://github.com/kimisaac/uart_echo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760320312
git clone --depth 1 --no-tags https://github.com/ycseo-git/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766759126
git clone --depth 1 --no-tags https://github.com/TwingleMora/Mini_Projects1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766751655
git clone --depth 1 --no-tags https://github.com/NikaT1/FS_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766876488
git clone --depth 1 --no-tags https://github.com/shreya0345/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760330761
git clone --depth 1 --no-tags https://github.com/lnguyen921/Digital_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762841441
git clone --depth 1 --no-tags https://github.com/VarunGaneshan/VSD_Intern_VM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760263858
git clone --depth 1 --no-tags https://github.com/vinayakavp07/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760412384
git clone --depth 1 --no-tags https://github.com/OmarBenGacem/CORDIC_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764908584
git clone --depth 1 --no-tags https://github.com/machdyne/chopin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758015099
git clone --depth 1 --no-tags https://github.com/PhamTuann/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762146598
git clone --depth 1 --no-tags https://github.com/prateekprk/Verilog_Sessions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761016407
git clone --depth 1 --no-tags https://github.com/Moleus/cdesign-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761691699
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Decade_Counter_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765299041
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_CCTA_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767049327
git clone --depth 1 --no-tags https://github.com/Zachamus/SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767254549
git clone --depth 1 --no-tags https://github.com/ShellAlbert/GLPP2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764952922
git clone --depth 1 --no-tags https://github.com/NoicTheBrave/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757855666
git clone --depth 1 --no-tags https://github.com/AnnTaiwan/SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764726561
git clone --depth 1 --no-tags https://github.com/dmu1313/ece755.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765826898
git clone --depth 1 --no-tags https://github.com/SUTHARSAN-2808/SiliconCraft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761575186
git clone --depth 1 --no-tags https://github.com/sams2211/AES-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758135706
git clone --depth 1 --no-tags https://github.com/RamyBadras/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758524872
git clone --depth 1 --no-tags https://github.com/WUPANGer/vivado_study_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759241188
git clone --depth 1 --no-tags https://github.com/Yeison-Rojas/lab_01_yerojasm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758915950
git clone --depth 1 --no-tags https://github.com/humanHardDrive/Verilog-Parts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760205979
git clone --depth 1 --no-tags https://github.com/minsusun/m3500.001500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760225970
git clone --depth 1 --no-tags https://github.com/duyhuynh01/Design_MIPS_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761654102
git clone --depth 1 --no-tags https://github.com/Sukhvirr/Whac-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762107474
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760333915
git clone --depth 1 --no-tags https://github.com/Tcheui/ASD-LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762295723
git clone --depth 1 --no-tags https://github.com/yuxuan55/Computer-Architechture-lecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762738166
git clone --depth 1 --no-tags https://github.com/udaykiran1809/AES-Advance-Encryption-Standard-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763218507
git clone --depth 1 --no-tags https://github.com/MarwanMohamed12/multiplier_8_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763195546
git clone --depth 1 --no-tags https://github.com/FractionalIntuition/BEE271_3_JT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763720258
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_multi_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763854841
git clone --depth 1 --no-tags https://github.com/Milkz03/CSARCH1-BooleanFunction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763882261
git clone --depth 1 --no-tags https://github.com/muthuraman0508/half_subractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764056116
git clone --depth 1 --no-tags https://github.com/devin-macy/tt06-riscv32i-spi-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760675938
git clone --depth 1 --no-tags https://github.com/yukinagata3184/de0_blinkL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767459190
git clone --depth 1 --no-tags https://github.com/suman1406/iVerilog_MIPS-Amrita.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763926591
git clone --depth 1 --no-tags https://github.com/CroosJJSE/riscV-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767302321
git clone --depth 1 --no-tags https://github.com/Mithun-Chakravarthi/VERILOG_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763135328
git clone --depth 1 --no-tags https://github.com/shihjimmy/Computer-aided_VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762270984
git clone --depth 1 --no-tags https://github.com/pipermintwala/divisionDummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764995593
git clone --depth 1 --no-tags https://github.com/PoshCat/digitaltechnisches_praktikum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765606293
git clone --depth 1 --no-tags https://github.com/Awesama-T/WS2812-ADDRESSABLE-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759099066
git clone --depth 1 --no-tags https://github.com/wrs225/workshop-os3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765974161
git clone --depth 1 --no-tags https://github.com/abhishekpat321/Implementation-of-integer-multiplication-in-time-O-nlogn-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766167941
git clone --depth 1 --no-tags https://github.com/debashis1320/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766485508
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/async-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766548568
git clone --depth 1 --no-tags https://github.com/ShreyaNahta/Single-Cycle-Risc-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766377272
git clone --depth 1 --no-tags https://github.com/YangpaRingg/ECE310.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766657494
git clone --depth 1 --no-tags https://github.com/wallahi/demo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766805784
git clone --depth 1 --no-tags https://github.com/MacJetson/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763748506
git clone --depth 1 --no-tags https://github.com/Snehas-7/Repo-for-VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760365981
git clone --depth 1 --no-tags https://github.com/chinmayah/spi_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767651646
git clone --depth 1 --no-tags https://github.com/WyattGahm/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767664957
git clone --depth 1 --no-tags https://github.com/ExplorerRay/2022-CO-summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766934090
git clone --depth 1 --no-tags https://github.com/LuisRosado/Sumas_Comportamental.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767033362
git clone --depth 1 --no-tags https://github.com/GabrielaSelaru/Image-Processing-HDL-3rd-year.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767122324
git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765807105
git clone --depth 1 --no-tags https://github.com/lx071/pyverilator_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766811509
git clone --depth 1 --no-tags https://github.com/InsikYoon/icsl.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760271617
git clone --depth 1 --no-tags https://github.com/Snow-Kim-pro/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765619095
