// Seed: 3653276749
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    input wire id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wand id_16,
    output uwire id_17,
    input wire id_18,
    input wire id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input wor id_23,
    input supply0 id_24,
    input tri id_25,
    input tri id_26,
    input tri0 id_27,
    output uwire id_28,
    input tri1 id_29,
    output tri1 id_30
);
  wire id_32, id_33, id_34, id_35;
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    output tri   id_2,
    output uwire id_3
);
  always if (1);
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2
  );
endmodule
