// Generated by CIRCT unknown git version
module top(	// file.cleaned.mlir:2:3
  input  [15:0] a_i,	// file.cleaned.mlir:2:21
                b_i,	// file.cleaned.mlir:2:36
  output [15:0] s_o,	// file.cleaned.mlir:2:52
  output        c_o	// file.cleaned.mlir:2:67
);

  bsg_adder_ripple_carry wrapper (	// file.cleaned.mlir:3:34
    .a_i (a_i),
    .b_i (b_i),
    .s_o (s_o),
    .c_o (c_o)
  );	// file.cleaned.mlir:3:34
endmodule

module bsg_adder_ripple_carry(	// file.cleaned.mlir:6:3
  input  [15:0] a_i,	// file.cleaned.mlir:6:48
                b_i,	// file.cleaned.mlir:6:63
  output [15:0] s_o,	// file.cleaned.mlir:6:79
  output        c_o	// file.cleaned.mlir:6:94
);

  wire [16:0] _GEN = {1'h0, a_i} + {1'h0, b_i};	// file.cleaned.mlir:7:14, :8:10, :9:10, :10:10
  assign s_o = _GEN[15:0];	// file.cleaned.mlir:10:10, :12:10, :13:5
  assign c_o = _GEN[16];	// file.cleaned.mlir:10:10, :11:10, :13:5
endmodule

