[
    {
        "direction": null,
        "image_path": null,
        "question": "After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored inQ4,Q3,Q2,Q1,Q0 of the register in Figure 7-5?",
        "options": {
            "A": "0,1,0,1,1",
            "B": "1,1,0,1,0",
            "C": "1,0,1,0,1",
            "D": "0,0,0,0,0"
        },
        "correct_answer": "D",
        "answer_description": "No answer description is available.Let's discuss."
    },
    {
        "direction": null,
        "image_path": null,
        "question": "How many different states does a 2-bit asynchronous counter have?",
        "options": {
            "A": "1",
            "B": "2",
            "C": "4",
            "D": "8"
        },
        "correct_answer": "C",
        "answer_description": "No answer description is available.Let's discuss."
    },
    {
        "direction": null,
        "image_path": null,
        "question": "A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.",
        "options": {
            "A": "10 kHz",
            "B": "20 kHz",
            "C": "30 kHz",
            "D": "60 kHz"
        },
        "correct_answer": "C",
        "answer_description": "No answer description is available.Let's discuss."
    }
]