#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 24 01:18:19 2022
# Process ID: 17600
# Current directory: D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4392 D:\studia_zadania\SR\hdmi_vga_zybo.xpr\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/vivado.log
# Journal file: D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo\vivado.jou
# Running On: DESKTOP-948FMA1, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
start_gui
open_project D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library D:/studia_zadania/SR/ip_repo} [current_project]
update_ip_catalog
create_ip -name rgb2ycbcr -vendor xilinx.com -library user -version 1.0 -module_name rgb2ycbcr_0
generate_target {instantiation_template} [get_files d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target all [get_files  d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
export_ip_user_files -of_objects [get_files d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci] -directory D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_simulation
generate_target Simulation [get_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vp [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_hdmi.tcl
run 30 us
close_sim
launch_simulation
source tb_hdmi.tcl
run 30 us
reset_run synth_1
update_module_reference hdmi_vga_vp_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source tb_hdmi.tcl
run 30 us
current_sim simulation_2
close_sim
launch_simulation
close_sim
close_sim -force
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 20 us
run 20 us
close [ open D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux.v w ]
add_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
import_files -norecurse D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/delay_module.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux.v] -no_script -reset -force -quiet
remove_files  D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux.v
file delete -force D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux.v
close_sim
launch_simulation
source tb_hdmi.tcl
run 30 us
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
run 30 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {8 0ns}
add_force {/tb_hdmi/sw} -radix hex {7 0ns}
run 30 us
close [ open D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux8.v w ]
add_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux8.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_hdmi.tcl
run 30 us
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 30 us
run 30 us
close_sim
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 30 us
close_sim
launch_simulation
source tb_hdmi.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_hdmi.tcl
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix hex {0 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 30 us
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 30 us
export_ip_user_files -of_objects  [get_files D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux8.v] -no_script -reset -force -quiet
remove_files  D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux8.v
file delete -force D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/mux8.v
close_sim
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 30 us
close_sim
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 30 us
archive_project D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo.xpr.zip -temp_dir D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/.Xil/Vivado-17600-DESKTOP-948FMA1 -force -include_local_ip_cache
import_files
archive_project D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo.xpr.zip -temp_dir D:/studia_zadania/SR/hdmi_vga_zybo.xpr/hdmi_vga_zybo/.Xil/Vivado-17600-DESKTOP-948FMA1 -force -include_local_ip_cache
