Reading netlist file: "H:\git\Gowin_LUT-Network\mega138K\LUTNet\impl\gwsynthesis\top.vg"
Parsing netlist file "H:\git\Gowin_LUT-Network\mega138K\LUTNet\impl\gwsynthesis\top.vg" completed
Processing netlist completed
Reading constraint file: "H:\git\Gowin_LUT-Network\mega138K\LUTNet\src\top.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "cmos_vsync" and "cmos_16bit_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk" and "cmos_16bit_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "cmos_16bit_clk" and "DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
ERROR  (PR0004) : There are total 2092 unrouted nets
Generate file "H:\git\Gowin_LUT-Network\mega138K\LUTNet\impl\pnr\top.pin.html" completed
Generate file "H:\git\Gowin_LUT-Network\mega138K\LUTNet\impl\pnr\top.rpt.html" completed
Generate file "H:\git\Gowin_LUT-Network\mega138K\LUTNet\impl\pnr\top.rpt.txt" completed
Wed Mar 26 01:00:05 2025

