<def f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='461' type='bool llvm::LLVMTargetMachine::usesPhysRegsForValues() const'/>
<doc f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='455'>/// True if the target uses physical regs (as nearly all targets do). False
  /// for stack machines such as WebAssembly and other virtual-register
  /// machines. If true, all vregs must be allocated before PEI. If false, then
  /// callee-save register spilling and scavenging are not needed or used. If
  /// false, implicitly defined registers will still be assumed to be physical
  /// registers, except that variadic defs will be allocated vregs.</doc>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='240' u='c' c='_ZN12_GLOBAL__N_13PEI20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='201' u='c' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_1216767021'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='896' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.h' l='51' c='_ZNK4llvm24WebAssemblyTargetMachine21usesPhysRegsForValuesEv'/>
