#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon May 11 16:03:33 2015
# Process ID: 18784
# Log file: c:/vc709_pcie/vc709_pcie_x8_gen3_example/vivado.log
# Journal file: c:/vc709_pcie/vc709_pcie_x8_gen3_example\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/vc709_pcie/vc709_pcie.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_ex.tcl
# set srcIpDir "c:/vc709_pcie/vc709_pcie.srcs/sources_1/ip/vc709_pcie_x8_gen3"
# create_project -name vc709_pcie_x8_gen3_example -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 825.621 ; gain = 161.852
# set_property part xc7vx690tffg1761-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property enable_core_container false [current_project]
# set_property board_part xilinx.com:vc709:part0:1.6 [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir vc709_pcie_x8_gen3.xci]] -name vc709_pcie_x8_gen3
import_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 825.621 ; gain = 0.000
# reset_target {example} [get_ips vc709_pcie_x8_gen3]
WARNING: [Vivado 12-4104] The example target will be deprecated in a future release.
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips vc709_pcie_x8_gen3]] [get_ips vc709_pcie_x8_gen3]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'vc709_pcie_x8_gen3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'vc709_pcie_x8_gen3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'vc709_pcie_x8_gen3'. Target already exists and is up to date.
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/EP_MEM.v]] \
#   [list [file join $srcIpDir example_design/PIO_EP_MEM_ACCESS.v]] \
#   [list [file join $srcIpDir example_design/xilinx_pcie_3_0_7vx_ep.v]] \
#   [list [file join $srcIpDir example_design/PIO_EP.v]] \
#   [list [file join $srcIpDir example_design/PIO_INTR_CTRL.v]] \
#   [list [file join $srcIpDir example_design/PIO_RX_ENGINE.v]] \
#   [list [file join $srcIpDir example_design/PIO_TO_CTRL.v]] \
#   [list [file join $srcIpDir example_design/PIO_TX_ENGINE.v]] \
#   [list [file join $srcIpDir example_design/PIO.v]] \
#   [list [file join $srcIpDir example_design/pcie_app_7vx.v]] \
#   [list [file join $srcIpDir example_design/support/vc709_pcie_x8_gen3_support.v]] \
#   [list [file join $srcIpDir example_design/support/vc709_pcie_x8_gen3_pipe_clock.v]]
# add_files -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir vc709_pcie_x8_gen3/hierarchy.txt]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_com.v]] \
#   [list [file join $srcIpDir simulation/functional/board_common.vh]] \
#   [list [file join $srcIpDir simulation/functional/board.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_expect_tasks.vh]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_cfg.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_pl.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_rx.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_tx.v]] \
#   [list [file join $srcIpDir simulation/tests/tests.vh]] \
#   [list [file join $srcIpDir simulation/tests/sample_tests.vh]] \
#   [list [file join $srcIpDir simulation/functional/sys_clk_gen_ds.v]] \
#   [list [file join $srcIpDir simulation/functional/sys_clk_gen.v]] \
#   [list [file join $srcIpDir simulation/dsport/xilinx_pcie_3_0_7vx_rp.v]] \
#   [list [file join $srcIpDir simulation/dsport/vc709_pcie_x8_gen3_rport_7vx.v]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_com.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/functional/board_common.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/functional/board.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_expect_tasks.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_cfg.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_pl.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_rx.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_tx.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/tests/tests.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/tests/sample_tests.vh]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/functional/sys_clk_gen_ds.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/functional/sys_clk_gen.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/xilinx_pcie_3_0_7vx_rp.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/dsport/vc709_pcie_x8_gen3_rport_7vx.v]]]
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
update_compile_order: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 837.770 ; gain = 1.094
# set dfile "c:/vc709_pcie/vc709_pcie.srcs/sources_1/ip/vc709_pcie_x8_gen3/oepdone.txt"
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
[Mon May 11 16:33:33 2015] Launched synth_1...
Run output will be captured here: c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.runs/synth_1/runme.log
[Mon May 11 16:33:33 2015] Launched impl_1...
Run output will be captured here: c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Feature available: Internal_bitstream
Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep_early.xdc]
Finished Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep_early.xdc]
Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc:152]
INFO: [Timing 38-2] Deriving generated clocks [c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc:152]
create_generated_clock: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2004.133 ; gain = 682.121
Finished Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.867 ; gain = 15.734
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.867 ; gain = 15.734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2273.691 ; gain = 1362.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon May 11 23:57:45 2015] Launched synth_1...
Run output will be captured here: c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.runs/synth_1/runme.log
[Mon May 11 23:57:45 2015] Launched impl_1...
Run output will be captured here: c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep_early.xdc]
Finished Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep_early.xdc]
Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc:152]
INFO: [Timing 38-2] Deriving generated clocks [c:/vc709_pcie/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc:152]
create_generated_clock: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2273.691 ; gain = 0.000
Finished Parsing XDC File [c:/vc709_pcie/vc709_pcie_x8_gen3_example/.Xil/Vivado-18784-XCOJAMESM22/dcp/xilinx_pcie_3_0_7vx_ep.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2273.691 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2273.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2273.691 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 12 00:14:21 2015...
