set_property SRC_FILE_INFO {cfile:C:/Digitizer_ladeni/Digitizer.srcs/constrs_1/new/Genesys2.xdc rfile:../../../Digitizer.srcs/constrs_1/new/Genesys2.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN AC26 IOSTANDARD LVCMOS33} [get_ports SPI_0_0_ss_io]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN AJ27 IOSTANDARD LVCMOS33} [get_ports SPI_0_0_sck_io]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN AH30 IOSTANDARD LVCMOS33} [get_ports SPI_0_0_io0_io]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN AK29 IOSTANDARD LVCMOS33} [get_ports SPI_0_0_io1_io]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN U24 IOSTANDARD LVCMOS33} [get_ports jd_done]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN V22 IOSTANDARD LVCMOS33} [get_ports jd_trig]
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T28 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[0]}]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN V19 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[1]}]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN U30 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[2]}]
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN U29 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[3]}]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN V20 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[4]}]
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN V26 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[5]}]
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN W24 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[6]}]
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN W23 IOSTANDARD LVCMOS33} [get_ports {led_8bits_tri_o[7]}]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN E18 IOSTANDARD LVCMOS12} [get_ports {push_buttons_5bits_tri_i[0]}]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS12} [get_ports {push_buttons_5bits_tri_i[1]}]
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS12} [get_ports {push_buttons_5bits_tri_i[2]}]
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C19 IOSTANDARD LVCMOS12} [get_ports {push_buttons_5bits_tri_i[3]}]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B19 IOSTANDARD LVCMOS12} [get_ports {push_buttons_5bits_tri_i[4]}]
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L7 [get_ports jesd204_refclk_n]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L8 [get_ports jesd204_refclk_p]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C29 IOSTANDARD LVDS_25} [get_ports fpga_jesd_sync_p]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN E29 IOSTANDARD LVDS_25} [get_ports fpga_jesd_sysref_p]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D27 IOSTANDARD LVDS_25} [get_ports core_clk_p]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y3 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt0_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y0 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt1_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y2 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt2_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y1 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt3_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y7 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt4_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y4 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt5_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y6 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt6_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTXE2_CHANNEL_X0Y5 [get_cells jesd204_phy_0_i/inst/jesd204_phy_block_i/jesd204_phy_0_gt/U0/jesd204_phy_0_gt_i/gt7_jesd204_phy_0_gt_i/gtxe2_i]
set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 5 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list inter_rx_out_clk_buf]]
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[0]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[1]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[2]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[3]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[4]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[5]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[6]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[7]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[8]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[9]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[10]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[11]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[12]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[13]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[14]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[15]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[16]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[17]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[18]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[19]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[20]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[21]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[22]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[23]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[24]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[25]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[26]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[27]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[28]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[29]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[30]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[31]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[32]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[33]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[34]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[35]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[36]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[37]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[38]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[39]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[40]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[41]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[42]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[43]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[44]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[45]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[46]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[47]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[48]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[49]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[50]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[51]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[52]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[53]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[54]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[55]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[56]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[57]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[58]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[59]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[60]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[61]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[62]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[63]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[64]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[65]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[66]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[67]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[68]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[69]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[70]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[71]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[72]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[73]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[74]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[75]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[76]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[77]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[78]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[79]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[80]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[81]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[82]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[83]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[84]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[85]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[86]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[87]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[88]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[89]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[90]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[91]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[92]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[93]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[94]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[95]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[96]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[97]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[98]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[99]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[100]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[101]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[102]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[103]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[104]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[105]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[106]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[107]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[108]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[109]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[110]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[111]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[112]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[113]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[114]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[115]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[116]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[117]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[118]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[119]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[120]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[121]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[122]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[123]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[124]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[125]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[126]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[127]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[128]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[129]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[130]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[131]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[132]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[133]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[134]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[135]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[136]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[137]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[138]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[139]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[140]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[141]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[142]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[143]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[144]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[145]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[146]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[147]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[148]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[149]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[150]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[151]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[152]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[153]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[154]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[155]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[156]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[157]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[158]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[159]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[160]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[161]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[162]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[163]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[164]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[165]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[166]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[167]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[168]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[169]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[170]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[171]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[172]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[173]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[174]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[175]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[176]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[177]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[178]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[179]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[180]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[181]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[182]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[183]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[184]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[185]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[186]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[187]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[188]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[189]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[190]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[191]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[192]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[193]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[194]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[195]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[196]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[197]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[198]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[199]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[200]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[201]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[202]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[203]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[204]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[205]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[206]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[207]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[208]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[209]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[210]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[211]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[212]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[213]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[214]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[215]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[216]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[217]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[218]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[219]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[220]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[221]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[222]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[223]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[224]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[225]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[226]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[227]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[228]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[229]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[230]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[231]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[232]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[233]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[234]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[235]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[236]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[237]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[238]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[239]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[240]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[241]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[242]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[243]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[244]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[245]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[246]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[247]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[248]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[249]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[250]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[251]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[252]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[253]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[254]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/dinb[255]}]]
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 256 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[0]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[1]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[2]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[3]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[4]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[5]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[6]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[7]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[8]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[9]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[10]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[11]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[12]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[13]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[14]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[15]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[16]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[17]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[18]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[19]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[20]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[21]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[22]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[23]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[24]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[25]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[26]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[27]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[28]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[29]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[30]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[31]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[32]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[33]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[34]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[35]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[36]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[37]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[38]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[39]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[40]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[41]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[42]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[43]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[44]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[45]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[46]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[47]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[48]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[49]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[50]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[51]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[52]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[53]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[54]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[55]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[56]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[57]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[58]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[59]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[60]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[61]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[62]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[63]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[64]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[65]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[66]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[67]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[68]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[69]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[70]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[71]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[72]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[73]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[74]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[75]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[76]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[77]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[78]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[79]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[80]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[81]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[82]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[83]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[84]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[85]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[86]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[87]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[88]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[89]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[90]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[91]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[92]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[93]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[94]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[95]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[96]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[97]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[98]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[99]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[100]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[101]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[102]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[103]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[104]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[105]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[106]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[107]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[108]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[109]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[110]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[111]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[112]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[113]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[114]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[115]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[116]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[117]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[118]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[119]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[120]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[121]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[122]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[123]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[124]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[125]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[126]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[127]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[128]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[129]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[130]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[131]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[132]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[133]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[134]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[135]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[136]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[137]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[138]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[139]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[140]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[141]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[142]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[143]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[144]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[145]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[146]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[147]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[148]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[149]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[150]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[151]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[152]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[153]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[154]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[155]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[156]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[157]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[158]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[159]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[160]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[161]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[162]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[163]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[164]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[165]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[166]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[167]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[168]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[169]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[170]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[171]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[172]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[173]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[174]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[175]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[176]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[177]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[178]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[179]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[180]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[181]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[182]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[183]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[184]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[185]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[186]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[187]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[188]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[189]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[190]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[191]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[192]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[193]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[194]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[195]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[196]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[197]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[198]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[199]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[200]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[201]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[202]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[203]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[204]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[205]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[206]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[207]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[208]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[209]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[210]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[211]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[212]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[213]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[214]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[215]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[216]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[217]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[218]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[219]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[220]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[221]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[222]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[223]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[224]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[225]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[226]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[227]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[228]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[229]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[230]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[231]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[232]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[233]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[234]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[235]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[236]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[237]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[238]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[239]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[240]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[241]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[242]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[243]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[244]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[245]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[246]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[247]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[248]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[249]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[250]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[251]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[252]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[253]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[254]} {mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/doutb[255]}]]
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/clkb]]
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list mb_subsystem_i/mb_subsystem_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/enb]]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list BRAM_trig_i/pos_edge]]
set_property src_info {type:XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P26 [get_ports switch1]
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P27 [get_ports switch2]
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports switch1]
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports switch2]
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets inter_rx_out_clk_buf]
