Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_sysref.v@65:90@HdlStmProcess
);

reg up_status_sysref_alignment_error = 1'b0;
wire up_status_sysref_captured;

always @(*) begin
  case (up_raddr)
  /* JESD SYSREF configuraton */
  12'h040: up_rdata <= {
    /* 02-31 */ 30'h00, /* Reserved for future use */
    /*    01 */ up_cfg_sysref_oneshot,
    /*    00 */ up_cfg_sysref_disable
  };
  12'h041: up_rdata <= {
    /* 10-31 */ 22'h00, /* Reserved for future use */
    /* 02-09 */ up_cfg_lmfc_offset,
    /* 00-01 */ 2'b00 /* data path alignment for cfg_lmfc_offset */
  };
  default: up_rdata <= 32'h00000000;
  endcase
end

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin
    up_cfg_sysref_oneshot <= 1'b0;
    up_cfg_lmfc_offset <= 'h00;

Diff Content:
+ 82   12'h042: up_rdata <= {
+ 82     /* 02-31 */ 30'h00,
+ 82     /* 00-01 */ up_sysref_status
+ 82   };

Clone Blocks:
