#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe24080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdf2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdf96b0 .functor NOT 1, L_0xe50880, C4<0>, C4<0>, C4<0>;
L_0xe50660 .functor XOR 2, L_0xe50500, L_0xe505c0, C4<00>, C4<00>;
L_0xe50770 .functor XOR 2, L_0xe50660, L_0xe506d0, C4<00>, C4<00>;
v0xe4cc80_0 .net *"_ivl_10", 1 0, L_0xe506d0;  1 drivers
v0xe4cd80_0 .net *"_ivl_12", 1 0, L_0xe50770;  1 drivers
v0xe4ce60_0 .net *"_ivl_2", 1 0, L_0xe50440;  1 drivers
v0xe4cf20_0 .net *"_ivl_4", 1 0, L_0xe50500;  1 drivers
v0xe4d000_0 .net *"_ivl_6", 1 0, L_0xe505c0;  1 drivers
v0xe4d130_0 .net *"_ivl_8", 1 0, L_0xe50660;  1 drivers
v0xe4d210_0 .net "a", 0 0, v0xe4a8e0_0;  1 drivers
v0xe4d2b0_0 .net "b", 0 0, v0xe4a980_0;  1 drivers
v0xe4d350_0 .net "c", 0 0, v0xe4aa20_0;  1 drivers
v0xe4d3f0_0 .var "clk", 0 0;
v0xe4d490_0 .net "d", 0 0, v0xe4ab60_0;  1 drivers
v0xe4d530_0 .net "out_pos_dut", 0 0, L_0xe502b0;  1 drivers
v0xe4d5d0_0 .net "out_pos_ref", 0 0, L_0xe4ec10;  1 drivers
v0xe4d670_0 .net "out_sop_dut", 0 0, L_0xe4f750;  1 drivers
v0xe4d710_0 .net "out_sop_ref", 0 0, L_0xe25590;  1 drivers
v0xe4d7b0_0 .var/2u "stats1", 223 0;
v0xe4d850_0 .var/2u "strobe", 0 0;
v0xe4da00_0 .net "tb_match", 0 0, L_0xe50880;  1 drivers
v0xe4dad0_0 .net "tb_mismatch", 0 0, L_0xdf96b0;  1 drivers
v0xe4db70_0 .net "wavedrom_enable", 0 0, v0xe4ae30_0;  1 drivers
v0xe4dc40_0 .net "wavedrom_title", 511 0, v0xe4aed0_0;  1 drivers
L_0xe50440 .concat [ 1 1 0 0], L_0xe4ec10, L_0xe25590;
L_0xe50500 .concat [ 1 1 0 0], L_0xe4ec10, L_0xe25590;
L_0xe505c0 .concat [ 1 1 0 0], L_0xe502b0, L_0xe4f750;
L_0xe506d0 .concat [ 1 1 0 0], L_0xe4ec10, L_0xe25590;
L_0xe50880 .cmp/eeq 2, L_0xe50440, L_0xe50770;
S_0xdf63e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xdf2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdf9a90 .functor AND 1, v0xe4aa20_0, v0xe4ab60_0, C4<1>, C4<1>;
L_0xdf9e70 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xdfa250 .functor NOT 1, v0xe4a980_0, C4<0>, C4<0>, C4<0>;
L_0xdfa4d0 .functor AND 1, L_0xdf9e70, L_0xdfa250, C4<1>, C4<1>;
L_0xe11450 .functor AND 1, L_0xdfa4d0, v0xe4aa20_0, C4<1>, C4<1>;
L_0xe25590 .functor OR 1, L_0xdf9a90, L_0xe11450, C4<0>, C4<0>;
L_0xe4e090 .functor NOT 1, v0xe4a980_0, C4<0>, C4<0>, C4<0>;
L_0xe4e100 .functor OR 1, L_0xe4e090, v0xe4ab60_0, C4<0>, C4<0>;
L_0xe4e210 .functor AND 1, v0xe4aa20_0, L_0xe4e100, C4<1>, C4<1>;
L_0xe4e2d0 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4e3a0 .functor OR 1, L_0xe4e2d0, v0xe4a980_0, C4<0>, C4<0>;
L_0xe4e410 .functor AND 1, L_0xe4e210, L_0xe4e3a0, C4<1>, C4<1>;
L_0xe4e590 .functor NOT 1, v0xe4a980_0, C4<0>, C4<0>, C4<0>;
L_0xe4e600 .functor OR 1, L_0xe4e590, v0xe4ab60_0, C4<0>, C4<0>;
L_0xe4e520 .functor AND 1, v0xe4aa20_0, L_0xe4e600, C4<1>, C4<1>;
L_0xe4e790 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4e890 .functor OR 1, L_0xe4e790, v0xe4ab60_0, C4<0>, C4<0>;
L_0xe4e950 .functor AND 1, L_0xe4e520, L_0xe4e890, C4<1>, C4<1>;
L_0xe4eb00 .functor XNOR 1, L_0xe4e410, L_0xe4e950, C4<0>, C4<0>;
v0xdf8fe0_0 .net *"_ivl_0", 0 0, L_0xdf9a90;  1 drivers
v0xdf93e0_0 .net *"_ivl_12", 0 0, L_0xe4e090;  1 drivers
v0xdf97c0_0 .net *"_ivl_14", 0 0, L_0xe4e100;  1 drivers
v0xdf9ba0_0 .net *"_ivl_16", 0 0, L_0xe4e210;  1 drivers
v0xdf9f80_0 .net *"_ivl_18", 0 0, L_0xe4e2d0;  1 drivers
v0xdfa360_0 .net *"_ivl_2", 0 0, L_0xdf9e70;  1 drivers
v0xdfa5e0_0 .net *"_ivl_20", 0 0, L_0xe4e3a0;  1 drivers
v0xe48e50_0 .net *"_ivl_24", 0 0, L_0xe4e590;  1 drivers
v0xe48f30_0 .net *"_ivl_26", 0 0, L_0xe4e600;  1 drivers
v0xe49010_0 .net *"_ivl_28", 0 0, L_0xe4e520;  1 drivers
v0xe490f0_0 .net *"_ivl_30", 0 0, L_0xe4e790;  1 drivers
v0xe491d0_0 .net *"_ivl_32", 0 0, L_0xe4e890;  1 drivers
v0xe492b0_0 .net *"_ivl_36", 0 0, L_0xe4eb00;  1 drivers
L_0x7f73b6cf5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe49370_0 .net *"_ivl_38", 0 0, L_0x7f73b6cf5018;  1 drivers
v0xe49450_0 .net *"_ivl_4", 0 0, L_0xdfa250;  1 drivers
v0xe49530_0 .net *"_ivl_6", 0 0, L_0xdfa4d0;  1 drivers
v0xe49610_0 .net *"_ivl_8", 0 0, L_0xe11450;  1 drivers
v0xe496f0_0 .net "a", 0 0, v0xe4a8e0_0;  alias, 1 drivers
v0xe497b0_0 .net "b", 0 0, v0xe4a980_0;  alias, 1 drivers
v0xe49870_0 .net "c", 0 0, v0xe4aa20_0;  alias, 1 drivers
v0xe49930_0 .net "d", 0 0, v0xe4ab60_0;  alias, 1 drivers
v0xe499f0_0 .net "out_pos", 0 0, L_0xe4ec10;  alias, 1 drivers
v0xe49ab0_0 .net "out_sop", 0 0, L_0xe25590;  alias, 1 drivers
v0xe49b70_0 .net "pos0", 0 0, L_0xe4e410;  1 drivers
v0xe49c30_0 .net "pos1", 0 0, L_0xe4e950;  1 drivers
L_0xe4ec10 .functor MUXZ 1, L_0x7f73b6cf5018, L_0xe4e410, L_0xe4eb00, C4<>;
S_0xe49db0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xdf2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe4a8e0_0 .var "a", 0 0;
v0xe4a980_0 .var "b", 0 0;
v0xe4aa20_0 .var "c", 0 0;
v0xe4aac0_0 .net "clk", 0 0, v0xe4d3f0_0;  1 drivers
v0xe4ab60_0 .var "d", 0 0;
v0xe4ac50_0 .var/2u "fail", 0 0;
v0xe4acf0_0 .var/2u "fail1", 0 0;
v0xe4ad90_0 .net "tb_match", 0 0, L_0xe50880;  alias, 1 drivers
v0xe4ae30_0 .var "wavedrom_enable", 0 0;
v0xe4aed0_0 .var "wavedrom_title", 511 0;
E_0xe04f50/0 .event negedge, v0xe4aac0_0;
E_0xe04f50/1 .event posedge, v0xe4aac0_0;
E_0xe04f50 .event/or E_0xe04f50/0, E_0xe04f50/1;
S_0xe4a0e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe49db0;
 .timescale -12 -12;
v0xe4a320_0 .var/2s "i", 31 0;
E_0xe04df0 .event posedge, v0xe4aac0_0;
S_0xe4a420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe49db0;
 .timescale -12 -12;
v0xe4a620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe4a700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe49db0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe4b0b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xdf2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe4edc0 .functor AND 1, v0xe4aa20_0, v0xe4ab60_0, C4<1>, C4<1>;
L_0xe4f070 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4f100 .functor NOT 1, v0xe4a980_0, C4<0>, C4<0>, C4<0>;
L_0xe4f280 .functor AND 1, L_0xe4f070, L_0xe4f100, C4<1>, C4<1>;
L_0xe4f3c0 .functor AND 1, L_0xe4f280, v0xe4aa20_0, C4<1>, C4<1>;
L_0xe4f480 .functor NOT 1, v0xe4ab60_0, C4<0>, C4<0>, C4<0>;
L_0xe4f530 .functor AND 1, v0xe4aa20_0, L_0xe4f480, C4<1>, C4<1>;
L_0xe4f5f0 .functor AND 1, L_0xe4f3c0, L_0xe4f530, C4<1>, C4<1>;
L_0xe4f750 .functor OR 1, L_0xe4edc0, L_0xe4f5f0, C4<0>, C4<0>;
L_0xe4f8b0 .functor NOT 1, v0xe4a980_0, C4<0>, C4<0>, C4<0>;
L_0xe4f980 .functor OR 1, L_0xe4f8b0, v0xe4ab60_0, C4<0>, C4<0>;
L_0xe4f9f0 .functor AND 1, v0xe4aa20_0, L_0xe4f980, C4<1>, C4<1>;
L_0xe4fb20 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4fca0 .functor AND 1, L_0xe4fb20, v0xe4a980_0, C4<1>, C4<1>;
L_0xe4fab0 .functor OR 1, L_0xe4f9f0, L_0xe4fca0, C4<0>, C4<0>;
L_0xe4fe80 .functor NOT 1, v0xe4a8e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4ff80 .functor OR 1, L_0xe4fe80, v0xe4ab60_0, C4<0>, C4<0>;
L_0xe50040 .functor AND 1, v0xe4aa20_0, L_0xe4ff80, C4<1>, C4<1>;
L_0xe501a0 .functor XNOR 1, L_0xe4fab0, L_0xe50040, C4<0>, C4<0>;
v0xe4b270_0 .net *"_ivl_0", 0 0, L_0xe4edc0;  1 drivers
v0xe4b350_0 .net *"_ivl_10", 0 0, L_0xe4f480;  1 drivers
v0xe4b430_0 .net *"_ivl_12", 0 0, L_0xe4f530;  1 drivers
v0xe4b520_0 .net *"_ivl_14", 0 0, L_0xe4f5f0;  1 drivers
v0xe4b600_0 .net *"_ivl_18", 0 0, L_0xe4f8b0;  1 drivers
v0xe4b730_0 .net *"_ivl_2", 0 0, L_0xe4f070;  1 drivers
v0xe4b810_0 .net *"_ivl_20", 0 0, L_0xe4f980;  1 drivers
v0xe4b8f0_0 .net *"_ivl_22", 0 0, L_0xe4f9f0;  1 drivers
v0xe4b9d0_0 .net *"_ivl_24", 0 0, L_0xe4fb20;  1 drivers
v0xe4bb40_0 .net *"_ivl_26", 0 0, L_0xe4fca0;  1 drivers
v0xe4bc20_0 .net *"_ivl_30", 0 0, L_0xe4fe80;  1 drivers
v0xe4bd00_0 .net *"_ivl_32", 0 0, L_0xe4ff80;  1 drivers
v0xe4bde0_0 .net *"_ivl_36", 0 0, L_0xe501a0;  1 drivers
L_0x7f73b6cf5060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe4bea0_0 .net *"_ivl_38", 0 0, L_0x7f73b6cf5060;  1 drivers
v0xe4bf80_0 .net *"_ivl_4", 0 0, L_0xe4f100;  1 drivers
v0xe4c060_0 .net *"_ivl_6", 0 0, L_0xe4f280;  1 drivers
v0xe4c140_0 .net *"_ivl_8", 0 0, L_0xe4f3c0;  1 drivers
v0xe4c330_0 .net "a", 0 0, v0xe4a8e0_0;  alias, 1 drivers
v0xe4c3d0_0 .net "b", 0 0, v0xe4a980_0;  alias, 1 drivers
v0xe4c4c0_0 .net "c", 0 0, v0xe4aa20_0;  alias, 1 drivers
v0xe4c5b0_0 .net "d", 0 0, v0xe4ab60_0;  alias, 1 drivers
v0xe4c6a0_0 .net "out_pos", 0 0, L_0xe502b0;  alias, 1 drivers
v0xe4c760_0 .net "out_sop", 0 0, L_0xe4f750;  alias, 1 drivers
v0xe4c820_0 .net "pos0", 0 0, L_0xe4fab0;  1 drivers
v0xe4c8e0_0 .net "pos1", 0 0, L_0xe50040;  1 drivers
L_0xe502b0 .functor MUXZ 1, L_0x7f73b6cf5060, L_0xe4fab0, L_0xe501a0, C4<>;
S_0xe4ca60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xdf2320;
 .timescale -12 -12;
E_0xdee9f0 .event anyedge, v0xe4d850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe4d850_0;
    %nor/r;
    %assign/vec4 v0xe4d850_0, 0;
    %wait E_0xdee9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe49db0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4acf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe49db0;
T_4 ;
    %wait E_0xe04f50;
    %load/vec4 v0xe4ad90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe4ac50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe49db0;
T_5 ;
    %wait E_0xe04df0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %wait E_0xe04df0;
    %load/vec4 v0xe4ac50_0;
    %store/vec4 v0xe4acf0_0, 0, 1;
    %fork t_1, S_0xe4a0e0;
    %jmp t_0;
    .scope S_0xe4a0e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe4a320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe4a320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe04df0;
    %load/vec4 v0xe4a320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe4a320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe4a320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe49db0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe04f50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe4ab60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4aa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe4a980_0, 0;
    %assign/vec4 v0xe4a8e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe4ac50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe4acf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xdf2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4d3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe4d850_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xdf2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe4d3f0_0;
    %inv;
    %store/vec4 v0xe4d3f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xdf2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe4aac0_0, v0xe4dad0_0, v0xe4d210_0, v0xe4d2b0_0, v0xe4d350_0, v0xe4d490_0, v0xe4d710_0, v0xe4d670_0, v0xe4d5d0_0, v0xe4d530_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xdf2320;
T_9 ;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xdf2320;
T_10 ;
    %wait E_0xe04f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe4d7b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
    %load/vec4 v0xe4da00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe4d7b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe4d710_0;
    %load/vec4 v0xe4d710_0;
    %load/vec4 v0xe4d670_0;
    %xor;
    %load/vec4 v0xe4d710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe4d5d0_0;
    %load/vec4 v0xe4d5d0_0;
    %load/vec4 v0xe4d530_0;
    %xor;
    %load/vec4 v0xe4d5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe4d7b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe4d7b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response10/top_module.sv";
