Release 6.2.03i Par G.31a
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

CLAUDE::  Fri Nov 19 17:38:07 2004


C:/Xilinx/bin/nt/par.exe -w -intstyle ise -ol high -xe n -t 1 network_map.ncd
network.ncd network.pcf 


Constraints file: network.pcf

Loading device database for application Par from file "network_map.ncd".
   "network" is an NCD, version 2.38, device xc3s200, package pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.32 2004-06-09.


Resolved that IOB <MDIO> must be placed at site P48.
Resolved that IOB <DOUT<10>> must be placed at site P198.
Resolved that IOB <DOUT<11>> must be placed at site P199.
Resolved that IOB <DOUT<12>> must be placed at site P200.
Resolved that IOB <DOUT<13>> must be placed at site P203.
Resolved that IOB <DOUT<14>> must be placed at site P204.
Resolved that IOB <DOUT<15>> must be placed at site P205.
Resolved that IOB <MDC> must be placed at site P50.
Resolved that IOB <SCS> must be placed at site P37.
Resolved that IOB <SIN> must be placed at site P36.
Resolved that IOB <LED100> must be placed at site P5.
Resolved that IOB <MCLK> must be placed at site P106.
Resolved that IOB <NEWFRAME> must be placed at site P29.
Resolved that IOB <LED1000> must be placed at site P46.
Resolved that IOB <TX_EN> must be placed at site P76.
Resolved that IOB <DOUTEN> must be placed at site P33.
Resolved that IOB <CLKIN> must be placed at site P181.
Resolved that IOB <MWE> must be placed at site P107.
Resolved that IOB <NEXTFRAME> must be placed at site P31.
Resolved that IOB <LEDACT> must be placed at site P2.
Resolved that IOB <TXD<0>> must be placed at site P63.
Resolved that IOB <TXD<1>> must be placed at site P64.
Resolved that IOB <TXD<2>> must be placed at site P65.
Resolved that IOB <TXD<3>> must be placed at site P67.
Resolved that IOB <TXD<4>> must be placed at site P68.
Resolved that IOB <TXD<5>> must be placed at site P71.
Resolved that IOB <TXD<6>> must be placed at site P72.
Resolved that IOB <TXD<7>> must be placed at site P74.
Resolved that IOB <LEDDPX> must be placed at site P51.
Resolved that IOB <DIN<10>> must be placed at site P13.
Resolved that IOB <DIN<11>> must be placed at site P12.
Resolved that IOB <DIN<12>> must be placed at site P11.
Resolved that IOB <DIN<13>> must be placed at site P10.
Resolved that IOB <DIN<14>> must be placed at site P9.
Resolved that IOB <DIN<15>> must be placed at site P7.
Resolved that IOB <DOUT<0>> must be placed at site P182.
Resolved that IOB <DOUT<1>> must be placed at site P184.
Resolved that IOB <DOUT<2>> must be placed at site P185.
Resolved that IOB <DOUT<3>> must be placed at site P187.
Resolved that IOB <DOUT<4>> must be placed at site P189.
Resolved that IOB <DOUT<5>> must be placed at site P190.
Resolved that IOB <DOUT<6>> must be placed at site P191.
Resolved that IOB <DOUT<7>> must be placed at site P194.
Resolved that IOB <DOUT<8>> must be placed at site P196.
Resolved that IOB <DOUT<9>> must be placed at site P197.
Resolved that IOB <RX_CLK> must be placed at site P79.
Resolved that IOB <SOUT> must be placed at site P35.
Resolved that IOB <RXD<0>> must be placed at site P80.
Resolved that IOB <RXD<1>> must be placed at site P81.
Resolved that IOB <RXD<2>> must be placed at site P85.
Resolved that IOB <RXD<3>> must be placed at site P86.
Resolved that IOB <RXD<4>> must be placed at site P87.
Resolved that IOB <RXD<5>> must be placed at site P90.
Resolved that IOB <RXD<6>> must be placed at site P93.
Resolved that IOB <RXD<7>> must be placed at site P94.
Resolved that IOB <SCLK> must be placed at site P34.
Resolved that IOB <LEDRX> must be placed at site P4.
Resolved that IOB <LEDTX> must be placed at site P3.
Resolved that IOB <DIN<0>> must be placed at site P27.
Resolved that IOB <DIN<1>> must be placed at site P26.
Resolved that IOB <DIN<2>> must be placed at site P24.
Resolved that IOB <DIN<3>> must be placed at site P22.
Resolved that IOB <DIN<4>> must be placed at site P21.
Resolved that IOB <DIN<5>> must be placed at site P20.
Resolved that IOB <DIN<6>> must be placed at site P19.
Resolved that IOB <DIN<7>> must be placed at site P18.
Resolved that IOB <DIN<8>> must be placed at site P16.
Resolved that IOB <DIN<9>> must be placed at site P15.
Resolved that IOB <RX_ER> must be placed at site P96.
Resolved that IOB <RX_DV> must be placed at site P95.
Resolved that IOB <MA<10>> must be placed at site P169.
Resolved that IOB <MA<11>> must be placed at site P168.
Resolved that IOB <MA<12>> must be placed at site P167.
Resolved that IOB <MA<13>> must be placed at site P156.
Resolved that IOB <MA<14>> must be placed at site P155.
Resolved that IOB <MA<15>> must be placed at site P154.
Resolved that IOB <MA<16>> must be placed at site P152.
Resolved that IOB <MD<10>> must be placed at site P124.
Resolved that IOB <MD<11>> must be placed at site P123.
Resolved that IOB <MD<20>> must be placed at site P117.
Resolved that IOB <MD<12>> must be placed at site P122.
Resolved that IOB <MD<21>> must be placed at site P119.
Resolved that IOB <MD<13>> must be placed at site P120.
Resolved that IOB <MD<22>> must be placed at site P125.
Resolved that IOB <MD<14>> must be placed at site P114.
Resolved that IOB <MD<30>> must be placed at site P147.
Resolved that IOB <MD<23>> must be placed at site P126.
Resolved that IOB <MD<15>> must be placed at site P113.
Resolved that IOB <MD<31>> must be placed at site P148.
Resolved that IOB <MD<24>> must be placed at site P131.
Resolved that IOB <MD<16>> must be placed at site P109.
Resolved that IOB <MD<17>> must be placed at site P111.
Resolved that IOB <MD<25>> must be placed at site P132.
Resolved that IOB <MD<18>> must be placed at site P115.
Resolved that IOB <MD<26>> must be placed at site P137.
Resolved that IOB <MD<19>> must be placed at site P116.
Resolved that IOB <MD<27>> must be placed at site P138.
Resolved that IOB <MD<28>> must be placed at site P139.
Resolved that IOB <MD<29>> must be placed at site P140.
Resolved that IOB <LEDPOWER> must be placed at site P52.
Resolved that IOB <CLKIOIN> must be placed at site P183.
Resolved that IOB <MA<0>> must be placed at site P171.
Resolved that IOB <MA<1>> must be placed at site P172.
Resolved that IOB <MA<2>> must be placed at site P175.
Resolved that IOB <MA<3>> must be placed at site P176.
Resolved that IOB <MA<4>> must be placed at site P178.
Resolved that IOB <MA<5>> must be placed at site P180.
Resolved that IOB <MA<6>> must be placed at site P161.
Resolved that IOB <MA<7>> must be placed at site P162.
Resolved that IOB <MA<8>> must be placed at site P165.
Resolved that IOB <MA<9>> must be placed at site P166.
Resolved that IOB <PHYRESET> must be placed at site P39.
Resolved that IOB <MD<0>> must be placed at site P150.
Resolved that IOB <MD<1>> must be placed at site P149.
Resolved that IOB <MD<2>> must be placed at site P146.
Resolved that IOB <MD<3>> must be placed at site P144.
Resolved that IOB <MD<4>> must be placed at site P143.
Resolved that IOB <MD<5>> must be placed at site P141.
Resolved that IOB <MD<6>> must be placed at site P135.
Resolved that IOB <MD<7>> must be placed at site P133.
Resolved that IOB <MD<8>> must be placed at site P130.
Resolved that IOB <MD<9>> must be placed at site P128.
Resolved that IOB <GTX_CLK> must be placed at site P58.


Device utilization summary:

   Number of External IOBs           124 out of 141    87%
      Number of LOCed External IOBs  123 out of 124    99%

   Number of RAMB16s                   2 out of 12     16%
   Number of Slices                 1614 out of 1920   84%
      Number of SLICEMs               12 out of 960     1%

   Number of BUFGMUXs                  3 out of 8      37%
   Number of DCMs                      3 out of 4      75%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)
Extra effort level (-xe):     Normal (set by user)

Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Phase 1.1
Phase 1.1 (Checksum:98f2bf) REAL time: 2 secs 

.....
....
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
............................................................
........
...........................................................................................................................
............
...........
Phase 5.8 (Checksum:bbaa43) REAL time: 28 secs 

Phase 6.11
.....
Phase 6.11 (Checksum:c4563f) REAL time: 32 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 32 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 48 secs 

Writing design to file network.ncd.

Total REAL time to Placer completion: 49 secs 
Total CPU time to Placer completion: 48 secs 


Phase 1: 9826 unrouted;       REAL time: 49 secs 

Phase 2: 8254 unrouted;       REAL time: 49 secs 

Phase 3: 3370 unrouted;       REAL time: 50 secs 

Phase 4: 3370 unrouted; (73870)      REAL time: 51 secs 

Phase 5: 3416 unrouted; (425)      REAL time: 52 secs 

Phase 6: 3420 unrouted; (0)      REAL time: 52 secs 

Phase 7: 0 unrouted; (16)      REAL time: 56 secs 

Writing design to file network.ncd.

Phase 8: 0 unrouted; (0)      REAL time: 1 mins 

Phase 9: 0 unrouted; (0)      REAL time: 1 mins 

Total REAL time to Router completion: 1 mins 1 secs 
Total CPU time to Router completion: 1 mins 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|               clk       |  BUFGMUX4| No   | 1283 |  0.045     |  1.056      |
+-------------------------+----------+------+------+------------+-------------+
|             clkio       |  BUFGMUX7| No   |   32 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+
|             clkrx       |  BUFGMUX2| No   |   30 |  0.041     |  1.051      |
+-------------------------+----------+------+------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 215


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.264
   The MAXIMUM PIN DELAY IS:                               6.076
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   4.431

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 7.00  d >= 7.00
   ---------   ---------   ---------   ---------   ---------   ---------
        3741        4501        1190         279         115           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_CLKIN = PERIOD TIMEGRP "CLKIN"  7 nS   | N/A        | N/A        | N/A  
   HIGH 50.000000 %                         |            |            |      
--------------------------------------------------------------------------------
  TS_CLKIOIN = PERIOD TIMEGRP "CLKIOIN"  16 | N/A        | N/A        | N/A  
   nS   HIGH 50.000000 %                    |            |            |      
--------------------------------------------------------------------------------
  TS_RX_CLK = PERIOD TIMEGRP "RX_CLK"  7.10 | N/A        | N/A        | N/A  
  0 nS   HIGH 50.000000 %                   |            |            |      
--------------------------------------------------------------------------------
  ts_maccontrol = MAXDELAY FROM TIMEGRP "ma | 56.000ns   | 16.057ns   | 6    
  ccontrol" TO TIMEGRP "maccontrol"  TS_CLK |            |            |      
  IN * 8.000                                |            |            |      
--------------------------------------------------------------------------------
  TS_clk_to_bufg = PERIOD TIMEGRP "clk_to_b | 7.000ns    | 6.944ns    | 4    
  ufg" TS_CLKIN * 1.000000 HIGH 50.000 %    |            |            |      
--------------------------------------------------------------------------------
  TS_clkrx_to_bufg = PERIOD TIMEGRP "clkrx_ | 7.100ns    | 4.764ns    | 5    
  to_bufg" TS_RX_CLK * 1.000000 HIGH  50.00 |            |            |      
  0 %                                       |            |            |      
--------------------------------------------------------------------------------
  TS_clkio_to_bufg = PERIOD TIMEGRP "clkio_ | 16.000ns   | 6.806ns    | 4    
  to_bufg" TS_CLKIOIN * 1.000000 HIGH  50.0 |            |            |      
  00 %                                      |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 2 secs 
Total CPU time to PAR completion: 1 mins 1 secs 

Peak Memory Usage:  104 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file network.ncd.


PAR done.
