module reg_8 (input logic Clk, Reset, Shift_In, Load, Shift_En, input logic[7:0] Data, output logic Shift_Out, output logic [7:0] Data_out);