Language:       Verilog
 
Data Transfer:  Uart

    Baud Rate   	9600
	
    Parity Bit  	Even
	
    Stop Bit    	1
	
    Data Length 	8
    

FPGA:           Xilinx VC707 Virtex-7 xc7vx485tffg1761-2

Current Target: Read memory from block RAM and send it to PC in sepecific format.

Next step work: Using power gate to get random value of BRAM.
