V3 219
FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd 2015/02/28.13:18:16 O.87xd
EN work/Add32bit_Unit 1430233253 \
      FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd PB ieee/std_logic_1164 1325952872
AR work/Add32bit_Unit/Behavioral 1430233254 \
      FL C:/Users/George/Desktop/Lab2/Add32bit_Unit.vhd EN work/Add32bit_Unit 1430233253 \
      CP Add4bit_Unit
FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd 2015/02/28.13:13:16 O.87xd
EN work/Add4bit_Unit 1430233239 FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Add4bit_Unit/Behavioral 1430233240 \
      FL C:/Users/George/Desktop/Lab2/Add4bit_Unit.vhd EN work/Add4bit_Unit 1430233239 \
      CP Generate_Propagate_Unit CP Carry_Unit CP Sum_Unit
FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd 2015/03/11.14:31:36 O.87xd
EN work/AdderPC4 1430233283 FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/AdderPC4/Behavioral 1430233284 \
      FL C:/Users/George/Desktop/Lab2/AdderPC4.vhd EN work/AdderPC4 1430233283
FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd 2015/03/11.14:33:24 O.87xd
EN work/AdderPC4_Imm 1430233285 FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/AdderPC4_Imm/Behavioral 1430233286 \
      FL C:/Users/George/Desktop/Lab2/AdderPC4_Imm.vhd EN work/AdderPC4_Imm 1430233285
FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd 2015/04/26.14:45:09 O.87xd
EN work/ALUSTAGE 1430233299 FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/ALUSTAGE/Behavioral 1430233300 \
      FL C:/Users/George/Desktop/Lab2/ALUSTAGE.vhd EN work/ALUSTAGE 1430233299 \
      CP Mux8to1 CP Alu_Top
FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd 2015/04/24.14:19:58 O.87xd
EN work/Alu_Top 1430233297 FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Top/Behavioral 1430233298 \
      FL C:/Users/George/Desktop/Lab2/Alu_Top.vhd EN work/Alu_Top 1430233297 \
      CP Add32bit_Unit CP Sub32_Unit CP And32_Unit CP Or_Unit CP Not_Unit CP Sra_Unit \
      CP Sr_Unit CP Sl_Unit CP Rl_Unit CP Rr_Unit CP Cout_Unit CP Overflow_Unit \
      CP Alu_Unit CP Zero_Unit
FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd 2015/02/28.12:10:30 O.87xd
EN work/Alu_Unit 1430233277 FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Alu_Unit/Behavioral 1430233278 \
      FL C:/Users/George/Desktop/Lab2/Alu_Unit.vhd EN work/Alu_Unit 1430233277
FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd 2015/03/11.18:35:26 O.87xd
EN work/And32_Unit 1430233257 FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And32_Unit/Behavioral 1430233258 \
      FL C:/Users/George/Desktop/Lab2/And32_Unit.vhd EN work/And32_Unit 1430233257
FL C:/Users/George/Desktop/Lab2/And_Unit.vhd 2015/03/11.18:33:34 O.87xd
EN work/And_Unit 1430233243 FL C:/Users/George/Desktop/Lab2/And_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/And_Unit/Behavioral 1430233244 \
      FL C:/Users/George/Desktop/Lab2/And_Unit.vhd EN work/And_Unit 1430233243
FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd 2015/02/28.11:36:22 O.87xd
EN work/Carry_Unit 1430233235 FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Carry_Unit/Behavioral 1430233236 \
      FL C:/Users/George/Desktop/Lab2/Carry_Unit.vhd EN work/Carry_Unit 1430233235
FL C:/Users/George/Desktop/Lab2/cmov_Mod.vhd 2015/04/17.14:35:05 O.87xd
AR work/cmov_Mod/Behavioral 1429270368 \
      FL C:/Users/George/Desktop/Lab2/cmov_Mod.vhd EN work/cmov_Mod 1429270367
EN work/Cmov_Unit 1429270742 \
      FL C:/Users/George/Desktop/Lab2/cmov_Mod.vhd PB ieee/std_logic_1164 1325952872
AR work/Cmov_Unit/Behavioral 1429270743 \
      FL C:/Users/George/Desktop/Lab2/cmov_Mod.vhd EN work/Cmov_Unit 1429270742
FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd 2015/03/11.17:31:04 O.87xd
EN work/Compare_Module 1430233249 \
      FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd PB ieee/std_logic_1164 1325952872
AR work/Compare_Module/Behavioral 1430233250 \
      FL C:/Users/George/Desktop/Lab2/Compare_Module.vhd EN work/Compare_Module 1430233249
FL C:/Users/George/Desktop/Lab2/Concatenate.vhd 2015/04/24.17:30:49 O.87xd
EN work/Concatenate 1430233315 FL C:/Users/George/Desktop/Lab2/Concatenate.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Concatenate/Behavioral 1430233316 \
      FL C:/Users/George/Desktop/Lab2/Concatenate.vhd EN work/Concatenate 1430233315
FL C:/Users/George/Desktop/Lab2/CONTROL.vhd 2015/04/27.13:15:44 O.87xd
EN work/CONTROL 1430129917 FL C:/Users/George/Desktop/Lab2/CONTROL.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/CONTROL/Behavioral 1430129918 \
      FL C:/Users/George/Desktop/Lab2/CONTROL.vhd EN work/CONTROL 1430129917
FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd 2015/02/28.12:04:06 O.87xd
EN work/Cout_Unit 1430233273 FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Cout_Unit/Behavioral 1430233274 \
      FL C:/Users/George/Desktop/Lab2/Cout_Unit.vhd EN work/Cout_Unit 1430233273
FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd 2015/04/27.13:39:03 O.87xd
EN work/DATAPATH 1430233319 FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/DATAPATH/Behavioral 1430233320 \
      FL C:/Users/George/Desktop/Lab2/DATAPATH.vhd EN work/DATAPATH 1430233319 \
      CP ALUSTAGE CP DECSTAGE CP IFSTAGE CP MEMSTAGE CP Mux2to1 CP ZeroFill CP Mux8to1 \
      CP Mux4to1 CP Zero7to32 CP Register8bit CP Concatenate CP Register32bit \
      CP mem_dt_in_ext
FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd 2015/03/11.19:02:26 O.87xd
EN work/Data_MEM 1430233281 FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Data_MEM/syn 1430233282 \
      FL C:/Users/George/Desktop/Lab2/Data_MEM.vhd EN work/Data_MEM 1430233281
FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd 2015/02/28.13:56:42 O.87xd
EN work/Dec5to32 1430233241 FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Dec5to32/Behavioral 1430233242 \
      FL C:/Users/George/Desktop/Lab2/Dec5to32.vhd EN work/Dec5to32 1430233241
FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd 2015/04/26.15:01:29 O.87xd
EN work/DECSTAGE 1430233301 FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/DECSTAGE/Behavioral 1430233302 \
      FL C:/Users/George/Desktop/Lab2/DECSTAGE.vhd EN work/DECSTAGE 1430233301 \
      CP Mux8to1 CP Mux2to1_5bit CP Imm16_to_32 CP Register_File CP Register32bit
FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd 2015/02/28.11:32:28 O.87xd
EN work/Generate_Propagate_Unit 1430233233 \
      FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Generate_Propagate_Unit/Behavioral 1430233234 \
      FL C:/Users/George/Desktop/Lab2/Generate_Propagate_Unit.vhd \
      EN work/Generate_Propagate_Unit 1430233233
FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd 2015/03/11.15:00:28 O.87xd
EN work/IFSTAGE 1430233303 FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/IFSTAGE/Behavioral 1430233304 \
      FL C:/Users/George/Desktop/Lab2/IFSTAGE.vhd EN work/IFSTAGE 1430233303 \
      CP Register32bit CP Mux2to1 CP AdderPC4 CP AdderPC4_Imm CP IF_MEM
FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd 2015/04/24.14:24:28 O.87xd
EN work/IF_MEM 1430233287 FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
      PB std/TEXTIO 1325952871 PB ieee/STD_LOGIC_TEXTIO 1325952876
AR work/IF_MEM/syn 1430233288 \
      FL C:/Users/George/Desktop/Lab2/IF_MEM.vhd EN work/IF_MEM 1430233287
FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd 2015/04/27.13:20:38 O.87xd
EN work/Imm16_to_32 1430233293 FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875
AR work/Imm16_to_32/Behavioral 1430233294 \
      FL C:/Users/George/Desktop/Lab2/Imm16_to_32.vhd EN work/Imm16_to_32 1430233293
FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd 2015/03/21.16:34:18 O.87xd
EN work/MEMSTAGE 1430233305 FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/MEMSTAGE/Behavioral 1430233306 \
      FL C:/Users/George/Desktop/Lab2/MEMSTAGE.vhd EN work/MEMSTAGE 1430233305 \
      CP Data_MEM
FL C:/Users/George/Desktop/Lab2/mem_dt_in_ext.vhd 2015/04/27.13:33:26 O.87xd
EN work/mem_dt_in_ext 1430233317 \
      FL C:/Users/George/Desktop/Lab2/mem_dt_in_ext.vhd PB ieee/std_logic_1164 1325952872
AR work/mem_dt_in_ext/Behavioral 1430233318 \
      FL C:/Users/George/Desktop/Lab2/mem_dt_in_ext.vhd EN work/mem_dt_in_ext 1430233317
FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd 2015/02/28.13:59:08 O.87xd
EN work/Mux2to1 1430233251 FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1/Behavioral 1430233252 \
      FL C:/Users/George/Desktop/Lab2/Mux2to1.vhd EN work/Mux2to1 1430233251
FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd 2015/03/11.15:59:10 O.87xd
EN work/Mux2to1_5bit 1430233291 FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux2to1_5bit/Behavioral 1430233292 \
      FL C:/Users/George/Desktop/Lab2/Mux2to1_5bit.vhd EN work/Mux2to1_5bit 1430233291
FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd 2015/02/28.14:09:52 O.87xd
EN work/Mux32to1 1430233247 FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux32to1/Behavioral 1430233248 \
      FL C:/Users/George/Desktop/Lab2/Mux32to1.vhd EN work/Mux32to1 1430233247
FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd 2015/04/24.15:01:34 O.87xd
EN work/Mux8to1 1430233289 FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux8to1/Behavioral 1430233290 \
      FL C:/Users/George/Desktop/Lab2/Mux3to1.vhd EN work/Mux8to1 1430233289
FL C:/Users/George/Desktop/Lab2/Mux4to1.vhd 2015/04/24.16:44:41 O.87xd
EN work/Mux4to1 1430233309 FL C:/Users/George/Desktop/Lab2/Mux4to1.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Mux4to1/Behavioral 1430233310 \
      FL C:/Users/George/Desktop/Lab2/Mux4to1.vhd EN work/Mux4to1 1430233309
FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd 2015/02/28.11:55:44 O.87xd
EN work/Not_Unit 1430233261 FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Not_Unit/Behavioral 1430233262 \
      FL C:/Users/George/Desktop/Lab2/Not_Unit.vhd EN work/Not_Unit 1430233261
FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd 2015/02/28.11:55:10 O.87xd
EN work/Or_Unit 1430233259 FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Or_Unit/Behavioral 1430233260 \
      FL C:/Users/George/Desktop/Lab2/Or_Unit.vhd EN work/Or_Unit 1430233259
FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd 2015/02/28.12:06:00 O.87xd
EN work/Overflow_Unit 1430233275 \
      FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd PB ieee/std_logic_1164 1325952872
AR work/Overflow_Unit/Behavioral 1430233276 \
      FL C:/Users/George/Desktop/Lab2/Overflow_Unit.vhd EN work/Overflow_Unit 1430233275
FL C:/Users/George/Desktop/Lab2/Register32bit.vhd 2015/02/28.16:05:52 O.87xd
EN work/Register32bit 1430233245 \
      FL C:/Users/George/Desktop/Lab2/Register32bit.vhd PB ieee/std_logic_1164 1325952872
AR work/Register32bit/Behavioral 1430233246 \
      FL C:/Users/George/Desktop/Lab2/Register32bit.vhd EN work/Register32bit 1430233245
FL C:/Users/George/Desktop/Lab2/Register8bit.vhd 2015/04/24.17:11:49 O.87xd
EN work/Register8bit 1430233313 FL C:/Users/George/Desktop/Lab2/Register8bit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Register8bit/Behavioral 1430233314 \
      FL C:/Users/George/Desktop/Lab2/Register8bit.vhd EN work/Register8bit 1430233313
FL C:/Users/George/Desktop/Lab2/Register_File.vhd 2015/03/01.23:43:08 O.87xd
EN work/Register_File 1430233295 \
      FL C:/Users/George/Desktop/Lab2/Register_File.vhd PB ieee/std_logic_1164 1325952872
AR work/Register_File/Behavioral 1430233296 \
      FL C:/Users/George/Desktop/Lab2/Register_File.vhd EN work/Register_File 1430233295 \
      CP Dec5to32 CP And_Unit CP Register32bit CP Mux32to1 CP Compare_Module \
      CP Mux2to1
FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd 2015/02/28.12:00:34 O.87xd
EN work/Rl_Unit 1430233269 FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rl_Unit/Behavioral 1430233270 \
      FL C:/Users/George/Desktop/Lab2/Rl_Unit.vhd EN work/Rl_Unit 1430233269
FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd 2015/02/28.12:01:34 O.87xd
EN work/Rr_Unit 1430233271 FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Rr_Unit/Behavioral 1430233272 \
      FL C:/Users/George/Desktop/Lab2/Rr_Unit.vhd EN work/Rr_Unit 1430233271
FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd 2015/02/28.11:59:12 O.87xd
EN work/Sl_Unit 1430233267 FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sl_Unit/Behavioral 1430233268 \
      FL C:/Users/George/Desktop/Lab2/Sl_Unit.vhd EN work/Sl_Unit 1430233267
FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd 2015/02/28.11:56:52 O.87xd
EN work/Sra_Unit 1430233263 FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sra_Unit/Behavioral 1430233264 \
      FL C:/Users/George/Desktop/Lab2/Sra_Unit.vhd EN work/Sra_Unit 1430233263
FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd 2015/02/28.11:58:04 O.87xd
EN work/Sr_Unit 1430233265 FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sr_Unit/Behavioral 1430233266 \
      FL C:/Users/George/Desktop/Lab2/Sr_Unit.vhd EN work/Sr_Unit 1430233265
FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd 2015/02/28.13:29:38 O.87xd
EN work/Sub32_Unit 1430233255 FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sub32_Unit/Behavioral 1430233256 \
      FL C:/Users/George/Desktop/Lab2/Sub32_Unit.vhd EN work/Sub32_Unit 1430233255 \
      CP Add4bit_Unit
FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd 2015/02/28.11:37:52 O.87xd
EN work/Sum_Unit 1430233237 FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Sum_Unit/Behavioral 1430233238 \
      FL C:/Users/George/Desktop/Lab2/Sum_Unit.vhd EN work/Sum_Unit 1430233237
FL C:/Users/George/Desktop/Lab2/YOLO.vhd 2015/04/27.13:17:08 O.87xd
EN work/YOLO 1430129919 FL C:/Users/George/Desktop/Lab2/YOLO.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/YOLO/Behavioral 1430129920 \
      FL C:/Users/George/Desktop/Lab2/YOLO.vhd EN work/YOLO 1430129919 CP DATAPATH \
      CP CONTROL
FL C:/Users/George/Desktop/Lab2/Zero.vhd 2015/03/25.19:20:32 O.87xd
EN work/ZeroFill 1430233307 FL C:/Users/George/Desktop/Lab2/Zero.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/ZeroFill/Behavioral 1430233308 \
      FL C:/Users/George/Desktop/Lab2/Zero.vhd EN work/ZeroFill 1430233307
FL C:/Users/George/Desktop/Lab2/Zero7to32.vhd 2015/04/24.16:46:01 O.87xd
EN work/Zero7to32 1430233311 FL C:/Users/George/Desktop/Lab2/Zero7to32.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Zero7to32/Behavioral 1430233312 \
      FL C:/Users/George/Desktop/Lab2/Zero7to32.vhd EN work/Zero7to32 1430233311
FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd 2015/02/28.12:11:52 O.87xd
EN work/Zero_Unit 1430233279 FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd \
      PB ieee/std_logic_1164 1325952872
AR work/Zero_Unit/Behavioral 1430233280 \
      FL C:/Users/George/Desktop/Lab2/Zero_Unit.vhd EN work/Zero_Unit 1430233279
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd 2015/02/28.12:18:16 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd 2015/02/28.12:13:16 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd 2015/03/11.17:21:26 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd 2015/02/28.12:02:13 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd 2015/02/28.11:10:30 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd 2015/02/28.12:39:40 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd 2015/02/28.10:36:22 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd 2015/02/28.12:48:12 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd 2015/02/28.11:04:06 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd 2015/03/11.18:02:27 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd 2015/02/28.12:56:42 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd 2015/03/11.16:16:01 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd 2015/02/28.10:32:28 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd 2015/03/11.16:02:54 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd 2015/03/11.18:08:22 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd 2015/02/28.12:59:09 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd 2015/03/11.14:59:11 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd 2015/02/28.13:09:53 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd 2015/02/28.10:55:45 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd 2015/02/28.10:55:11 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd 2015/02/28.11:06:00 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd 2015/02/28.15:05:52 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd 2015/03/01.22:43:09 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd 2015/02/28.11:00:34 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd 2015/02/28.11:01:34 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd 2015/02/28.10:59:12 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd 2015/02/28.10:56:53 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd 2015/02/28.10:58:04 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd 2015/02/28.12:29:39 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd 2015/02/28.10:37:52 O.87xd
FL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd 2015/02/28.11:11:53 O.87xd
