<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_tc2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_tc2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__tc2_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae794f6edadd051e366aaeb86dca03118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#ae794f6edadd051e366aaeb86dca03118">REG_TC2_CCR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088000U)</td></tr>
<tr class="memdesc:ae794f6edadd051e366aaeb86dca03118"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Control Register (channel = 0)  <a href="#ae794f6edadd051e366aaeb86dca03118">More...</a><br /></td></tr>
<tr class="separator:ae794f6edadd051e366aaeb86dca03118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68f1fcb73d191536969f4fd73d055bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#ad68f1fcb73d191536969f4fd73d055bf">REG_TC2_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088004U)</td></tr>
<tr class="memdesc:ad68f1fcb73d191536969f4fd73d055bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Mode Register (channel = 0)  <a href="#ad68f1fcb73d191536969f4fd73d055bf">More...</a><br /></td></tr>
<tr class="separator:ad68f1fcb73d191536969f4fd73d055bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e67b0df97ff05c11cbc433a22f4cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a75e67b0df97ff05c11cbc433a22f4cb6">REG_TC2_SMMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088008U)</td></tr>
<tr class="memdesc:a75e67b0df97ff05c11cbc433a22f4cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Stepper Motor Mode Register (channel = 0)  <a href="#a75e67b0df97ff05c11cbc433a22f4cb6">More...</a><br /></td></tr>
<tr class="separator:a75e67b0df97ff05c11cbc433a22f4cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946b10d48d38353343c281516c0b3ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a946b10d48d38353343c281516c0b3ed0">REG_TC2_CV0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088010U)</td></tr>
<tr class="memdesc:a946b10d48d38353343c281516c0b3ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Counter Value (channel = 0)  <a href="#a946b10d48d38353343c281516c0b3ed0">More...</a><br /></td></tr>
<tr class="separator:a946b10d48d38353343c281516c0b3ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841a1d5851e3be16e4e0d011f46ded73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a841a1d5851e3be16e4e0d011f46ded73">REG_TC2_RA0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088014U)</td></tr>
<tr class="memdesc:a841a1d5851e3be16e4e0d011f46ded73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register A (channel = 0)  <a href="#a841a1d5851e3be16e4e0d011f46ded73">More...</a><br /></td></tr>
<tr class="separator:a841a1d5851e3be16e4e0d011f46ded73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e0654e8996b6c33fd761cbfeddf672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a12e0654e8996b6c33fd761cbfeddf672">REG_TC2_RB0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088018U)</td></tr>
<tr class="memdesc:a12e0654e8996b6c33fd761cbfeddf672"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register B (channel = 0)  <a href="#a12e0654e8996b6c33fd761cbfeddf672">More...</a><br /></td></tr>
<tr class="separator:a12e0654e8996b6c33fd761cbfeddf672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b86b465298b95afab299f75dbbb12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#af8b86b465298b95afab299f75dbbb12a">REG_TC2_RC0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008801CU)</td></tr>
<tr class="memdesc:af8b86b465298b95afab299f75dbbb12a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register C (channel = 0)  <a href="#af8b86b465298b95afab299f75dbbb12a">More...</a><br /></td></tr>
<tr class="separator:af8b86b465298b95afab299f75dbbb12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5241139a6978e6cfe8d05dca7173fb1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a5241139a6978e6cfe8d05dca7173fb1b">REG_TC2_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088020U)</td></tr>
<tr class="memdesc:a5241139a6978e6cfe8d05dca7173fb1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Status Register (channel = 0)  <a href="#a5241139a6978e6cfe8d05dca7173fb1b">More...</a><br /></td></tr>
<tr class="separator:a5241139a6978e6cfe8d05dca7173fb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d1b575fe1923c707854ec803a17e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#af4d1b575fe1923c707854ec803a17e8d">REG_TC2_IER0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088024U)</td></tr>
<tr class="memdesc:af4d1b575fe1923c707854ec803a17e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Enable Register (channel = 0)  <a href="#af4d1b575fe1923c707854ec803a17e8d">More...</a><br /></td></tr>
<tr class="separator:af4d1b575fe1923c707854ec803a17e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f3c6692689fe953af91e5b8ac9349b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a58f3c6692689fe953af91e5b8ac9349b">REG_TC2_IDR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088028U)</td></tr>
<tr class="memdesc:a58f3c6692689fe953af91e5b8ac9349b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Disable Register (channel = 0)  <a href="#a58f3c6692689fe953af91e5b8ac9349b">More...</a><br /></td></tr>
<tr class="separator:a58f3c6692689fe953af91e5b8ac9349b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0590a13d375bbc77766ed82ecb6b55fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a0590a13d375bbc77766ed82ecb6b55fa">REG_TC2_IMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008802CU)</td></tr>
<tr class="memdesc:a0590a13d375bbc77766ed82ecb6b55fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Mask Register (channel = 0)  <a href="#a0590a13d375bbc77766ed82ecb6b55fa">More...</a><br /></td></tr>
<tr class="separator:a0590a13d375bbc77766ed82ecb6b55fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025214f302ce56d98ab10d184572b6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a025214f302ce56d98ab10d184572b6ae">REG_TC2_CCR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088040U)</td></tr>
<tr class="memdesc:a025214f302ce56d98ab10d184572b6ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Control Register (channel = 1)  <a href="#a025214f302ce56d98ab10d184572b6ae">More...</a><br /></td></tr>
<tr class="separator:a025214f302ce56d98ab10d184572b6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57fa85c6bd01013939a2c7d0e530047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#ae57fa85c6bd01013939a2c7d0e530047">REG_TC2_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088044U)</td></tr>
<tr class="memdesc:ae57fa85c6bd01013939a2c7d0e530047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Mode Register (channel = 1)  <a href="#ae57fa85c6bd01013939a2c7d0e530047">More...</a><br /></td></tr>
<tr class="separator:ae57fa85c6bd01013939a2c7d0e530047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2545c951ad6bb86577e45ec5e53f7890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a2545c951ad6bb86577e45ec5e53f7890">REG_TC2_SMMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088048U)</td></tr>
<tr class="memdesc:a2545c951ad6bb86577e45ec5e53f7890"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Stepper Motor Mode Register (channel = 1)  <a href="#a2545c951ad6bb86577e45ec5e53f7890">More...</a><br /></td></tr>
<tr class="separator:a2545c951ad6bb86577e45ec5e53f7890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620d7b27ca138598d0e52c4e27d8b3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a620d7b27ca138598d0e52c4e27d8b3aa">REG_TC2_CV1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088050U)</td></tr>
<tr class="memdesc:a620d7b27ca138598d0e52c4e27d8b3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Counter Value (channel = 1)  <a href="#a620d7b27ca138598d0e52c4e27d8b3aa">More...</a><br /></td></tr>
<tr class="separator:a620d7b27ca138598d0e52c4e27d8b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676141e3dd666f99c9623ef5a374534d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a676141e3dd666f99c9623ef5a374534d">REG_TC2_RA1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088054U)</td></tr>
<tr class="memdesc:a676141e3dd666f99c9623ef5a374534d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register A (channel = 1)  <a href="#a676141e3dd666f99c9623ef5a374534d">More...</a><br /></td></tr>
<tr class="separator:a676141e3dd666f99c9623ef5a374534d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f2d87619dc7790a4f6ba965f02e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#aa7f2d87619dc7790a4f6ba965f02e286">REG_TC2_RB1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088058U)</td></tr>
<tr class="memdesc:aa7f2d87619dc7790a4f6ba965f02e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register B (channel = 1)  <a href="#aa7f2d87619dc7790a4f6ba965f02e286">More...</a><br /></td></tr>
<tr class="separator:aa7f2d87619dc7790a4f6ba965f02e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2470490284c20a79c30213fa2d36e10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a2470490284c20a79c30213fa2d36e10c">REG_TC2_RC1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008805CU)</td></tr>
<tr class="memdesc:a2470490284c20a79c30213fa2d36e10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register C (channel = 1)  <a href="#a2470490284c20a79c30213fa2d36e10c">More...</a><br /></td></tr>
<tr class="separator:a2470490284c20a79c30213fa2d36e10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adccb87e803e975b235731f62840cc9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#adccb87e803e975b235731f62840cc9bd">REG_TC2_SR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088060U)</td></tr>
<tr class="memdesc:adccb87e803e975b235731f62840cc9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Status Register (channel = 1)  <a href="#adccb87e803e975b235731f62840cc9bd">More...</a><br /></td></tr>
<tr class="separator:adccb87e803e975b235731f62840cc9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075a49b43f1372c65195487636783dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a075a49b43f1372c65195487636783dc8">REG_TC2_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088064U)</td></tr>
<tr class="memdesc:a075a49b43f1372c65195487636783dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Enable Register (channel = 1)  <a href="#a075a49b43f1372c65195487636783dc8">More...</a><br /></td></tr>
<tr class="separator:a075a49b43f1372c65195487636783dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedabccd89ed8ea0fa5bd330920ba9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#acedabccd89ed8ea0fa5bd330920ba9a0">REG_TC2_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088068U)</td></tr>
<tr class="memdesc:acedabccd89ed8ea0fa5bd330920ba9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Disable Register (channel = 1)  <a href="#acedabccd89ed8ea0fa5bd330920ba9a0">More...</a><br /></td></tr>
<tr class="separator:acedabccd89ed8ea0fa5bd330920ba9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aec317b11eb6dad03debddd948048e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a4aec317b11eb6dad03debddd948048e7">REG_TC2_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008806CU)</td></tr>
<tr class="memdesc:a4aec317b11eb6dad03debddd948048e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Mask Register (channel = 1)  <a href="#a4aec317b11eb6dad03debddd948048e7">More...</a><br /></td></tr>
<tr class="separator:a4aec317b11eb6dad03debddd948048e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8602f6a5710bf6a7dea85fcc344934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#adf8602f6a5710bf6a7dea85fcc344934">REG_TC2_CCR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088080U)</td></tr>
<tr class="memdesc:adf8602f6a5710bf6a7dea85fcc344934"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Control Register (channel = 2)  <a href="#adf8602f6a5710bf6a7dea85fcc344934">More...</a><br /></td></tr>
<tr class="separator:adf8602f6a5710bf6a7dea85fcc344934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a908bf70a5836e1eb54d69be9e80a42bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a908bf70a5836e1eb54d69be9e80a42bc">REG_TC2_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088084U)</td></tr>
<tr class="memdesc:a908bf70a5836e1eb54d69be9e80a42bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Channel Mode Register (channel = 2)  <a href="#a908bf70a5836e1eb54d69be9e80a42bc">More...</a><br /></td></tr>
<tr class="separator:a908bf70a5836e1eb54d69be9e80a42bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8636a8fb89642f78a089e50e814e8862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a8636a8fb89642f78a089e50e814e8862">REG_TC2_SMMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088088U)</td></tr>
<tr class="memdesc:a8636a8fb89642f78a089e50e814e8862"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Stepper Motor Mode Register (channel = 2)  <a href="#a8636a8fb89642f78a089e50e814e8862">More...</a><br /></td></tr>
<tr class="separator:a8636a8fb89642f78a089e50e814e8862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1f02a7cbe0fef9ae719f1af5a8cbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a1e1f02a7cbe0fef9ae719f1af5a8cbe8">REG_TC2_CV2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088090U)</td></tr>
<tr class="memdesc:a1e1f02a7cbe0fef9ae719f1af5a8cbe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Counter Value (channel = 2)  <a href="#a1e1f02a7cbe0fef9ae719f1af5a8cbe8">More...</a><br /></td></tr>
<tr class="separator:a1e1f02a7cbe0fef9ae719f1af5a8cbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706ef04728ed1e2d8130806ea1840a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a706ef04728ed1e2d8130806ea1840a72">REG_TC2_RA2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088094U)</td></tr>
<tr class="memdesc:a706ef04728ed1e2d8130806ea1840a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register A (channel = 2)  <a href="#a706ef04728ed1e2d8130806ea1840a72">More...</a><br /></td></tr>
<tr class="separator:a706ef04728ed1e2d8130806ea1840a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54d1d2a24582e02d2026f08ae7e1dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#af54d1d2a24582e02d2026f08ae7e1dff">REG_TC2_RB2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088098U)</td></tr>
<tr class="memdesc:af54d1d2a24582e02d2026f08ae7e1dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register B (channel = 2)  <a href="#af54d1d2a24582e02d2026f08ae7e1dff">More...</a><br /></td></tr>
<tr class="separator:af54d1d2a24582e02d2026f08ae7e1dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cf81b0d22ce5837d78b1f29a6144f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#ab7cf81b0d22ce5837d78b1f29a6144f7">REG_TC2_RC2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008809CU)</td></tr>
<tr class="memdesc:ab7cf81b0d22ce5837d78b1f29a6144f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Register C (channel = 2)  <a href="#ab7cf81b0d22ce5837d78b1f29a6144f7">More...</a><br /></td></tr>
<tr class="separator:ab7cf81b0d22ce5837d78b1f29a6144f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81249a78fb4c40c0d6c7b7f7014b6779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a81249a78fb4c40c0d6c7b7f7014b6779">REG_TC2_SR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880A0U)</td></tr>
<tr class="memdesc:a81249a78fb4c40c0d6c7b7f7014b6779"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Status Register (channel = 2)  <a href="#a81249a78fb4c40c0d6c7b7f7014b6779">More...</a><br /></td></tr>
<tr class="separator:a81249a78fb4c40c0d6c7b7f7014b6779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0001dfc231740ca5f2a2c63bb8e03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a2d0001dfc231740ca5f2a2c63bb8e03a">REG_TC2_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880A4U)</td></tr>
<tr class="memdesc:a2d0001dfc231740ca5f2a2c63bb8e03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Enable Register (channel = 2)  <a href="#a2d0001dfc231740ca5f2a2c63bb8e03a">More...</a><br /></td></tr>
<tr class="separator:a2d0001dfc231740ca5f2a2c63bb8e03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904a799ddc5687f276168072959ce271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a904a799ddc5687f276168072959ce271">REG_TC2_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880A8U)</td></tr>
<tr class="memdesc:a904a799ddc5687f276168072959ce271"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Disable Register (channel = 2)  <a href="#a904a799ddc5687f276168072959ce271">More...</a><br /></td></tr>
<tr class="separator:a904a799ddc5687f276168072959ce271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffb38ed631c21e3543d2d8637447659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a2ffb38ed631c21e3543d2d8637447659">REG_TC2_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880ACU)</td></tr>
<tr class="memdesc:a2ffb38ed631c21e3543d2d8637447659"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Interrupt Mask Register (channel = 2)  <a href="#a2ffb38ed631c21e3543d2d8637447659">More...</a><br /></td></tr>
<tr class="separator:a2ffb38ed631c21e3543d2d8637447659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ed86752be953a6588824aff763b61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#af4ed86752be953a6588824aff763b61b">REG_TC2_BCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880C0U)</td></tr>
<tr class="memdesc:af4ed86752be953a6588824aff763b61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Block Control Register  <a href="#af4ed86752be953a6588824aff763b61b">More...</a><br /></td></tr>
<tr class="separator:af4ed86752be953a6588824aff763b61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec0cc82ef1da0ac78312f671375a73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a8ec0cc82ef1da0ac78312f671375a73b">REG_TC2_BMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880C4U)</td></tr>
<tr class="memdesc:a8ec0cc82ef1da0ac78312f671375a73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Block Mode Register  <a href="#a8ec0cc82ef1da0ac78312f671375a73b">More...</a><br /></td></tr>
<tr class="separator:a8ec0cc82ef1da0ac78312f671375a73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dc6383ab953bf386fbd065a403e590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a93dc6383ab953bf386fbd065a403e590">REG_TC2_QIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880C8U)</td></tr>
<tr class="memdesc:a93dc6383ab953bf386fbd065a403e590"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) QDEC Interrupt Enable Register  <a href="#a93dc6383ab953bf386fbd065a403e590">More...</a><br /></td></tr>
<tr class="separator:a93dc6383ab953bf386fbd065a403e590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d1d957bf566d6e88193f9950957c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a21d1d957bf566d6e88193f9950957c96">REG_TC2_QIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880CCU)</td></tr>
<tr class="memdesc:a21d1d957bf566d6e88193f9950957c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) QDEC Interrupt Disable Register  <a href="#a21d1d957bf566d6e88193f9950957c96">More...</a><br /></td></tr>
<tr class="separator:a21d1d957bf566d6e88193f9950957c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f28f125902bab302ce9628736fdaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a62f28f125902bab302ce9628736fdaf5">REG_TC2_QIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880D0U)</td></tr>
<tr class="memdesc:a62f28f125902bab302ce9628736fdaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) QDEC Interrupt Mask Register  <a href="#a62f28f125902bab302ce9628736fdaf5">More...</a><br /></td></tr>
<tr class="separator:a62f28f125902bab302ce9628736fdaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5d2f7971d37d7a8ed8ac28878e2cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#aaa5d2f7971d37d7a8ed8ac28878e2cf0">REG_TC2_QISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880D4U)</td></tr>
<tr class="memdesc:aaa5d2f7971d37d7a8ed8ac28878e2cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) QDEC Interrupt Status Register  <a href="#aaa5d2f7971d37d7a8ed8ac28878e2cf0">More...</a><br /></td></tr>
<tr class="separator:aaa5d2f7971d37d7a8ed8ac28878e2cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef6770902e4bcc548c045e01d77ef3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#aeef6770902e4bcc548c045e01d77ef3f">REG_TC2_FMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880D8U)</td></tr>
<tr class="memdesc:aeef6770902e4bcc548c045e01d77ef3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Fault Mode Register  <a href="#aeef6770902e4bcc548c045e01d77ef3f">More...</a><br /></td></tr>
<tr class="separator:aeef6770902e4bcc548c045e01d77ef3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d701f4e7155865908e61e9c3f91fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__tc2_8h.html#a77d701f4e7155865908e61e9c3f91fd3">REG_TC2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880E4U)</td></tr>
<tr class="memdesc:a77d701f4e7155865908e61e9c3f91fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC2) Write Protect Mode Register  <a href="#a77d701f4e7155865908e61e9c3f91fd3">More...</a><br /></td></tr>
<tr class="separator:a77d701f4e7155865908e61e9c3f91fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af4ed86752be953a6588824aff763b61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ed86752be953a6588824aff763b61b">&#9670;&nbsp;</a></span>REG_TC2_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_BCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Block Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00114">114</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a8ec0cc82ef1da0ac78312f671375a73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec0cc82ef1da0ac78312f671375a73b">&#9670;&nbsp;</a></span>REG_TC2_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_BMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Block Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00115">115</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="ae794f6edadd051e366aaeb86dca03118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae794f6edadd051e366aaeb86dca03118">&#9670;&nbsp;</a></span>REG_TC2_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CCR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Control Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00081">81</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a025214f302ce56d98ab10d184572b6ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025214f302ce56d98ab10d184572b6ae">&#9670;&nbsp;</a></span>REG_TC2_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CCR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Control Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00092">92</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="adf8602f6a5710bf6a7dea85fcc344934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf8602f6a5710bf6a7dea85fcc344934">&#9670;&nbsp;</a></span>REG_TC2_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CCR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Control Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00103">103</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="ad68f1fcb73d191536969f4fd73d055bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68f1fcb73d191536969f4fd73d055bf">&#9670;&nbsp;</a></span>REG_TC2_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Mode Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00082">82</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="ae57fa85c6bd01013939a2c7d0e530047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57fa85c6bd01013939a2c7d0e530047">&#9670;&nbsp;</a></span>REG_TC2_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Mode Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00093">93</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a908bf70a5836e1eb54d69be9e80a42bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a908bf70a5836e1eb54d69be9e80a42bc">&#9670;&nbsp;</a></span>REG_TC2_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Channel Mode Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00104">104</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a946b10d48d38353343c281516c0b3ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946b10d48d38353343c281516c0b3ed0">&#9670;&nbsp;</a></span>REG_TC2_CV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CV0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Counter Value (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00084">84</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a620d7b27ca138598d0e52c4e27d8b3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620d7b27ca138598d0e52c4e27d8b3aa">&#9670;&nbsp;</a></span>REG_TC2_CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CV1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Counter Value (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00095">95</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a1e1f02a7cbe0fef9ae719f1af5a8cbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1f02a7cbe0fef9ae719f1af5a8cbe8">&#9670;&nbsp;</a></span>REG_TC2_CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_CV2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Counter Value (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00106">106</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="aeef6770902e4bcc548c045e01d77ef3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef6770902e4bcc548c045e01d77ef3f">&#9670;&nbsp;</a></span>REG_TC2_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_FMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00120">120</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a58f3c6692689fe953af91e5b8ac9349b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f3c6692689fe953af91e5b8ac9349b">&#9670;&nbsp;</a></span>REG_TC2_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IDR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Disable Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00090">90</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="acedabccd89ed8ea0fa5bd330920ba9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedabccd89ed8ea0fa5bd330920ba9a0">&#9670;&nbsp;</a></span>REG_TC2_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Disable Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00101">101</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a904a799ddc5687f276168072959ce271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904a799ddc5687f276168072959ce271">&#9670;&nbsp;</a></span>REG_TC2_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Disable Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00112">112</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="af4d1b575fe1923c707854ec803a17e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d1b575fe1923c707854ec803a17e8d">&#9670;&nbsp;</a></span>REG_TC2_IER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IER0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Enable Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00089">89</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a075a49b43f1372c65195487636783dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075a49b43f1372c65195487636783dc8">&#9670;&nbsp;</a></span>REG_TC2_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IER1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40088064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Enable Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00100">100</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a2d0001dfc231740ca5f2a2c63bb8e03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0001dfc231740ca5f2a2c63bb8e03a">&#9670;&nbsp;</a></span>REG_TC2_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IER2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Enable Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00111">111</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a0590a13d375bbc77766ed82ecb6b55fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0590a13d375bbc77766ed82ecb6b55fa">&#9670;&nbsp;</a></span>REG_TC2_IMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008802CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Mask Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00091">91</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a4aec317b11eb6dad03debddd948048e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aec317b11eb6dad03debddd948048e7">&#9670;&nbsp;</a></span>REG_TC2_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4008806CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Mask Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00102">102</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a2ffb38ed631c21e3543d2d8637447659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffb38ed631c21e3543d2d8637447659">&#9670;&nbsp;</a></span>REG_TC2_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_IMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Interrupt Mask Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00113">113</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a21d1d957bf566d6e88193f9950957c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d1d957bf566d6e88193f9950957c96">&#9670;&nbsp;</a></span>REG_TC2_QIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_QIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) QDEC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00117">117</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a93dc6383ab953bf386fbd065a403e590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93dc6383ab953bf386fbd065a403e590">&#9670;&nbsp;</a></span>REG_TC2_QIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_QIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400880C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) QDEC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00116">116</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a62f28f125902bab302ce9628736fdaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f28f125902bab302ce9628736fdaf5">&#9670;&nbsp;</a></span>REG_TC2_QIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_QIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) QDEC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00118">118</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="aaa5d2f7971d37d7a8ed8ac28878e2cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5d2f7971d37d7a8ed8ac28878e2cf0">&#9670;&nbsp;</a></span>REG_TC2_QISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_QISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) QDEC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00119">119</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a841a1d5851e3be16e4e0d011f46ded73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841a1d5851e3be16e4e0d011f46ded73">&#9670;&nbsp;</a></span>REG_TC2_RA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RA0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register A (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00085">85</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a676141e3dd666f99c9623ef5a374534d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676141e3dd666f99c9623ef5a374534d">&#9670;&nbsp;</a></span>REG_TC2_RA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RA1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register A (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00096">96</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a706ef04728ed1e2d8130806ea1840a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706ef04728ed1e2d8130806ea1840a72">&#9670;&nbsp;</a></span>REG_TC2_RA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RA2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register A (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00107">107</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a12e0654e8996b6c33fd761cbfeddf672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e0654e8996b6c33fd761cbfeddf672">&#9670;&nbsp;</a></span>REG_TC2_RB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RB0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register B (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00086">86</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="aa7f2d87619dc7790a4f6ba965f02e286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f2d87619dc7790a4f6ba965f02e286">&#9670;&nbsp;</a></span>REG_TC2_RB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RB1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register B (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00097">97</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="af54d1d2a24582e02d2026f08ae7e1dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54d1d2a24582e02d2026f08ae7e1dff">&#9670;&nbsp;</a></span>REG_TC2_RB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RB2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register B (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00108">108</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="af8b86b465298b95afab299f75dbbb12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b86b465298b95afab299f75dbbb12a">&#9670;&nbsp;</a></span>REG_TC2_RC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RC0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register C (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00087">87</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a2470490284c20a79c30213fa2d36e10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2470490284c20a79c30213fa2d36e10c">&#9670;&nbsp;</a></span>REG_TC2_RC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RC1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008805CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register C (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00098">98</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="ab7cf81b0d22ce5837d78b1f29a6144f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7cf81b0d22ce5837d78b1f29a6144f7">&#9670;&nbsp;</a></span>REG_TC2_RC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_RC2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4008809CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Register C (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00109">109</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a75e67b0df97ff05c11cbc433a22f4cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e67b0df97ff05c11cbc433a22f4cb6">&#9670;&nbsp;</a></span>REG_TC2_SMMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SMMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Stepper Motor Mode Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00083">83</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a2545c951ad6bb86577e45ec5e53f7890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2545c951ad6bb86577e45ec5e53f7890">&#9670;&nbsp;</a></span>REG_TC2_SMMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SMMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Stepper Motor Mode Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00094">94</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a8636a8fb89642f78a089e50e814e8862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8636a8fb89642f78a089e50e814e8862">&#9670;&nbsp;</a></span>REG_TC2_SMMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SMMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40088088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Stepper Motor Mode Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00105">105</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a5241139a6978e6cfe8d05dca7173fb1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5241139a6978e6cfe8d05dca7173fb1b">&#9670;&nbsp;</a></span>REG_TC2_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Status Register (channel = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00088">88</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="adccb87e803e975b235731f62840cc9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccb87e803e975b235731f62840cc9bd">&#9670;&nbsp;</a></span>REG_TC2_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40088060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Status Register (channel = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00099">99</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a81249a78fb4c40c0d6c7b7f7014b6779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81249a78fb4c40c0d6c7b7f7014b6779">&#9670;&nbsp;</a></span>REG_TC2_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_SR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400880A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Status Register (channel = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00110">110</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
<a id="a77d701f4e7155865908e61e9c3f91fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d701f4e7155865908e61e9c3f91fd3">&#9670;&nbsp;</a></span>REG_TC2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC2_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400880E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC2) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__tc2_8h_source.html#l00121">121</a> of file <a class="el" href="instance__tc2_8h_source.html">instance_tc2.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
