// Seed: 3976907285
module module_0 ();
  if (1 & 1) begin : LABEL_0
    wire id_2;
  end else begin : LABEL_0
    assign id_3 = ~id_3 + id_3;
  end
  uwire id_5;
  assign #id_6 id_6 = !id_5;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16 = id_12;
  always
  fork
    id_3 = id_16;
  join
  always assume (1);
  assign id_2 = 1'b0;
  uwire id_17;
  assign id_17 = 1'h0;
  module_0 modCall_1 ();
endmodule
