// Seed: 3374946109
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
    , id_4
);
  assign id_4 = 1'b0 !== id_2[1];
endmodule
