<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>
defines: 
time_elapsed: 0.812s
ram usage: 37544 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzy6ilt8z/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:22</a>: No timescale set for &#34;sctag_retdp&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:22</a>: Compile module &#34;work@sctag_retdp&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>: Implicit port type (wire) for &#34;retdp_data_c7_buf&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:22</a>: Top level module &#34;work@sctag_retdp&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>: Cannot find a module definition for &#34;work@sctag_retdp::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>: Cannot find a module definition for &#34;work@sctag_retdp::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpzy6ilt8z/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_retdp
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzy6ilt8z/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzy6ilt8z/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_retdp)
 |vpiName:work@sctag_retdp
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_retdp
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_retdp, file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:22, parent:work@sctag_retdp
   |vpiDefName:work@sctag_retdp
   |vpiFullName:work@sctag_retdp
   |vpiPort:
   \_port: (retdp_data_c7_buf), line:24
     |vpiName:retdp_data_c7_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retdp_data_c7_buf), line:24
         |vpiName:retdp_data_c7_buf
         |vpiFullName:work@sctag_retdp.retdp_data_c7_buf
   |vpiPort:
   \_port: (retdp_ecc_c7_buf), line:24
     |vpiName:retdp_ecc_c7_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retdp_ecc_c7_buf), line:24
         |vpiName:retdp_ecc_c7_buf
         |vpiFullName:work@sctag_retdp.retdp_ecc_c7_buf
   |vpiPort:
   \_port: (so), line:24
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:24
         |vpiName:so
         |vpiFullName:work@sctag_retdp.so
   |vpiPort:
   \_port: (scdata_sctag_decc_c6), line:26
     |vpiName:scdata_sctag_decc_c6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_sctag_decc_c6), line:26
         |vpiName:scdata_sctag_decc_c6
         |vpiFullName:work@sctag_retdp.scdata_sctag_decc_c6
   |vpiPort:
   \_port: (rclk), line:26
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26
         |vpiName:rclk
         |vpiFullName:work@sctag_retdp.rclk
   |vpiPort:
   \_port: (si), line:26
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26
         |vpiName:si
         |vpiFullName:work@sctag_retdp.si
   |vpiPort:
   \_port: (se), line:26
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26
         |vpiName:se
         |vpiFullName:work@sctag_retdp.se
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_part_select: , line:45, parent:scdata_sctag_decc_c6
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scdata_sctag_decc_c6)
       |vpiLeftRange:
       \_constant: , line:45
         |vpiConstType:7
         |vpiDecompile:38
         |vpiSize:32
         |INT:38
       |vpiRightRange:
       \_constant: , line:45
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_operation: , line:45
       |vpiOpType:33
       |vpiOperand:
       \_part_select: , line:45, parent:retdp_data_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_data_c6)
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:45, parent:retdp_ecc_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_ecc_c6)
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:6
           |vpiSize:32
           |INT:6
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_part_select: , line:46, parent:scdata_sctag_decc_c6
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scdata_sctag_decc_c6)
       |vpiLeftRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:77
         |vpiSize:32
         |INT:77
       |vpiRightRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:39
         |vpiSize:32
         |INT:39
     |vpiLhs:
     \_operation: , line:46
       |vpiOpType:33
       |vpiOperand:
       \_part_select: , line:46, parent:retdp_data_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_data_c6)
         |vpiLeftRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:32
           |vpiSize:32
           |INT:32
       |vpiOperand:
       \_part_select: , line:46, parent:retdp_ecc_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_ecc_c6)
         |vpiLeftRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:13
           |vpiSize:32
           |INT:13
         |vpiRightRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_part_select: , line:47, parent:scdata_sctag_decc_c6
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scdata_sctag_decc_c6)
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:116
         |vpiSize:32
         |INT:116
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:78
         |vpiSize:32
         |INT:78
     |vpiLhs:
     \_operation: , line:47
       |vpiOpType:33
       |vpiOperand:
       \_part_select: , line:47, parent:retdp_data_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_data_c6)
         |vpiLeftRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:95
           |vpiSize:32
           |INT:95
         |vpiRightRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:64
           |vpiSize:32
           |INT:64
       |vpiOperand:
       \_part_select: , line:47, parent:retdp_ecc_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_ecc_c6)
         |vpiLeftRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:20
           |vpiSize:32
           |INT:20
         |vpiRightRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:14
           |vpiSize:32
           |INT:14
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_part_select: , line:48, parent:scdata_sctag_decc_c6
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scdata_sctag_decc_c6)
       |vpiLeftRange:
       \_constant: , line:48
         |vpiConstType:7
         |vpiDecompile:155
         |vpiSize:32
         |INT:155
       |vpiRightRange:
       \_constant: , line:48
         |vpiConstType:7
         |vpiDecompile:117
         |vpiSize:32
         |INT:117
     |vpiLhs:
     \_operation: , line:48
       |vpiOpType:33
       |vpiOperand:
       \_part_select: , line:48, parent:retdp_data_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_data_c6)
         |vpiLeftRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:127
           |vpiSize:32
           |INT:127
         |vpiRightRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:96
           |vpiSize:32
           |INT:96
       |vpiOperand:
       \_part_select: , line:48, parent:retdp_ecc_c6
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (retdp_ecc_c6)
         |vpiLeftRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:27
           |vpiSize:32
           |INT:27
         |vpiRightRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:21
           |vpiSize:32
           |INT:21
   |vpiNet:
   \_logic_net: (retdp_data_c6), line:41
     |vpiName:retdp_data_c6
     |vpiFullName:work@sctag_retdp.retdp_data_c6
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (retdp_ecc_c6), line:42
     |vpiName:retdp_ecc_c6
     |vpiFullName:work@sctag_retdp.retdp_ecc_c6
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (retdp_data_c7_buf), line:24
   |vpiNet:
   \_logic_net: (retdp_ecc_c7_buf), line:24
   |vpiNet:
   \_logic_net: (so), line:24
   |vpiNet:
   \_logic_net: (scdata_sctag_decc_c6), line:26
   |vpiNet:
   \_logic_net: (rclk), line:26
   |vpiNet:
   \_logic_net: (si), line:26
   |vpiNet:
   \_logic_net: (se), line:26
 |uhdmtopModules:
 \_module: work@sctag_retdp (work@sctag_retdp), file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:22
   |vpiDefName:work@sctag_retdp
   |vpiName:work@sctag_retdp
   |vpiPort:
   \_port: (retdp_data_c7_buf), line:24, parent:work@sctag_retdp
     |vpiName:retdp_data_c7_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retdp_data_c7_buf), line:24, parent:work@sctag_retdp
         |vpiName:retdp_data_c7_buf
         |vpiFullName:work@sctag_retdp.retdp_data_c7_buf
   |vpiPort:
   \_port: (retdp_ecc_c7_buf), line:24, parent:work@sctag_retdp
     |vpiName:retdp_ecc_c7_buf
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (retdp_ecc_c7_buf), line:24, parent:work@sctag_retdp
         |vpiName:retdp_ecc_c7_buf
         |vpiFullName:work@sctag_retdp.retdp_ecc_c7_buf
   |vpiPort:
   \_port: (so), line:24, parent:work@sctag_retdp
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:24, parent:work@sctag_retdp
         |vpiName:so
         |vpiFullName:work@sctag_retdp.so
   |vpiPort:
   \_port: (scdata_sctag_decc_c6), line:26, parent:work@sctag_retdp
     |vpiName:scdata_sctag_decc_c6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scdata_sctag_decc_c6), line:26, parent:work@sctag_retdp
         |vpiName:scdata_sctag_decc_c6
         |vpiFullName:work@sctag_retdp.scdata_sctag_decc_c6
   |vpiPort:
   \_port: (rclk), line:26, parent:work@sctag_retdp
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26, parent:work@sctag_retdp
         |vpiName:rclk
         |vpiFullName:work@sctag_retdp.rclk
   |vpiPort:
   \_port: (si), line:26, parent:work@sctag_retdp
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26, parent:work@sctag_retdp
         |vpiName:si
         |vpiFullName:work@sctag_retdp.si
   |vpiPort:
   \_port: (se), line:26, parent:work@sctag_retdp
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26, parent:work@sctag_retdp
         |vpiName:se
         |vpiFullName:work@sctag_retdp.se
   |vpiModule:
   \_module: work@sctag_retdp::dff_s (ff_data_rtn_c7), file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:58, parent:work@sctag_retdp
     |vpiDefName:work@sctag_retdp::dff_s
     |vpiName:ff_data_rtn_c7
     |vpiFullName:work@sctag_retdp.ff_data_rtn_c7
     |vpiPort:
     \_port: (q), parent:ff_data_rtn_c7
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (retdp_data_c7_buf), line:59
         |vpiName:retdp_data_c7_buf
         |vpiActual:
         \_logic_net: (retdp_data_c7_buf), line:24, parent:work@sctag_retdp
     |vpiPort:
     \_port: (din), parent:ff_data_rtn_c7
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (retdp_data_c6), line:60
         |vpiName:retdp_data_c6
         |vpiActual:
         \_logic_net: (retdp_data_c6), line:41, parent:work@sctag_retdp
           |vpiName:retdp_data_c6
           |vpiFullName:work@sctag_retdp.retdp_data_c6
           |vpiNetType:1
           |vpiRange:
           \_range: , line:41
             |vpiLeftRange:
             \_constant: , line:41
               |vpiConstType:7
               |vpiDecompile:127
               |vpiSize:32
               |INT:127
             |vpiRightRange:
             \_constant: , line:41
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_data_rtn_c7
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:61
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (se), parent:ff_data_rtn_c7
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:62
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (si), parent:ff_data_rtn_c7
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:62
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (so), parent:ff_data_rtn_c7
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:62
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:24, parent:work@sctag_retdp
     |vpiInstance:
     \_module: work@sctag_retdp (work@sctag_retdp), file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:22
   |vpiModule:
   \_module: work@sctag_retdp::dff_s (ff_ecc_rtn_c7), file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:65, parent:work@sctag_retdp
     |vpiDefName:work@sctag_retdp::dff_s
     |vpiName:ff_ecc_rtn_c7
     |vpiFullName:work@sctag_retdp.ff_ecc_rtn_c7
     |vpiPort:
     \_port: (q), parent:ff_ecc_rtn_c7
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (retdp_ecc_c7_buf), line:66
         |vpiName:retdp_ecc_c7_buf
         |vpiActual:
         \_logic_net: (retdp_ecc_c7_buf), line:24, parent:work@sctag_retdp
     |vpiPort:
     \_port: (din), parent:ff_ecc_rtn_c7
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (retdp_ecc_c6), line:67
         |vpiName:retdp_ecc_c6
         |vpiActual:
         \_logic_net: (retdp_ecc_c6), line:42, parent:work@sctag_retdp
           |vpiName:retdp_ecc_c6
           |vpiFullName:work@sctag_retdp.retdp_ecc_c6
           |vpiNetType:1
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:27
               |vpiSize:32
               |INT:27
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_ecc_rtn_c7
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:68
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (se), parent:ff_ecc_rtn_c7
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:69
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (si), parent:ff_ecc_rtn_c7
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:69
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@sctag_retdp
     |vpiPort:
     \_port: (so), parent:ff_ecc_rtn_c7
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:69
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:24, parent:work@sctag_retdp
     |vpiInstance:
     \_module: work@sctag_retdp (work@sctag_retdp), file:<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v</a>, line:22
   |vpiNet:
   \_logic_net: (retdp_data_c6), line:41, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (retdp_ecc_c6), line:42, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (retdp_data_c7_buf), line:24, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (retdp_ecc_c7_buf), line:24, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (so), line:24, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (scdata_sctag_decc_c6), line:26, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (rclk), line:26, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (si), line:26, parent:work@sctag_retdp
   |vpiNet:
   \_logic_net: (se), line:26, parent:work@sctag_retdp
Object: \work_sctag_retdp of type 3000
Object: \work_sctag_retdp of type 32
Object: \retdp_data_c7_buf of type 44
Object: \retdp_ecc_c7_buf of type 44
Object: \so of type 44
Object: \scdata_sctag_decc_c6 of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_data_rtn_c7 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ecc_rtn_c7 of type 32
Object: \retdp_data_c6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \retdp_ecc_c6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \retdp_data_c7_buf of type 36
Object: \retdp_ecc_c7_buf of type 36
Object: \so of type 36
Object: \scdata_sctag_decc_c6 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_retdp of type 32
Object:  of type 8
Object:  of type 39
Object:  of type 42
Object: \retdp_data_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \retdp_ecc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scdata_sctag_decc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 39
Object:  of type 42
Object: \retdp_data_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \retdp_ecc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scdata_sctag_decc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 39
Object:  of type 42
Object: \retdp_data_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \retdp_ecc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scdata_sctag_decc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 39
Object:  of type 42
Object: \retdp_data_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \retdp_ecc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scdata_sctag_decc_c6 of type 608
Object:  of type 7
Object:  of type 7
Object: \retdp_data_c6 of type 36
Object: \retdp_ecc_c6 of type 36
Object: \retdp_data_c7_buf of type 36
Object: \retdp_ecc_c7_buf of type 36
Object: \so of type 36
Object: \scdata_sctag_decc_c6 of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_retdp&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3712df0] str=&#39;\work_sctag_retdp&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x37130b0] str=&#39;\retdp_data_c7_buf&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x37134a0] str=&#39;\retdp_ecc_c7_buf&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x3713670] str=&#39;\so&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x37139b0] str=&#39;\rclk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713b60] str=&#39;\si&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713d60] str=&#39;\se&#39; input port=7
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3713f10] str=&#39;\ff_data_rtn_c7&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37149a0] str=&#39;\work_sctag_retdp::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714ac0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714be0] str=&#39;\retdp_data_c7_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714de0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714f00] str=&#39;\retdp_data_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x37150e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715200] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715400] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715520] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715770] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715890] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715a90] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715bb0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3715d90] str=&#39;\ff_ecc_rtn_c7&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3715f00] str=&#39;\work_sctag_retdp::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716060] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716180] str=&#39;\retdp_ecc_c7_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716380] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37164a0] str=&#39;\retdp_ecc_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716680] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37167a0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37169a0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716ac0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716d10] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716e30] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3717030] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3717150] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x37173c0] str=&#39;\retdp_data_c6&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717540]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717880] bits=&#39;00000000000000000000000001111111&#39;(32) range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x37176f0] str=&#39;\retdp_ecc_c6&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371bb80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371be10] bits=&#39;00000000000000000000000000011011&#39;(32) range=[31:0] int=27
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371bfa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c1a0]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c2c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c750] str=&#39;\retdp_ecc_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cc20]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cf20] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c430] str=&#39;\retdp_data_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c5c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c8c0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371ca70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cdb0] str=&#39;\scdata_sctag_decc_c6&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d160]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d3a0] bits=&#39;00000000000000000000000000100110&#39;(32) range=[31:0] int=38
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d510] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d280]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d680]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371db10] str=&#39;\retdp_ecc_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e020]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e320] bits=&#39;00000000000000000000000000001101&#39;(32) range=[31:0] int=13
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e4d0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d7f0] str=&#39;\retdp_data_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d960]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371dca0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371de50] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e1b0] str=&#39;\scdata_sctag_decc_c6&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e680]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e960] bits=&#39;00000000000000000000000001001101&#39;(32) range=[31:0] int=77
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371ead0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371e7f0]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ec40]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f4e0] str=&#39;\retdp_ecc_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f600]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f890] bits=&#39;00000000000000000000000000010100&#39;(32) range=[31:0] int=20
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fa00] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371edb0] str=&#39;\retdp_data_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ef20]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f200] bits=&#39;00000000000000000000000001011111&#39;(32) range=[31:0] int=95
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f370] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f720] str=&#39;\scdata_sctag_decc_c6&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fb70]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fe50] bits=&#39;00000000000000000000000001110100&#39;(32) range=[31:0] int=116
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ffc0] bits=&#39;00000000000000000000000001001110&#39;(32) range=[31:0] int=78
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x371fce0]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720130]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37209f0] str=&#39;\retdp_ecc_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720b10]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720da0] bits=&#39;00000000000000000000000000011011&#39;(32) range=[31:0] int=27
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720f10] bits=&#39;00000000000000000000000000010101&#39;(32) range=[31:0] int=21
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37202a0] str=&#39;\retdp_data_c6&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720410]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37206f0] bits=&#39;00000000000000000000000001111111&#39;(32) range=[31:0] int=127
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720860] bits=&#39;00000000000000000000000001100000&#39;(32) range=[31:0] int=96
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720c30] str=&#39;\scdata_sctag_decc_c6&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3721080]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3721360] bits=&#39;00000000000000000000000010011011&#39;(32) range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37214d0] bits=&#39;00000000000000000000000001110101&#39;(32) range=[31:0] int=117
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3712df0] str=&#39;\work_sctag_retdp&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x37130b0] str=&#39;\retdp_data_c7_buf&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x37134a0] str=&#39;\retdp_ecc_c7_buf&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:24</a>.0-24.0&gt; [0x3713670] str=&#39;\so&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x37139b0] str=&#39;\rclk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713b60] str=&#39;\si&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:26</a>.0-26.0&gt; [0x3713d60] str=&#39;\se&#39; input basic_prep port=7 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3713f10] str=&#39;\ff_data_rtn_c7&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37149a0] str=&#39;\work_sctag_retdp::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714ac0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714be0 -&gt; 0x37130b0] str=&#39;\retdp_data_c7_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714de0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3714f00 -&gt; 0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x37150e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715200 -&gt; 0x37139b0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715400] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715520 -&gt; 0x3713d60] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715770] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715890 -&gt; 0x3713b60] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715a90] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:58</a>.0-58.0&gt; [0x3715bb0 -&gt; 0x3713670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3715d90] str=&#39;\ff_ecc_rtn_c7&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3715f00] str=&#39;\work_sctag_retdp::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716060] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716180 -&gt; 0x37134a0] str=&#39;\retdp_ecc_c7_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716380] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37164a0 -&gt; 0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716680] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37167a0 -&gt; 0x37139b0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x37169a0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716ac0 -&gt; 0x3713d60] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716d10] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3716e30 -&gt; 0x3713b60] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3717030] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:65</a>.0-65.0&gt; [0x3717150 -&gt; 0x3713670] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep range=[127:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717540] basic_prep range=[127:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717880] bits=&#39;00000000000000000000000001111111&#39;(32) basic_prep range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:41</a>.0-41.0&gt; [0x3717a30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep range=[27:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371bb80] basic_prep range=[27:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371be10] bits=&#39;00000000000000000000000000011011&#39;(32) basic_prep range=[31:0] int=27
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:42</a>.0-42.0&gt; [0x371bfa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c1a0] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c2c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c750 -&gt; 0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cc20] basic_prep range=[6:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cf20] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d040] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c430 -&gt; 0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c5c0] basic_prep range=[31:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371c8c0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371ca70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371cdb0 -&gt; 0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d160] basic_prep range=[38:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d3a0] bits=&#39;00000000000000000000000000100110&#39;(32) basic_prep range=[31:0] int=38
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>.0-45.0&gt; [0x371d510] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d280] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d680] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371db10 -&gt; 0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e020] basic_prep range=[13:7]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e320] bits=&#39;00000000000000000000000000001101&#39;(32) basic_prep range=[31:0] int=13
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e4d0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d7f0 -&gt; 0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371d960] basic_prep range=[63:32]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371dca0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371de50] bits=&#39;00000000000000000000000000100000&#39;(32) basic_prep range=[31:0] int=32
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e1b0 -&gt; 0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e680] basic_prep range=[77:39]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371e960] bits=&#39;00000000000000000000000001001101&#39;(32) basic_prep range=[31:0] int=77
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>.0-46.0&gt; [0x371ead0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371e7f0] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ec40] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f4e0 -&gt; 0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f600] basic_prep range=[20:14]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f890] bits=&#39;00000000000000000000000000010100&#39;(32) basic_prep range=[31:0] int=20
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fa00] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371edb0 -&gt; 0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ef20] basic_prep range=[95:64]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f200] bits=&#39;00000000000000000000000001011111&#39;(32) basic_prep range=[31:0] int=95
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f370] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371f720 -&gt; 0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fb70] basic_prep range=[116:78]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371fe50] bits=&#39;00000000000000000000000001110100&#39;(32) basic_prep range=[31:0] int=116
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>.0-47.0&gt; [0x371ffc0] bits=&#39;00000000000000000000000001001110&#39;(32) basic_prep range=[31:0] int=78
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x371fce0] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720130] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37209f0 -&gt; 0x37176f0] str=&#39;\retdp_ecc_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720b10] basic_prep range=[27:21]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720da0] bits=&#39;00000000000000000000000000011011&#39;(32) basic_prep range=[31:0] int=27
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720f10] bits=&#39;00000000000000000000000000010101&#39;(32) basic_prep range=[31:0] int=21
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37202a0 -&gt; 0x37173c0] str=&#39;\retdp_data_c6&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720410] basic_prep range=[127:96]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37206f0] bits=&#39;00000000000000000000000001111111&#39;(32) basic_prep range=[31:0] int=127
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720860] bits=&#39;00000000000000000000000001100000&#39;(32) basic_prep range=[31:0] int=96
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3720c30 -&gt; 0x3713820] str=&#39;\scdata_sctag_decc_c6&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3721080] basic_prep range=[155:117]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x3721360] bits=&#39;00000000000000000000000010011011&#39;(32) basic_prep range=[31:0] int=155
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>.0-48.0&gt; [0x37214d0] bits=&#39;00000000000000000000000001110101&#39;(32) basic_prep range=[31:0] int=117
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:45</a>: Warning: Range [38:0] select out of bounds on signal `\scdata_sctag_decc_c6&#39;: Setting 38 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:46</a>: Warning: Range select [77:39] out of bounds on signal `\scdata_sctag_decc_c6&#39;: Setting all 39 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:47</a>: Warning: Range select [116:78] out of bounds on signal `\scdata_sctag_decc_c6&#39;: Setting all 39 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/sctag_retdp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_retdp.v:48</a>: Warning: Range select [155:117] out of bounds on signal `\scdata_sctag_decc_c6&#39;: Setting all 39 result bits to undef.
Generating RTLIL representation for module `\work_sctag_retdp::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714030] str=&#39;\work_sctag_retdp::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714170] str=&#39;\q&#39; port=8
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37142f0] str=&#39;\din&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714430] str=&#39;\clk&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714550] str=&#39;\se&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714670] str=&#39;\si&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37147e0] str=&#39;\so&#39; port=13
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714030] str=&#39;\work_sctag_retdp::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714170] str=&#39;\q&#39; basic_prep port=8 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37142f0] str=&#39;\din&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714430] str=&#39;\clk&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714550] str=&#39;\se&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3714670] str=&#39;\si&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37147e0] str=&#39;\so&#39; basic_prep port=13 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_retdp::dff_s&#39; referenced in module `work_sctag_retdp&#39; in cell `ff_ecc_rtn_c7&#39; does not have a port named &#39;so&#39;.

</pre>
</body>