$date
   Tue Apr  1 06:35:15 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module bench $end
    $var reg 1 ! a $end
    $var reg 1 " b $end
    $var reg 1 # c $end
    $var reg 1 $ c_or $end
    $var reg 1 % d $end
    $var reg 1 & s $end
    $scope module half_adder_inst $end
      $var reg 1 ! a $end
      $var reg 1 " b $end
      $var reg 1 & s $end
      $var reg 1 # c $end
    $upscope $end
    $scope module not_inst $end
      $var reg 1 ! a $end
      $var reg 1 $ b $end
    $upscope $end
    $scope module or_inst $end
      $var reg 1 ! a $end
      $var reg 1 " b $end
      $var reg 1 % c $end
    $upscope $end
    $scope module and_inst $end
      $var reg 1 ! a $end
      $var reg 1 " b $end
      $var reg 1 # c $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
0"
0#
0$
0%
0&
$end
1$
#10
1"
1%
1&
#20
1!
0"
0$
#30
1"
1#
0&
#40
