/* Generated by Yosys 0.33+65 (git sha1 934c82254, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_dffsq(d, clk, nset, q);
  input clk;
  wire clk;
  input d;
  wire d;
  input nset;
  wire nset;
  output q;
  wire q;
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 \q_$_DFF_PN1__Q  (
    .CLK(clk),
    .D(d),
    .Q(q),
    .SETN(nset)
  );
endmodule
