{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7101,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        },
        "lfsr_axi_tb": {
            "PmQMM_d": {
                "mod": "lfsr_axi_tb",
                "bytes": 43132,
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_32444_archive_1.a",
                "out": "PmQMM_d.o"
            }
        }
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "lfsr_axi_tb"
    ],
    "CompileStatus": "Successful",
    "NameTable": {
        "lfsr_axi_tb": [
            "lfsr_axi_tb",
            "PmQMM",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_stime_sec": 0.038994000000000001,
            "ru_utime_sec": 0.071988999999999997,
            "ru_nvcsw": 208,
            "ru_maxrss_kb": 50428,
            "ru_minflt": 11608,
            "ru_majflt": 0,
            "ru_nivcsw": 24
        },
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "ru_self_end": {
            "ru_stime_sec": 0.052991000000000003,
            "ru_utime_sec": 0.109983,
            "ru_nvcsw": 290,
            "ru_maxrss_kb": 58604,
            "ru_minflt": 14018,
            "ru_majflt": 0,
            "ru_nivcsw": 46
        },
        "nMops": 3897,
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nQuads": 1582,
        "totalObjSize": 110664,
        "outputSizePerQuad": 69.0,
        "quadSpeed": 41638.153392640947,
        "mopSpeed": 102568.82665684055,
        "Frontend(%)": 65.45466117490885,
        "mop/quad": 2.4633375474083437,
        "CodeGen(%)": 34.54533882509115
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 59011
    },
    "Misc": {
        "cwd": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_axi",
        "csrc": "csrc",
        "csrc_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_axi/csrc",
        "daidir_abs": "/home/ecelrc/students/agroszewski/arch18/verilog/lfsr_axi/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.29"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.32444.json"
    ]
}