# compile vhdl design source files
vhdl xil_defaultlib  \
"test_transmission_ethernet_func_impl.vhd" \
"../../../../../Transmission.srcs/sim_1/new/test_transmission_ethernet.vhd" \

# Do not sort compile order
nosort
