Hybrid logical clock implementation
https://www.cse.buffalo.edu/tech-reports/2014-04.pdf
