Task "Run Implementation" unsuccessful. See log for details.
Generated logfile: 

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tran_dut_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/generic_files/vivado_prj/tran_dut_vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/generic_files/vivado_prj/tran_dut_vivado.srcs/sources_1'.
### Running Implementation in Xilinx Vivado 2020.1.1 ...
[Fri Feb  5 09:34:22 2021] Launched impl_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/generic_files/vivado_prj/tran_dut_vivado.runs/impl_1/runme.log
[Fri Feb  5 09:34:23 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log tran_dut.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tran_dut.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source tran_dut.tcl -notrace
Command: link_design -top tran_dut -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.977 ; gain = 0.000 ; free physical = 12071 ; free virtual = 21293
INFO: [Netlist 29-17] Analyzing 52134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tran_dut' is not ideal for floorplanning, since the cellview 'addresses' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.297 ; gain = 0.000 ; free physical = 11926 ; free virtual = 21148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 2541.297 ; gain = 391.828 ; free physical = 11926 ; free virtual = 21148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2605.328 ; gain = 64.031 ; free physical = 11914 ; free virtual = 21137

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fd9a674f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.570 ; gain = 807.242 ; free physical = 11125 ; free virtual = 20347

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3676d1b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11368 ; free virtual = 20590
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ccf169d3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11368 ; free virtual = 20590
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6c0373c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11338 ; free virtual = 20560
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f6c0373c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11344 ; free virtual = 20566
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f6c0373c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11342 ; free virtual = 20564
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f6c0373c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3577.930 ; gain = 2.391 ; free physical = 11346 ; free virtual = 20568
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3633.957 ; gain = 0.000 ; free physical = 11346 ; free virtual = 20569
Ending Logic Optimization Task | Checksum: 18a231ecc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 3633.957 ; gain = 58.418 ; free physical = 11346 ; free virtual = 20569

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-322] Received HACOOException
WARNING: [Pwropt 34-321] HACOOException: Too many fanin/fanouts in design, exiting pwropt. You can change this limit with the param pwropt.maxFaninFanoutToNetRatio
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 18a231ecc

Time (s): cpu = 00:04:21 ; elapsed = 00:02:30 . Memory (MB): peak = 4679.215 ; gain = 1045.258 ; free physical = 10924 ; free virtual = 20140

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18a231ecc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10925 ; free virtual = 20140

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10925 ; free virtual = 20140
Ending Netlist Obfuscation Task | Checksum: 18a231ecc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10925 ; free virtual = 20140
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:42 ; elapsed = 00:03:25 . Memory (MB): peak = 4679.215 ; gain = 2137.918 ; free physical = 10925 ; free virtual = 20140
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/generic_files/vivado_prj/tran_dut_vivado.runs/impl_1/tran_dut_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10890 ; free virtual = 20143
INFO: [runtcl-4] Executing : report_drc -file tran_dut_drc_opted.rpt -pb tran_dut_drc_opted.pb -rpx tran_dut_drc_opted.rpx
Command: report_drc -file tran_dut_drc_opted.rpt -pb tran_dut_drc_opted.pb -rpx tran_dut_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/generic_files/vivado_prj/tran_dut_vivado.runs/impl_1/tran_dut_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10817 ; free virtual = 20069
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: F7 Muxes over-utilized in Top Level Design (This design requires more F7 Muxes cells than are available in the target device. This design requires 34686 of such cell types but only 26600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: F8 Muxes over-utilized in Top Level Design (This design requires more F8 Muxes cells than are available in the target device. This design requires 17210 of such cell types but only 13300 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 381590 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT6 over-utilized in Top Level Design (This design requires more LUT6 cells than are available in the target device. This design requires 312724 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: MUXF7 over-utilized in Top Level Design (This design requires more MUXF7 cells than are available in the target device. This design requires 34686 of such cell types but only 26600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: MUXF8 over-utilized in Top Level Design (This design requires more MUXF8 cells than are available in the target device. This design requires 17210 of such cell types but only 13300 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 381590 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[0] (net: u_interleaver_dut/u_Single_Port_RAM/Q[0]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[10] (net: u_interleaver_dut/u_Single_Port_RAM/Q[10]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[11] (net: u_interleaver_dut/u_Single_Port_RAM/Q[11]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[12] (net: u_interleaver_dut/u_Single_Port_RAM/Q[12]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[13] (net: u_interleaver_dut/u_Single_Port_RAM/Q[13]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[14] (net: u_interleaver_dut/u_Single_Port_RAM/Q[14]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[1] (net: u_interleaver_dut/u_Single_Port_RAM/Q[1]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[2] (net: u_interleaver_dut/u_Single_Port_RAM/Q[2]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[3] (net: u_interleaver_dut/u_Single_Port_RAM/Q[3]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[4] (net: u_interleaver_dut/u_Single_Port_RAM/Q[4]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[5] (net: u_interleaver_dut/u_Single_Port_RAM/Q[5]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[6] (net: u_interleaver_dut/u_Single_Port_RAM/Q[6]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[7] (net: u_interleaver_dut/u_Single_Port_RAM/Q[7]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[8] (net: u_interleaver_dut/u_Single_Port_RAM/Q[8]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ADDRARDADDR[9] (net: u_interleaver_dut/u_Single_Port_RAM/Q[9]) which is driven by a register (u_interleaver_dut/row_counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/ENARDEN (net: u_interleaver_dut/u_Single_Port_RAM/E[0]) which is driven by a register (u_tran_dut_tc/phase_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/WEA[0] (net: u_interleaver_dut/u_Single_Port_RAM/we0_out) which is driven by a register (HDL_Counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/WEA[0] (net: u_interleaver_dut/u_Single_Port_RAM/we0_out) which is driven by a register (u_interleaver_dut/column_counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/WEA[0] (net: u_interleaver_dut/u_Single_Port_RAM/we0_out) which is driven by a register (u_interleaver_dut/column_counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_interleaver_dut/u_Single_Port_RAM/ram_reg has an input control pin u_interleaver_dut/u_Single_Port_RAM/ram_reg/WEA[0] (net: u_interleaver_dut/u_Single_Port_RAM/we0_out) which is driven by a register (u_interleaver_dut/column_counter_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 7 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 25 Warnings, 0 Critical Warnings and 8 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4679.215 ; gain = 0.000 ; free physical = 10816 ; free virtual = 20068
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 09:39:39 2021...
[Fri Feb  5 09:39:39 2021] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:05:17 . Memory (MB): peak = 2150.562 ; gain = 0.000 ; free physical = 10833 ; free virtual = 20085
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2020.1.1 ...
ERROR: [Common 17-69] Command failed: Run 'impl_1' failed. Unable to open
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 09:39:39 2021...

Elapsed time is 330.6883 seconds.
