#source:examples/prob_examples/public_examples/EventBPrologPackages/SSF/SingleBitConsensus.zip_unpacked/SingleBitConsensus/Processor.bcm
-1.0,-1.0,-1.0,-1.0:(i:P) & (m:M) & (MV:M ** P +-> B) & (s:S) & (U:M +-> B) & (V:B) & (s=ToSecondSendV=>m=i) & (s=ToSecondSendV or s=ToSecondUpdateV=>{m} ** P<:dom(MV)&2*card(({m} ** P) <| MV |> {V})>=n) & (s=Finished=>{m} ** P<:dom(MV)) & (!b oftype INT.b:B&(s=ToSecondSendV or s=ToSecondUpdateV or s=Finished)&ran(({m} ** (P \ T)) <| MV)={b}=>b=V&4*card(({m} ** P) <| MV |> {V})>=3*n) & (h:M&k:P&b:B&h |-> k/:dom(MV))
