{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 01:31:49 2012 " "Info: Processing started: Tue May 29 01:31:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nand_write -c nand_write " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nand_write -c nand_write" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_write_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nand_write_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_write_tb " "Info: Found entity 1: nand_write_tb" {  } { { "nand_write_tb.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write_tb.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 toggle " "Info: Found entity 1: toggle" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_write.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nand_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_write " "Info: Found entity 1: nand_write" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "nand_write " "Info: Elaborating entity \"nand_write\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nand_write.v(174) " "Warning (10230): Verilog HDL assignment warning at nand_write.v(174): truncated value with size 32 to match size of target (8)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nand_write.v(201) " "Warning (10230): Verilog HDL assignment warning at nand_write.v(201): truncated value with size 32 to match size of target (8)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputUPTO nand_write.v(131) " "Warning (10240): Verilog HDL Always Construct warning at nand_write.v(131): inferring latch(es) for variable \"outputUPTO\", which holds its previous value in one or more paths through the always construct" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputVEC1 nand_write.v(131) " "Warning (10240): Verilog HDL Always Construct warning at nand_write.v(131): inferring latch(es) for variable \"outputVEC1\", which holds its previous value in one or more paths through the always construct" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outputVEC2 nand_write.v(131) " "Warning (10240): Verilog HDL Always Construct warning at nand_write.v(131): inferring latch(es) for variable \"outputVEC2\", which holds its previous value in one or more paths through the always construct" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_data nand_write.v(131) " "Warning (10240): Verilog HDL Always Construct warning at nand_write.v(131): inferring latch(es) for variable \"output_data\", which holds its previous value in one or more paths through the always construct" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[0\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[1\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[2\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[3\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[4\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[5\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[6\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] nand_write.v(131) " "Info (10041): Inferred latch for \"output_data\[7\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC2\[0\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC2\[0\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC2\[1\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC2\[1\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC2\[2\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC2\[2\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC2\[3\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC2\[3\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC2\[4\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC2\[4\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC1\[0\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC1\[0\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC1\[1\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC1\[1\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC1\[2\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC1\[2\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC1\[3\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC1\[3\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputVEC1\[4\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputVEC1\[4\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[0\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[0\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[1\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[1\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[2\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[2\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[3\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[3\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[4\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[4\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[5\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[5\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[6\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[6\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[7\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[7\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[8\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[8\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[9\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[9\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[10\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[10\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputUPTO\[11\] nand_write.v(131) " "Info (10041): Inferred latch for \"outputUPTO\[11\]\" at nand_write.v(131)" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "nand_write.v" "pll" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/pll.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toggle toggle:toggle " "Info: Elaborating entity \"toggle\" for hierarchy \"toggle:toggle\"" {  } { { "nand_write.v" "toggle" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output_data\[7\]\$latch output_data\[2\]\$latch " "Info: Duplicate LATCH primitive \"output_data\[7\]\$latch\" merged with LATCH primitive \"output_data\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output_data\[6\]\$latch output_data\[2\]\$latch " "Info: Duplicate LATCH primitive \"output_data\[6\]\$latch\" merged with LATCH primitive \"output_data\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output_data\[5\]\$latch output_data\[2\]\$latch " "Info: Duplicate LATCH primitive \"output_data\[5\]\$latch\" merged with LATCH primitive \"output_data\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output_data\[3\]\$latch output_data\[2\]\$latch " "Info: Duplicate LATCH primitive \"output_data\[3\]\$latch\" merged with LATCH primitive \"output_data\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputVEC1\[1\]\$latch output_data\[4\]\$latch " "Info: Duplicate LATCH primitive \"outputVEC1\[1\]\$latch\" merged with LATCH primitive \"output_data\[4\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputVEC2\[1\]\$latch output_data\[4\]\$latch " "Info: Duplicate LATCH primitive \"outputVEC2\[1\]\$latch\" merged with LATCH primitive \"output_data\[4\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputVEC2\[0\]\$latch output_data\[4\]\$latch " "Info: Duplicate LATCH primitive \"outputVEC2\[0\]\$latch\" merged with LATCH primitive \"output_data\[4\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputVEC2\[2\]\$latch outputVEC1\[2\]\$latch " "Info: Duplicate LATCH primitive \"outputVEC2\[2\]\$latch\" merged with LATCH primitive \"outputVEC1\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputUPTO\[2\]\$latch outputVEC1\[2\]\$latch " "Info: Duplicate LATCH primitive \"outputUPTO\[2\]\$latch\" merged with LATCH primitive \"outputVEC1\[2\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputVEC2\[3\]\$latch outputVEC1\[3\]\$latch " "Info: Duplicate LATCH primitive \"outputVEC2\[3\]\$latch\" merged with LATCH primitive \"outputVEC1\[3\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "outputUPTO\[0\]\$latch outputVEC1\[3\]\$latch " "Info: Duplicate LATCH primitive \"outputUPTO\[0\]\$latch\" merged with LATCH primitive \"outputVEC1\[3\]\$latch\"" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output_data\[0\]\$latch " "Warning: Latch output_data\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.pageWriteAddr " "Warning: Ports D and ENA on the latch are fed by the same signal state_reg.pageWriteAddr" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 105 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output_data\[1\]\$latch " "Warning: Latch output_data\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 64 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output_data\[2\]\$latch " "Warning: Latch output_data\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 64 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "output_data\[4\]\$latch " "Warning: Latch output_data\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 64 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "outputVEC1\[2\]\$latch " "Warning: Latch outputVEC1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg.pageWriteAddr " "Warning: Ports D and ENA on the latch are fed by the same signal state_reg.pageWriteAddr" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 105 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "outputVEC1\[3\]\$latch " "Warning: Latch outputVEC1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 64 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "outputUPTO\[11\]\$latch " "Warning: Latch outputUPTO\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA toggle:toggle\|toggleDone_reg " "Warning: Ports D and ENA on the latch are fed by the same signal toggle:toggle\|toggleDone_reg" {  } { { "toggle.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/toggle.v" 64 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outputVEC1\[0\] GND " "Warning (13410): Pin \"outputVEC1\[0\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputVEC1\[4\] GND " "Warning (13410): Pin \"outputVEC1\[4\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputVEC2\[4\] GND " "Warning (13410): Pin \"outputVEC2\[4\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[1\] GND " "Warning (13410): Pin \"outputUPTO\[1\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[3\] GND " "Warning (13410): Pin \"outputUPTO\[3\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[4\] GND " "Warning (13410): Pin \"outputUPTO\[4\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[5\] GND " "Warning (13410): Pin \"outputUPTO\[5\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[6\] GND " "Warning (13410): Pin \"outputUPTO\[6\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[7\] GND " "Warning (13410): Pin \"outputUPTO\[7\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[8\] GND " "Warning (13410): Pin \"outputUPTO\[8\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[9\] GND " "Warning (13410): Pin \"outputUPTO\[9\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outputUPTO\[10\] GND " "Warning (13410): Pin \"outputUPTO\[10\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state_reg_tb\[3\] GND " "Warning (13410): Pin \"state_reg_tb\[3\]\" is stuck at GND" {  } { { "nand_write.v" "" { Text "C:/Users/albert/Documents/Quartus_workspace/nand_write/nand_write.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~4 " "Info: Register \"state_reg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~5 " "Info: Register \"state_reg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~6 " "Info: Register \"state_reg~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_reg~7 " "Info: Register \"state_reg~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "toggle:toggle\|state_reg~4 " "Info: Register \"toggle:toggle\|state_reg~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "toggle:toggle\|state_reg~5 " "Info: Register \"toggle:toggle\|state_reg~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll:pll\|altpll:altpll_component\|pll " "Info: Adding node \"pll:pll\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Info: Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 01:31:51 2012 " "Info: Processing ended: Tue May 29 01:31:51 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
