# NVDLA Verification Framework

This directory contains the verification environment for the NVIDIA Deep Learning Accelerator (NVDLA) pooling functionality using PyUVM and Cocotb.

> ðŸ“– **New to this framework?** Check out [QUICK_START.md](QUICK_START.md) for a fast setup guide!

## Quick Start

### Prerequisites

1. **Set QUESTA_HOME environment variable:**
   ```powershell
   # Windows PowerShell
   $env:QUESTA_HOME = "C:\questasim64_2024.1\win64"
   ```

2. **Install required Python packages:**
   ```bash
   pip install cocotb pyuvm cocotbext-axi
   ```

### Running Tests

You can run the verification tests using either method:

#### Method 1: Using Python Runner (Recommended)

```bash
python test_runner.py
```

**Features:**
- Automatic cleanup of previous run artifacts
- Uses `rtl_sources.f` directly (same as Makefile)
- Handles all RTL files including `.vlib` library modules
- Sets up include directories automatically
- Generates waveforms for debugging
- More portable across different environments

#### Method 2: Using Makefile

```bash
make
```

**Additional Makefile targets:**
```bash
make cleanall              # Clean all build artifacts
make report_code_coverage  # Generate code coverage report
```

## Project Structure

```
NVDLA/
â”œâ”€â”€ pyuvm_components/      # Verification components
â”‚   â”œâ”€â”€ test.py           # Test definitions
â”‚   â”œâ”€â”€ env.py            # UVM environment
â”‚   â”œâ”€â”€ agent.py          # UVM agent
â”‚   â”œâ”€â”€ driver.py         # Driver component
â”‚   â”œâ”€â”€ monitor.py        # Monitor component
â”‚   â”œâ”€â”€ scoreboard.py     # Scoreboard with golden model
â”‚   â”œâ”€â”€ sequences.py      # Test sequences
â”‚   â””â”€â”€ seq_item.py       # Sequence item
â”‚
â”œâ”€â”€ strategy/              # Layer strategy and PSS
â”‚   â”œâ”€â”€ pooling_strategy.py
â”‚   â”œâ”€â”€ regs_configs.py
â”‚   â””â”€â”€ Layer_Factory.py
â”‚
â”œâ”€â”€ utils/                 # Utility functions
â”‚   â””â”€â”€ nvdla_utils.py    # NVDLA BFM and helpers
â”‚
â”œâ”€â”€ rtl/                   # RTL design files
â”‚   â”œâ”€â”€ NVDLA_top.sv      # Top-level module
â”‚   â”œâ”€â”€ dram.sv           # DRAM model
â”‚   â””â”€â”€ vmod/             # NVDLA RTL modules
â”‚
â”œâ”€â”€ yaml/                  # Configuration files
â”‚   â””â”€â”€ nvdla_pooling_config.yaml
â”‚
â”œâ”€â”€ input_files/           # Test input data files
â”‚
â”œâ”€â”€ rtl_sources.f          # RTL source file list
â”œâ”€â”€ Makefile              # Make-based build
â””â”€â”€ test_runner.py        # Python-based runner
```

## Test Configuration

The test configuration is specified in YAML files under the `yaml/` directory:

- `nvdla_pooling_config.yaml` - Pooling layer configuration

Input data files are located in the `input_files/` directory.

## Verification Components

### Test (`test.py`)
- **PdpBasicTest**: Runs the pooling test through NVDLA PDP (Pooling Data Processor)

### Sequences (`sequences.py`)
- **PdpTestSequence**: Configures and runs pooling operations

### Scoreboard (`scoreboard.py`)
- Compares DUT output with golden model results
- Uses Python-based golden model for reference

## Debugging

### Viewing Waveforms

After running tests, waveform files are generated in the `sim_build/` directory:
- For QuestaSim: Open `sim_build/*.wlf` with vsim

### Coverage Reports

Generate code coverage report:
```bash
make report_code_coverage
```

This creates `code_coverage_report.txt` with detailed coverage information.

## Common Issues

### ModuleNotFoundError: No module named 'cocotbext'

**Solution:**
```bash
pip install cocotbext-axi
```

### QUESTA_HOME not set

**Solution:**
```powershell
$env:QUESTA_HOME = "C:\questasim64_2024.1\win64"
```

### Permission errors during cleanup

The test runner automatically handles cleanup, but if you encounter issues:
```bash
make cleanall
```

## Documentation

For more detailed information, see:
- `docs/architecture.md` - Framework architecture
- `docs/verification_flow.md` - Verification flow details
- `docs/Configurations/PDP_Configuration_Quick_Guide.txt` - PDP configuration guide
- `docs/Configurations/PDP_Registers_Usage_Guide.txt` - PDP register usage
