int reg_LOCK_BUS;
int reg_DEN_BUS;
int reg_REN_BUS;
int reg_SYNC_BUS;
int reg_GITMO_LOCK_COUNT;
int reg_TIMESTAMP_A;
int reg_TIMESTAMP_B;
int reg_TIMESTAMP_C;
int reg_MSTR_MACH_STATE;
int reg_AUX_INPUT_STATE;
int reg_MISC_STAT;
int reg_DiagnosticA;
int reg_DiagnosticB;
int reg_DiagnosticC;
int reg_DiagnosticD;
int reg_DiagnosticE;
int reg_DiagnosticF;
int reg_DiagnosticG;
int reg_DiagnosticH;
int reg_LINK_LRU_MACH_STAT;
int reg_MISC_STAT2;
int reg_MON7_FIFO_DEPTH;
int reg_CODE_DATE;
int reg_CODE_REVISION;
int reg_MON1_FIFO;
int reg_MON2_FIFO;
int reg_MON3_FIFO;
int reg_MON4_FIFO;
int reg_MON5_FIFO;
int reg_MON6_FIFO;
int reg_MON7_FIFO;
int reg_MON8_FIFO;
int reg_CHAN1_FIFO;
int reg_CHAN2_FIFO;
int reg_CHAN3_FIFO;
int reg_CHAN4_FIFO;
int reg_CHAN5_FIFO;
int reg_CHAN6_FIFO;
int reg_CHAN7_FIFO;
int reg_CHAN8_FIFO;
int reg_MON_FIFO_STATE;
int reg_CHAN_FIFO_STATE;
int reg_OTHER_FIFO_STATE;
int reg_SYSTEM_THROTTLE_MAP;
int reg_MON7_FIFO_STATE;
int reg_UNUSED_1B8;
int reg_SUM_CONN_BUF_MON;
int reg_UNUSED__1C0;
int reg_FRAME_12_CMD_CNT;
int reg_FRAME_14_CMD_CNT;
int reg_FRAME_15_CMD_CNT;
int reg_FRAME_17_CMD_CNT;
int reg_GITMO_STAT1;
int reg_GITMO_STAT2;
int reg_GITMO_ERROR_COUNT;
int reg_STARTING_TIMESTAMP_HI;
int reg_STARTING_TIMESTAMP_MID;
int reg_STARTING_TIMESTAMP_LOW;
int reg_FRAME_17_DATA_1;
int reg_FRAME_17_DATA_2;
int reg_FRAME_17_DATA_3;
int reg_FRAME_17_DATA_4;
int reg_FRAME_17_DATA_5;
int reg_ENCODER_SOURCE_SELECT_REG;
int reg_MYRIAD_TRIG_DELAY;
int reg_MYRIAD_OVERLAP_CTL;
int reg_MON7_FILL_CTL_REG;
int reg_TEST_SUM;
int reg_USER_PACKET_DATA;
int reg_TDC_TRIG_SEL_REG;
int reg_TRIG_ALGO_MUX_SEL;
int reg_TRIGGER_PRESCALE_A;
int reg_TRIGGER_PRESCALE_B;
int reg_TRIGGER_PRESCALE_C;
int reg_TRIGGER_PRESCALE_D;
int reg_TRIGGER_PRESCALE_E;
int reg_TRIGGER_PRESCALE_F;
int reg_TRIGGER_PRESCALE_G;
int reg_TRIGGER_PRESCALE_H;
int reg_REMOTE_TRIGGER_TS_OFFSET;
int reg_REMOTE_TRIG_DELAY_REG;
int reg_REMOTE_TRIG_OVERLAP_CTL_REG;
int reg_REMOTE_TRIG_DIG_OFFSET;
int reg_TRIG_VETO_SELECT_A;
int reg_TRIG_VETO_SELECT_B;
int reg_TRIG_VETO_SELECT_C;
int reg_TRIG_VETO_SELECT_D;
int reg_TRIG_VETO_SELECT_E;
int reg_TRIG_VETO_SELECT_F;
int reg_TRIG_VETO_SELECT_G;
int reg_TRIG_VETO_SELECT_H;
int reg_LOCAL_TRIG_DELAY;
int reg_CPLD_EXTRA_REG;
int reg_SSI_CTL_REG;
int reg_SSI_ENCODE_TIME;
int reg_VETO_RAM_AA;
int reg_VETO_RAM_AB;
int reg_VETO_RAM_AC;
int reg_VETO_RAM_AD;
int reg_VETO_RAM_BA;
int reg_VETO_RAM_BB;
int reg_VETO_RAM_BC;
int reg_VETO_RAM_BD;
int reg_VETO_RAM_CA;
int reg_VETO_RAM_CB;
int reg_VETO_RAM_CC;
int reg_VETO_RAM_CD;
int reg_VETO_RAM_DA;
int reg_VETO_RAM_DB;
int reg_VETO_RAM_DC;
int reg_VETO_RAM_DD;
int reg_VETO_RAM_EA;
int reg_VETO_RAM_EB;
int reg_VETO_RAM_EC;
int reg_VETO_RAM_ED;
int reg_VETO_RAM_FA;
int reg_VETO_RAM_FB;
int reg_VETO_RAM_FC;
int reg_VETO_RAM_FD;
int reg_VETO_RAM_GA;
int reg_VETO_RAM_GB;
int reg_VETO_RAM_GC;
int reg_VETO_RAM_GD;
int reg_VETO_RAM_HA;
int reg_VETO_RAM_HB;
int reg_VETO_RAM_HC;
int reg_VETO_RAM_HD;
int reg_VETO_RAM_IA;
int reg_VETO_RAM_IB;
int reg_VETO_RAM_IC;
int reg_VETO_RAM_ID;
int reg_VETO_RAM_JA;
int reg_VETO_RAM_JB;
int reg_VETO_RAM_JC;
int reg_VETO_RAM_JD;
int reg_VETO_RAM_KA;
int reg_VETO_RAM_KB;
int reg_VETO_RAM_KC;
int reg_VETO_RAM_KD;
int reg_VETO_RAM_LA;
int reg_VETO_RAM_LB;
int reg_VETO_RAM_LC;
int reg_VETO_RAM_LD;
int reg_VETO_RAM_MA;
int reg_VETO_RAM_MB;
int reg_VETO_RAM_MC;
int reg_VETO_RAM_MD;
int reg_VETO_RAM_NA;
int reg_VETO_RAM_NB;
int reg_VETO_RAM_NC;
int reg_VETO_RAM_ND;
int reg_VETO_RAM_OA;
int reg_VETO_RAM_OB;
int reg_VETO_RAM_OC;
int reg_VETO_RAM_OD;
int reg_VETO_RAM_PA;
int reg_VETO_RAM_PB;
int reg_VETO_RAM_PC;
int reg_VETO_RAM_PD;
int reg_TRIG_RAM_AA;
int reg_TRIG_RAM_AB;
int reg_TRIG_RAM_AC;
int reg_TRIG_RAM_AD;
int reg_TRIG_RAM_BA;
int reg_TRIG_RAM_BB;
int reg_TRIG_RAM_BC;
int reg_TRIG_RAM_BD;
int reg_TRIG_RAM_CA;
int reg_TRIG_RAM_CB;
int reg_TRIG_RAM_CC;
int reg_TRIG_RAM_CD;
int reg_TRIG_RAM_DA;
int reg_TRIG_RAM_DB;
int reg_TRIG_RAM_DC;
int reg_TRIG_RAM_DD;
int reg_TRIG_RAM_EA;
int reg_TRIG_RAM_EB;
int reg_TRIG_RAM_EC;
int reg_TRIG_RAM_ED;
int reg_TRIG_RAM_FA;
int reg_TRIG_RAM_FB;
int reg_TRIG_RAM_FC;
int reg_TRIG_RAM_FD;
int reg_TRIG_RAM_GA;
int reg_TRIG_RAM_GB;
int reg_TRIG_RAM_GC;
int reg_TRIG_RAM_GD;
int reg_TRIG_RAM_HA;
int reg_TRIG_RAM_HB;
int reg_TRIG_RAM_HC;
int reg_TRIG_RAM_HD;
int reg_TRIG_RAM_IA;
int reg_TRIG_RAM_IB;
int reg_TRIG_RAM_IC;
int reg_TRIG_RAM_ID;
int reg_TRIG_RAM_JA;
int reg_TRIG_RAM_JB;
int reg_TRIG_RAM_JC;
int reg_TRIG_RAM_JD;
int reg_TRIG_RAM_KA;
int reg_TRIG_RAM_KB;
int reg_TRIG_RAM_KC;
int reg_TRIG_RAM_KD;
int reg_TRIG_RAM_LA;
int reg_TRIG_RAM_LB;
int reg_TRIG_RAM_LC;
int reg_TRIG_RAM_LD;
int reg_TRIG_RAM_MA;
int reg_TRIG_RAM_MB;
int reg_TRIG_RAM_MC;
int reg_TRIG_RAM_MD;
int reg_TRIG_RAM_NA;
int reg_TRIG_RAM_NB;
int reg_TRIG_RAM_NC;
int reg_TRIG_RAM_ND;
int reg_TRIG_RAM_OA;
int reg_TRIG_RAM_OB;
int reg_TRIG_RAM_OC;
int reg_TRIG_RAM_OD;
int reg_TRIG_RAM_PA;
int reg_TRIG_RAM_PB;
int reg_TRIG_RAM_PC;
int reg_TRIG_RAM_PD;
int reg_SWEEP_RAM_AA;
int reg_SWEEP_RAM_AB;
int reg_SWEEP_RAM_AC;
int reg_SWEEP_RAM_AD;
int reg_SWEEP_RAM_BA;
int reg_SWEEP_RAM_BB;
int reg_SWEEP_RAM_BC;
int reg_SWEEP_RAM_BD;
int reg_SWEEP_RAM_CA;
int reg_SWEEP_RAM_CB;
int reg_SWEEP_RAM_CC;
int reg_SWEEP_RAM_CD;
int reg_SWEEP_RAM_DA;
int reg_SWEEP_RAM_DB;
int reg_SWEEP_RAM_DC;
int reg_SWEEP_RAM_DD;
int reg_SWEEP_RAM_EA;
int reg_SWEEP_RAM_EB;
int reg_SWEEP_RAM_EC;
int reg_SWEEP_RAM_ED;
int reg_SWEEP_RAM_FA;
int reg_SWEEP_RAM_FB;
int reg_SWEEP_RAM_FC;
int reg_SWEEP_RAM_FD;
int reg_SWEEP_RAM_GA;
int reg_SWEEP_RAM_GB;
int reg_SWEEP_RAM_GC;
int reg_SWEEP_RAM_GD;
int reg_SWEEP_RAM_HA;
int reg_SWEEP_RAM_HB;
int reg_SWEEP_RAM_HC;
int reg_SWEEP_RAM_HD;
int reg_SWEEP_RAM_IA;
int reg_SWEEP_RAM_IB;
int reg_SWEEP_RAM_IC;
int reg_SWEEP_RAM_ID;
int reg_SWEEP_RAM_JA;
int reg_SWEEP_RAM_JB;
int reg_SWEEP_RAM_JC;
int reg_SWEEP_RAM_JD;
int reg_SWEEP_RAM_KA;
int reg_SWEEP_RAM_KB;
int reg_SWEEP_RAM_KC;
int reg_SWEEP_RAM_KD;
int reg_SWEEP_RAM_LA;
int reg_SWEEP_RAM_LB;
int reg_SWEEP_RAM_LC;
int reg_SWEEP_RAM_LD;
int reg_SWEEP_RAM_MA;
int reg_SWEEP_RAM_MB;
int reg_SWEEP_RAM_MC;
int reg_SWEEP_RAM_MD;
int reg_SWEEP_RAM_NA;
int reg_SWEEP_RAM_NB;
int reg_SWEEP_RAM_NC;
int reg_SWEEP_RAM_ND;
int reg_SWEEP_RAM_OA;
int reg_SWEEP_RAM_OB;
int reg_SWEEP_RAM_OC;
int reg_SWEEP_RAM_OD;
int reg_SWEEP_RAM_PA;
int reg_SWEEP_RAM_PB;
int reg_SWEEP_RAM_PC;
int reg_SWEEP_RAM_PD;
int reg_INPUT_LINK_MASK;
int reg_LED_REGISTER;
int reg_SKEW_CTL_A;
int reg_SKEW_CTL_B;
int reg_SKEW_CTL_C;
int reg_MISC_CLK_CTL;
int reg_AUX_IO_CTL;
int reg_AUX_IO_DATA;
int reg_TARGET_WHEEL_AUX_CTL;
int reg_TRIGGER_WIDTH;
int reg_SERDES_TPOWER;
int reg_SERDES_RPOWER;
int reg_SERDES_LOCAL_LE;
int reg_SERDES_LINE_LE;
int reg_LVDS_PREEMPHASIS;
int reg_LINK_LRU_CTL;
int reg_MISC_CTL1;
int reg_MISC_CTL2;
int reg_GENERIC_TEST_FIFO;
int reg_DIAG_PIN_CTL;
int reg_TRIG_MASK;
int reg_TRIG_DIST_MASK;
int reg_FRAME_12_DATA_1;
int reg_FRAME_12_DATA_2;
int reg_FRAME_12_DATA_3;
int reg_FRAME_12_DATA_4;
int reg_FRAME_12_DATA_5;
int reg_FRAME_14_DATA_1;
int reg_FRAME_14_DATA_2;
int reg_FRAME_14_DATA_3;
int reg_FRAME_14_DATA_4;
int reg_FRAME_14_DATA_5;
int reg_FRAME_16_DATA_1;
int reg_FRAME_16_DATA_2;
int reg_FRAME_16_DATA_3;
int reg_FRAME_16_DATA_4;
int reg_FRAME_16_DATA_5;
int reg_MASTER_FIFO_RESETS;
int reg_MASTER_COUNTER_RESETS;
int reg_GITMO_TRIG_DELAY;
int reg_MON1_FIFO_SEL;
int reg_MON2_FIFO_SEL;
int reg_MON3_FIFO_SEL;
int reg_MON4_FIFO_SEL;
int reg_MON5_FIFO_SEL;
int reg_MON6_FIFO_SEL;
int reg_MON7_FIFO_SEL;
int reg_MON8_FIFO_SEL;
int reg_CHAN_FIFO_CTL;
int reg_GITMO_NIM_MASK;
int reg_SUM_OF_X_THRESH;
int reg_SUM_OF_Y_THRESH;
int reg_LINK_L_PROPAGATION_CTL;
int reg_LINK_R_PROPAGATION_CTL;
int reg_LINK_U_PROPAGATION_CTL;
int reg_RATE_COUNTER_CTL;
int reg_PULSED_CONTROL1;
int reg_PULSED_CONTROL2;
int reg_NIM1_DELAY;
int reg_NIM2_DELAY;
int reg_FIFO_RESETS;
int reg_ASYNC_CMD_FIFO;
int reg_AUX_CMD_FIFO;
int reg_Spare_5;
int reg_fpga_ctrl_reg;
int reg_fpga_status_reg;
int reg_vme_aux_status;
int reg_vme_config_control;
int reg_vme_gp_ctrl;
int reg_config_start;
int reg_config_stop;
int reg_fpga_version;
int reg_full_code_revision;
int reg_code_date_VME;
int reg_vme_sandbox_a;
int reg_vme_sandbox_b;
int reg_vme_sandbox_c;
int reg_vme_sandbox_d;
int reg_code_date_2;
int reg_full_revision2;
int reg_vme_dtack_delay;
int reg_flash_address;
int reg_flash_rd_wrt_autoinc;
int reg_flash_rd_wrt_no_autoinc;
int reg_TDC_COARSE_CNT;
int reg_TDC_FINE_CNT;
int reg_TDC_STATE;
int reg_Spare_11;
int reg_TDC_VERNIER_A_63_48;
int reg_TDC_VERNIER_A_47_32;
int reg_TDC_VERNIER_A_31_16;
int reg_TDC_VERNIER_A_15_00;
int reg_TDC_VERNIER_B_63_48;
int reg_TDC_VERNIER_B_47_32;
int reg_TDC_VERNIER_B_31_16;
int reg_TDC_VERNIER_B_15_00;
int reg_TDC_VERNIER_C_63_48;
int reg_TDC_VERNIER_C_47_32;
int reg_TDC_VERNIER_C_31_16;
int reg_TDC_VERNIER_C_15_00;
int reg_TDC_VERNIER_D_63_48;
int reg_TDC_VERNIER_D_47_32;
int reg_TDC_VERNIER_D_31_16;
int reg_TDC_VERNIER_D_15_00;
int reg_TDC_OFFSET_A;
int reg_TDC_OFFSET_B;
int reg_TDC_OFFSET_C;
int reg_TDC_OFFSET_D;
int reg_TRIG_RATE_COUNTER_1_LOW;
int reg_TRIG_RATE_COUNTER_1_HIGH;
int reg_TRIG_RATE_COUNTER_2_LOW;
int reg_TRIG_RATE_COUNTER_2_HIGH;
int reg_TRIG_RATE_COUNTER_3_LOW;
int reg_TRIG_RATE_COUNTER_3_HIGH;
int reg_TRIG_RATE_COUNTER_4_LOW;
int reg_TRIG_RATE_COUNTER_4_HIGH;
int reg_TRIG_RATE_COUNTER_5_LOW;
int reg_TRIG_RATE_COUNTER_5_HIGH;
int reg_TRIG_RATE_COUNTER_6_LOW;
int reg_TRIG_RATE_COUNTER_6_HIGH;
int reg_TRIG_RATE_COUNTER_7_LOW;
int reg_TRIG_RATE_COUNTER_7_HIGH;
int reg_TRIG_RATE_COUNTER_8_LOW;
int reg_TRIG_RATE_COUNTER_8_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_1_LOW;
int reg_RAW_TRIG_RATE_COUNTER_1_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_2_LOW;
int reg_RAW_TRIG_RATE_COUNTER_2_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_3_LOW;
int reg_RAW_TRIG_RATE_COUNTER_3_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_4_LOW;
int reg_RAW_TRIG_RATE_COUNTER_4_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_5_LOW;
int reg_RAW_TRIG_RATE_COUNTER_5_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_6_LOW;
int reg_RAW_TRIG_RATE_COUNTER_6_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_7_LOW;
int reg_RAW_TRIG_RATE_COUNTER_7_HIGH;
int reg_RAW_TRIG_RATE_COUNTER_8_LOW;
int reg_RAW_TRIG_RATE_COUNTER_8_HIGH;
int reg_CONN_A_DATA;
int reg_CONN_B_DATA;
int reg_CONN_C_DATA;
int reg_CONN_D_DATA;
int reg_CPLD_MASK;
int reg_FS_SOURCE;
int reg_FS_MULT_THRESH;
int reg_CPLD_MULT;

enum {num_params = 435};
