

================================================================
== Vivado HLS Report for 'poly5'
================================================================
* Date:           Mon Apr 27 12:25:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.167|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [poly5.cpp:3]   --->   Operation 11 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly5_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.loopexit" [poly5.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %i_0, -28" [poly5.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [poly5.cpp:10]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %.preheader.preheader" [poly5.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader" [poly5.cpp:12]   --->   Operation 20 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 21 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly5.cpp:23]   --->   Operation 21 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %k_0 to i10" [poly5.cpp:12]   --->   Operation 23 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %k_0, -28" [poly5.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 25 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [poly5.cpp:12]   --->   Operation 26 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %1" [poly5.cpp:12]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %k_0 to i64" [poly5.cpp:13]   --->   Operation 28 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13" [poly5.cpp:13]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly5.cpp:13]   --->   Operation 30 'load' 'a_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.54ns)   --->   "%add_ln13 = add i10 %zext_ln12, -432" [poly5.cpp:13]   --->   Operation 31 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i10 %add_ln13 to i64" [poly5.cpp:13]   --->   Operation 32 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [100 x i16]* %a, i64 0, i64 %sext_ln13_1" [poly5.cpp:13]   --->   Operation 33 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (1.15ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [poly5.cpp:13]   --->   Operation 34 'load' 'a_load_1' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13" [poly5.cpp:13]   --->   Operation 35 'getelementptr' 'b_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly5.cpp:13]   --->   Operation 36 'load' 'b_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13" [poly5.cpp:13]   --->   Operation 37 'getelementptr' 'c_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly5.cpp:13]   --->   Operation 38 'load' 'c_load' <Predicate = (!icmp_ln12)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.53>
ST_4 : Operation 40 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [poly5.cpp:13]   --->   Operation 40 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %a_load to i32" [poly5.cpp:13]   --->   Operation 41 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln13_5 = sext i16 %a_load to i17" [poly5.cpp:13]   --->   Operation 42 'sext' 'sext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (1.15ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [poly5.cpp:13]   --->   Operation 43 'load' 'a_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %a_load_1 to i32" [poly5.cpp:13]   --->   Operation 44 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13 = mul nsw i32 %sext_ln13_2, %sext_ln13" [poly5.cpp:13]   --->   Operation 45 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_1 = add nsw i32 %mul_ln13, 62208" [poly5.cpp:13]   --->   Operation 46 'add' 'add_ln13_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (3.17ns)   --->   "%mul_ln13_1 = mul nsw i32 %sext_ln13, %add_ln13_1" [poly5.cpp:13]   --->   Operation 47 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.66ns)   --->   "%add_ln13_2 = add nsw i32 %mul_ln13_1, -2985984" [poly5.cpp:13]   --->   Operation 48 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [poly5.cpp:13]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %b_load to i32" [poly5.cpp:13]   --->   Operation 50 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln13_6 = sext i16 %a_load to i23" [poly5.cpp:13]   --->   Operation 51 'sext' 'sext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_3)   --->   "%mul_ln13_2 = mul i23 %sext_ln13_6, 78" [poly5.cpp:13]   --->   Operation 52 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_3 = add i23 %mul_ln13_2, -9504" [poly5.cpp:13]   --->   Operation 53 'add' 'add_ln13_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln13_7 = sext i23 %add_ln13_3 to i32" [poly5.cpp:13]   --->   Operation 54 'sext' 'sext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_5)   --->   "%mul_ln13_3 = mul nsw i32 %sext_ln13, %sext_ln13_7" [poly5.cpp:13]   --->   Operation 55 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %a_load, i8 0)" [poly5.cpp:13]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln13_8 = sext i24 %shl_ln to i25" [poly5.cpp:13]   --->   Operation 57 'sext' 'sext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln13_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %a_load, i5 0)" [poly5.cpp:13]   --->   Operation 58 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln13_9 = sext i21 %shl_ln13_1 to i22" [poly5.cpp:13]   --->   Operation 59 'sext' 'sext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.57ns)   --->   "%add_ln13_8 = add i22 %sext_ln13_9, -5184" [poly5.cpp:13]   --->   Operation 60 'add' 'add_ln13_8' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln13_10 = sext i22 %add_ln13_8 to i25" [poly5.cpp:13]   --->   Operation 61 'sext' 'sext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_4)   --->   "%add_ln13_4 = add i25 %sext_ln13_8, %sext_ln13_10" [poly5.cpp:13]   --->   Operation 62 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node mul_ln13_4)   --->   "%sext_ln13_11 = sext i25 %add_ln13_4 to i32" [poly5.cpp:13]   --->   Operation 63 'sext' 'sext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_4 = mul nsw i32 %sext_ln13_3, %sext_ln13_11" [poly5.cpp:13]   --->   Operation 64 'mul' 'mul_ln13_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_5 = add nsw i32 %mul_ln13_4, %mul_ln13_3" [poly5.cpp:13]   --->   Operation 65 'add' 'add_ln13_5' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [poly5.cpp:13]   --->   Operation 66 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln13_12 = sext i16 %c_load to i18" [poly5.cpp:13]   --->   Operation 67 'sext' 'sext_ln13_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_9)   --->   "%add_ln13_6 = add i17 %sext_ln13_5, -207" [poly5.cpp:13]   --->   Operation 68 'add' 'add_ln13_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln13_9)   --->   "%sext_ln13_13 = sext i17 %add_ln13_6 to i32" [poly5.cpp:13]   --->   Operation 69 'sext' 'sext_ln13_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node add_ln13_9)   --->   "%mul_ln13_6 = mul nsw i32 %sext_ln13, %sext_ln13_13" [poly5.cpp:13]   --->   Operation 70 'mul' 'mul_ln13_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln13_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %a_load, i1 false)" [poly5.cpp:13]   --->   Operation 71 'bitconcatenate' 'shl_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln13_14 = sext i17 %shl_ln13_2 to i18" [poly5.cpp:13]   --->   Operation 72 'sext' 'sext_ln13_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_7 = add i18 %sext_ln13_14, 144" [poly5.cpp:13]   --->   Operation 73 'add' 'add_ln13_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln13 = sub i18 %add_ln13_7, %sext_ln13_12" [poly5.cpp:13]   --->   Operation 74 'sub' 'sub_ln13' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln13_15 = sext i18 %sub_ln13 to i32" [poly5.cpp:13]   --->   Operation 75 'sext' 'sext_ln13_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node sub_ln13_1)   --->   "%mul_ln13_7 = mul nsw i32 %sext_ln13_3, %sext_ln13_15" [poly5.cpp:13]   --->   Operation 76 'mul' 'mul_ln13_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln13_9 = add i32 %mul_ln13_6, 3456" [poly5.cpp:13]   --->   Operation 77 'add' 'add_ln13_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln13_1 = sub i32 %add_ln13_9, %mul_ln13_7" [poly5.cpp:13]   --->   Operation 78 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.16>
ST_5 : Operation 79 [1/1] (3.17ns)   --->   "%mul_ln13_5 = mul i32 %add_ln13_5, %add_ln13_2" [poly5.cpp:13]   --->   Operation 79 'mul' 'mul_ln13_5' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln13_4 = sext i16 %c_load to i32" [poly5.cpp:13]   --->   Operation 80 'sext' 'sext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.17ns)   --->   "%mul_ln13_8 = mul i32 %sext_ln13_4, %sub_ln13_1" [poly5.cpp:13]   --->   Operation 81 'mul' 'mul_ln13_8' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.66ns)   --->   "%tmp = add i32 %mul_ln13_8, %mul_ln13_5" [poly5.cpp:13]   --->   Operation 82 'add' 'tmp' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln13_9 = mul i32 %sext_ln13_4, %sext_ln13_3" [poly5.cpp:13]   --->   Operation 83 'mul' 'mul_ln13_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (3.17ns)   --->   "%mul_ln13_10 = mul i32 %tmp, %mul_ln13_9" [poly5.cpp:13]   --->   Operation 84 'mul' 'mul_ln13_10' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13" [poly5.cpp:13]   --->   Operation 85 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.15ns)   --->   "store i32 %mul_ln13_10, i32* %out_addr_1, align 4" [poly5.cpp:13]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [poly5.cpp:12]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 88 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [poly5.cpp:23]   --->   Operation 88 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "ret i32 %v" [poly5.cpp:30]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
out_addr          (getelementptr    ) [ 0011111]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln10           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln10         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln10           (br               ) [ 0000000]
br_ln12           (br               ) [ 0011110]
k_0               (phi              ) [ 0001000]
zext_ln12         (zext             ) [ 0000000]
icmp_ln12         (icmp             ) [ 0011110]
empty_2           (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011110]
br_ln12           (br               ) [ 0000000]
zext_ln13         (zext             ) [ 0000110]
a_addr            (getelementptr    ) [ 0000100]
add_ln13          (add              ) [ 0000000]
sext_ln13_1       (sext             ) [ 0000000]
a_addr_1          (getelementptr    ) [ 0000100]
b_addr            (getelementptr    ) [ 0000100]
c_addr            (getelementptr    ) [ 0000100]
br_ln0            (br               ) [ 0111110]
a_load            (load             ) [ 0000000]
sext_ln13         (sext             ) [ 0000000]
sext_ln13_5       (sext             ) [ 0000000]
a_load_1          (load             ) [ 0000000]
sext_ln13_2       (sext             ) [ 0000000]
mul_ln13          (mul              ) [ 0000000]
add_ln13_1        (add              ) [ 0000000]
mul_ln13_1        (mul              ) [ 0000000]
add_ln13_2        (add              ) [ 0000010]
b_load            (load             ) [ 0000000]
sext_ln13_3       (sext             ) [ 0000010]
sext_ln13_6       (sext             ) [ 0000000]
mul_ln13_2        (mul              ) [ 0000000]
add_ln13_3        (add              ) [ 0000000]
sext_ln13_7       (sext             ) [ 0000000]
mul_ln13_3        (mul              ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
sext_ln13_8       (sext             ) [ 0000000]
shl_ln13_1        (bitconcatenate   ) [ 0000000]
sext_ln13_9       (sext             ) [ 0000000]
add_ln13_8        (add              ) [ 0000000]
sext_ln13_10      (sext             ) [ 0000000]
add_ln13_4        (add              ) [ 0000000]
sext_ln13_11      (sext             ) [ 0000000]
mul_ln13_4        (mul              ) [ 0000000]
add_ln13_5        (add              ) [ 0000010]
c_load            (load             ) [ 0000010]
sext_ln13_12      (sext             ) [ 0000000]
add_ln13_6        (add              ) [ 0000000]
sext_ln13_13      (sext             ) [ 0000000]
mul_ln13_6        (mul              ) [ 0000000]
shl_ln13_2        (bitconcatenate   ) [ 0000000]
sext_ln13_14      (sext             ) [ 0000000]
add_ln13_7        (add              ) [ 0000000]
sub_ln13          (sub              ) [ 0000000]
sext_ln13_15      (sext             ) [ 0000000]
mul_ln13_7        (mul              ) [ 0000000]
add_ln13_9        (add              ) [ 0000000]
sub_ln13_1        (sub              ) [ 0000010]
mul_ln13_5        (mul              ) [ 0000000]
sext_ln13_4       (sext             ) [ 0000000]
mul_ln13_8        (mul              ) [ 0000000]
tmp               (add              ) [ 0000000]
mul_ln13_9        (mul              ) [ 0000000]
mul_ln13_10       (mul              ) [ 0000000]
out_addr_1        (getelementptr    ) [ 0000000]
store_ln13        (store            ) [ 0000000]
br_ln12           (br               ) [ 0011110]
v                 (load             ) [ 0000000]
ret_ln30          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly5_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="out_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln13/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="a_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
<pin id="94" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 a_load_1/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="c_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="2"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="k_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="k_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln10_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln12_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="k_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln13_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln13_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln13_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln13_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln13_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_5/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln13_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul_ln13_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln13_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="23" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln13_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln13_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_6/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln13_7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_7/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln13_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_8/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln13_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="21" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln13_9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="21" slack="0"/>
<pin id="254" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_9/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln13_8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="21" slack="0"/>
<pin id="258" dir="0" index="1" bw="14" slack="0"/>
<pin id="259" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_8/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln13_10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="0"/>
<pin id="264" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_10/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln13_12_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_12/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shl_ln13_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_2/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln13_14_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_14/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln13_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="0"/>
<pin id="285" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln13_15_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_15/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mul_ln13_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_5/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln13_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_4/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln13_8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_8/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mul_ln13_10_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_10/5 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13/4 add_ln13_1/4 "/>
</bind>
</comp>

<comp id="331" class="1007" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="23" slack="0"/>
<pin id="334" dir="0" index="2" bw="23" slack="0"/>
<pin id="335" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_2/4 add_ln13_3/4 "/>
</bind>
</comp>

<comp id="340" class="1007" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="23" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/4 add_ln13_5/4 "/>
</bind>
</comp>

<comp id="347" class="1007" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="22" slack="0"/>
<pin id="350" dir="0" index="2" bw="16" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln13_4/4 sext_ln13_11/4 mul_ln13_4/4 "/>
</bind>
</comp>

<comp id="356" class="1007" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="17" slack="0"/>
<pin id="359" dir="0" index="2" bw="16" slack="0"/>
<pin id="360" dir="0" index="3" bw="32" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln13_6/4 sext_ln13_13/4 mul_ln13_6/4 add_ln13_9/4 "/>
</bind>
</comp>

<comp id="366" class="1007" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="18" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln13_7/4 sub_ln13_1/4 "/>
</bind>
</comp>

<comp id="374" class="1007" name="mul_ln13_9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="1"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_9/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="out_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="396" class="1005" name="k_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln13_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="2"/>
<pin id="403" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="406" class="1005" name="a_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="a_addr_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="b_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="c_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln13_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sext_ln13_3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_ln13_5_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_5 "/>
</bind>
</comp>

<comp id="441" class="1005" name="c_load_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="sub_ln13_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="134" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="134" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="145" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="145" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="145" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="145" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="191"><net_src comp="164" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="201"><net_src comp="78" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="78" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="78" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="103" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="78" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="78" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="78" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="116" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="78" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="266" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="316" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="327"><net_src comp="206" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="198" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="336"><net_src comp="225" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="331" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="345"><net_src comp="198" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="229" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="240" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="262" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="221" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="347" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="362"><net_src comp="202" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="198" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="221" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="294" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="356" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="302" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="374" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="383"><net_src comp="58" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="391"><net_src comp="158" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="399"><net_src comp="174" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="404"><net_src comp="180" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="409"><net_src comp="71" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="414"><net_src comp="84" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="419"><net_src comp="96" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="424"><net_src comp="109" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="429"><net_src comp="215" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="434"><net_src comp="221" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="439"><net_src comp="340" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="444"><net_src comp="116" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="449"><net_src comp="366" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="305" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: poly5 : a | {3 4 }
	Port: poly5 : b | {3 4 }
	Port: poly5 : c | {3 4 }
	Port: poly5 : out_r | {2 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
	State 3
		zext_ln12 : 1
		icmp_ln12 : 1
		k : 1
		br_ln12 : 2
		zext_ln13 : 1
		a_addr : 2
		a_load : 3
		add_ln13 : 2
		sext_ln13_1 : 3
		a_addr_1 : 4
		a_load_1 : 5
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
	State 4
		sext_ln13 : 1
		sext_ln13_5 : 1
		sext_ln13_2 : 1
		mul_ln13 : 2
		add_ln13_1 : 3
		mul_ln13_1 : 4
		add_ln13_2 : 5
		sext_ln13_3 : 1
		sext_ln13_6 : 1
		mul_ln13_2 : 2
		add_ln13_3 : 3
		sext_ln13_7 : 4
		mul_ln13_3 : 5
		shl_ln : 1
		sext_ln13_8 : 2
		shl_ln13_1 : 1
		sext_ln13_9 : 2
		add_ln13_8 : 3
		sext_ln13_10 : 4
		add_ln13_4 : 5
		sext_ln13_11 : 6
		mul_ln13_4 : 7
		add_ln13_5 : 8
		sext_ln13_12 : 1
		add_ln13_6 : 2
		sext_ln13_13 : 3
		mul_ln13_6 : 4
		shl_ln13_2 : 1
		sext_ln13_14 : 2
		add_ln13_7 : 3
		sub_ln13 : 4
		sext_ln13_15 : 5
		mul_ln13_7 : 6
		add_ln13_9 : 5
		sub_ln13_1 : 7
	State 5
		mul_ln13_8 : 1
		tmp : 2
		mul_ln13_9 : 1
		mul_ln13_10 : 3
		store_ln13 : 4
	State 6
		ret_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_158      |    0    |    0    |    7    |
|          |       k_fu_174      |    0    |    0    |    7    |
|          |   add_ln13_fu_187   |    0    |    0    |    10   |
|    add   |  add_ln13_2_fu_215  |    0    |    0    |    32   |
|          |  add_ln13_8_fu_256  |    0    |    0    |    21   |
|          |  add_ln13_7_fu_282  |    0    |    0    |    18   |
|          |      tmp_fu_310     |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln13_1_fu_210  |    2    |    0    |    20   |
|          |  mul_ln13_5_fu_298  |    3    |    0    |    20   |
|    mul   |  mul_ln13_8_fu_305  |    2    |    0    |    20   |
|          |  mul_ln13_10_fu_316 |    3    |    0    |    20   |
|          |  mul_ln13_9_fu_374  |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln10_fu_152  |    0    |    0    |    11   |
|          |   icmp_ln12_fu_168  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln13_fu_288   |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_322     |    1    |    0    |    0    |
|  muladd  |      grp_fu_331     |    1    |    0    |    0    |
|          |      grp_fu_340     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  addmul  |      grp_fu_347     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| addmuladd|      grp_fu_356     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  mulsub  |      grp_fu_366     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln12_fu_164  |    0    |    0    |    0    |
|          |   zext_ln13_fu_180  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln13_1_fu_193 |    0    |    0    |    0    |
|          |   sext_ln13_fu_198  |    0    |    0    |    0    |
|          |  sext_ln13_5_fu_202 |    0    |    0    |    0    |
|          |  sext_ln13_2_fu_206 |    0    |    0    |    0    |
|          |  sext_ln13_3_fu_221 |    0    |    0    |    0    |
|          |  sext_ln13_6_fu_225 |    0    |    0    |    0    |
|   sext   |  sext_ln13_7_fu_229 |    0    |    0    |    0    |
|          |  sext_ln13_8_fu_240 |    0    |    0    |    0    |
|          |  sext_ln13_9_fu_252 |    0    |    0    |    0    |
|          | sext_ln13_10_fu_262 |    0    |    0    |    0    |
|          | sext_ln13_12_fu_266 |    0    |    0    |    0    |
|          | sext_ln13_14_fu_278 |    0    |    0    |    0    |
|          | sext_ln13_15_fu_294 |    0    |    0    |    0    |
|          |  sext_ln13_4_fu_302 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_232    |    0    |    0    |    0    |
|bitconcatenate|  shl_ln13_1_fu_244  |    0    |    0    |    0    |
|          |  shl_ln13_2_fu_270  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    17   |    0    |   247   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_411 |    7   |
|   a_addr_reg_406  |    7   |
| add_ln13_2_reg_426|   32   |
| add_ln13_5_reg_436|   32   |
|   b_addr_reg_416  |    7   |
|   c_addr_reg_421  |    7   |
|   c_load_reg_441  |   16   |
|    i_0_reg_130    |    7   |
|     i_reg_388     |    7   |
|    k_0_reg_141    |    7   |
|     k_reg_396     |    7   |
|  out_addr_reg_380 |    7   |
|sext_ln13_3_reg_431|   32   |
| sub_ln13_1_reg_446|   32   |
| zext_ln13_reg_401 |   64   |
+-------------------+--------+
|       Total       |   271  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_340    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |   247  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    3   |   271  |   301  |
+-----------+--------+--------+--------+--------+
