// Seed: 3720649473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final $display("");
  tri1 id_9, id_10 = id_6 - 1 ? 1 : id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_24 = (~id_22);
  assign id_7[1] = 1;
  module_0(
      id_20, id_19, id_14, id_14, id_17, id_8, id_19, id_15
  );
  assign id_24[1] = id_11;
  id_25(
      .id_0(1), .id_1(id_5[1]), .id_2(1), .id_3(id_8), .id_4(1), .id_5(1), .id_6(1)
  );
  supply1 id_26;
  assign id_18 = 1;
  assign id_13 = id_8 ? 1'b0 : id_8 ? 1'b0 : id_11;
  assign id_26 = (id_20) ? id_3[""] : id_22;
  wire id_27;
  wire id_28;
  wire id_29;
endmodule
