
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={9,rS,rT,SIMM}                                 IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={9,rS,rT,SIMM}                                Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={9,rS,rT,SIMM}                                Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= GPR.Rdata1=>FU.InID1                                   Premise(F12)
	S20= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F13)
	S21= FU.OutID1=>A_EX.In                                     Premise(F14)
	S22= IR_ID.Out=>IR_EX.In                                    Premise(F15)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S25= IR_EX.Out=>FU.IR_EX                                    Premise(F18)
	S26= IR_EX.Out31_26=>CU_EX.Op                               Premise(F19)
	S27= A_EX.Out=>ALU.A                                        Premise(F20)
	S28= IR_EX.Out15_0=>IMMEXT.In                               Premise(F21)
	S29= IMMEXT.Out=>ALU.B                                      Premise(F22)
	S30= ALU.Out=>ALUOut_MEM.In                                 Premise(F23)
	S31= ALU.Out=>FU.InEX                                       Premise(F24)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F25)
	S33= IR_EX.Out=>IR_MEM.In                                   Premise(F26)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F27)
	S35= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F28)
	S36= IR_MEM.Out=>IR_WB.In                                   Premise(F29)
	S37= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F30)
	S38= ALUOut_MEM.Out=>FU.InMEM                               Premise(F31)
	S39= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F32)
	S40= IR_WB.Out=>FU.IR_WB                                    Premise(F33)
	S41= IR_WB.Out31_26=>CU_WB.Op                               Premise(F34)
	S42= IR_WB.Out20_16=>GPR.WReg                               Premise(F35)
	S43= ALUOut_WB.Out=>GPR.WData                               Premise(F36)
	S44= ALUOut_WB.Out=>FU.InWB                                 Premise(F37)
	S45= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F38)
	S46= CtrlPC=0                                               Premise(F39)
	S47= CtrlPCInc=1                                            Premise(F40)
	S48= PC[Out]=addr+4                                         PC-Inc(S1,S46,S47)
	S49= PC[CIA]=addr                                           PC-Inc(S1,S46,S47)
	S50= CtrlIMem=0                                             Premise(F41)
	S51= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S2,S50)
	S52= CtrlASIDIn=0                                           Premise(F42)
	S53= CtrlCP0=0                                              Premise(F43)
	S54= CP0[ASID]=pid                                          CP0-Hold(S0,S53)
	S55= CtrlEPCIn=0                                            Premise(F44)
	S56= CtrlExCodeIn=0                                         Premise(F45)
	S57= CtrlIR_ID=1                                            Premise(F46)
	S58= [IR_ID]={9,rS,rT,SIMM}                                 IR_ID-Write(S13,S57)
	S59= CtrlGPR=0                                              Premise(F47)
	S60= CtrlA_EX=0                                             Premise(F48)
	S61= CtrlIR_EX=0                                            Premise(F49)
	S62= CtrlALUOut_MEM=0                                       Premise(F50)
	S63= CtrlIR_MEM=0                                           Premise(F51)
	S64= CtrlIR_WB=0                                            Premise(F52)
	S65= CtrlALUOut_WB=0                                        Premise(F53)
	S66= GPR[rS]=a                                              Premise(F54)

ID	S67= PC.Out=addr+4                                          PC-Out(S48)
	S68= PC.CIA=addr                                            PC-Out(S49)
	S69= PC.CIA31_28=addr[31:28]                                PC-Out(S49)
	S70= CP0.ASID=pid                                           CP0-Read-ASID(S54)
	S71= IR_ID.Out={9,rS,rT,SIMM}                               IR-Out(S58)
	S72= IR_ID.Out31_26=9                                       IR-Out(S58)
	S73= IR_ID.Out25_21=rS                                      IR-Out(S58)
	S74= IR_ID.Out20_16=rT                                      IR-Out(S58)
	S75= IR_ID.Out15_0=SIMM                                     IR-Out(S58)
	S76= PC.Out=>IMem.RAddr                                     Premise(F55)
	S77= IMem.RAddr=addr+4                                      Path(S67,S76)
	S78= CP0.ASID=>IMem.ASID                                    Premise(F56)
	S79= IMem.ASID=pid                                          Path(S70,S78)
	S80= IMem.Out=>FU.IR_IF                                     Premise(F57)
	S81= IMem.Out=>IR_ID.In                                     Premise(F58)
	S82= FU.Halt_IF=>CU_IF.Halt                                 Premise(F59)
	S83= FU.Bub_IF=>CU_IF.Bub                                   Premise(F60)
	S84= IR_ID.Out=>FU.IR_ID                                    Premise(F61)
	S85= FU.IR_ID={9,rS,rT,SIMM}                                Path(S71,S84)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F62)
	S87= CU_ID.Op=9                                             Path(S72,S86)
	S88= IR_ID.Out25_21=>GPR.RReg1                              Premise(F63)
	S89= GPR.RReg1=rS                                           Path(S73,S88)
	S90= GPR.Rdata1=a                                           GPR-Read(S89,S66)
	S91= GPR.Rdata1=>FU.InID1                                   Premise(F64)
	S92= FU.InID1=a                                             Path(S90,S91)
	S93= FU.OutID1=FU(a)                                        FU-Forward(S92)
	S94= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F65)
	S95= FU.InID1_RReg=rS                                       Path(S73,S94)
	S96= FU.OutID1=>A_EX.In                                     Premise(F66)
	S97= A_EX.In=FU(a)                                          Path(S93,S96)
	S98= IR_ID.Out=>IR_EX.In                                    Premise(F67)
	S99= IR_EX.In={9,rS,rT,SIMM}                                Path(S71,S98)
	S100= FU.Halt_ID=>CU_ID.Halt                                Premise(F68)
	S101= FU.Bub_ID=>CU_ID.Bub                                  Premise(F69)
	S102= FU.InID2_RReg=5'b00000                                Premise(F70)
	S103= IR_EX.Out=>FU.IR_EX                                   Premise(F71)
	S104= IR_EX.Out31_26=>CU_EX.Op                              Premise(F72)
	S105= A_EX.Out=>ALU.A                                       Premise(F73)
	S106= IR_EX.Out15_0=>IMMEXT.In                              Premise(F74)
	S107= IMMEXT.Out=>ALU.B                                     Premise(F75)
	S108= ALU.Out=>ALUOut_MEM.In                                Premise(F76)
	S109= ALU.Out=>FU.InEX                                      Premise(F77)
	S110= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F78)
	S111= IR_EX.Out=>IR_MEM.In                                  Premise(F79)
	S112= IR_MEM.Out=>FU.IR_MEM                                 Premise(F80)
	S113= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F81)
	S114= IR_MEM.Out=>IR_WB.In                                  Premise(F82)
	S115= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F83)
	S116= ALUOut_MEM.Out=>FU.InMEM                              Premise(F84)
	S117= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F85)
	S118= IR_WB.Out=>FU.IR_WB                                   Premise(F86)
	S119= IR_WB.Out31_26=>CU_WB.Op                              Premise(F87)
	S120= IR_WB.Out20_16=>GPR.WReg                              Premise(F88)
	S121= ALUOut_WB.Out=>GPR.WData                              Premise(F89)
	S122= ALUOut_WB.Out=>FU.InWB                                Premise(F90)
	S123= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F91)
	S124= CtrlPC=0                                              Premise(F92)
	S125= CtrlPCInc=0                                           Premise(F93)
	S126= PC[CIA]=addr                                          PC-Hold(S49,S125)
	S127= PC[Out]=addr+4                                        PC-Hold(S48,S124,S125)
	S128= CtrlIMem=0                                            Premise(F94)
	S129= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S51,S128)
	S130= CtrlASIDIn=0                                          Premise(F95)
	S131= CtrlCP0=0                                             Premise(F96)
	S132= CP0[ASID]=pid                                         CP0-Hold(S54,S131)
	S133= CtrlEPCIn=0                                           Premise(F97)
	S134= CtrlExCodeIn=0                                        Premise(F98)
	S135= CtrlIR_ID=0                                           Premise(F99)
	S136= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S58,S135)
	S137= CtrlGPR=0                                             Premise(F100)
	S138= GPR[rS]=a                                             GPR-Hold(S66,S137)
	S139= CtrlA_EX=1                                            Premise(F101)
	S140= [A_EX]=FU(a)                                          A_EX-Write(S97,S139)
	S141= CtrlIR_EX=1                                           Premise(F102)
	S142= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Write(S99,S141)
	S143= CtrlALUOut_MEM=0                                      Premise(F103)
	S144= CtrlIR_MEM=0                                          Premise(F104)
	S145= CtrlIR_WB=0                                           Premise(F105)
	S146= CtrlALUOut_WB=0                                       Premise(F106)

EX	S147= PC.CIA=addr                                           PC-Out(S126)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S126)
	S149= PC.Out=addr+4                                         PC-Out(S127)
	S150= CP0.ASID=pid                                          CP0-Read-ASID(S132)
	S151= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S136)
	S152= IR_ID.Out31_26=9                                      IR-Out(S136)
	S153= IR_ID.Out25_21=rS                                     IR-Out(S136)
	S154= IR_ID.Out20_16=rT                                     IR-Out(S136)
	S155= IR_ID.Out15_0=SIMM                                    IR-Out(S136)
	S156= A_EX.Out=FU(a)                                        A_EX-Out(S140)
	S157= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S140)
	S158= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S140)
	S159= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S142)
	S160= IR_EX.Out31_26=9                                      IR_EX-Out(S142)
	S161= IR_EX.Out25_21=rS                                     IR_EX-Out(S142)
	S162= IR_EX.Out20_16=rT                                     IR_EX-Out(S142)
	S163= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S142)
	S164= PC.Out=>IMem.RAddr                                    Premise(F107)
	S165= IMem.RAddr=addr+4                                     Path(S149,S164)
	S166= CP0.ASID=>IMem.ASID                                   Premise(F108)
	S167= IMem.ASID=pid                                         Path(S150,S166)
	S168= IMem.Out=>FU.IR_IF                                    Premise(F109)
	S169= IMem.Out=>IR_ID.In                                    Premise(F110)
	S170= FU.Halt_IF=>CU_IF.Halt                                Premise(F111)
	S171= FU.Bub_IF=>CU_IF.Bub                                  Premise(F112)
	S172= IR_ID.Out=>FU.IR_ID                                   Premise(F113)
	S173= FU.IR_ID={9,rS,rT,SIMM}                               Path(S151,S172)
	S174= IR_ID.Out31_26=>CU_ID.Op                              Premise(F114)
	S175= CU_ID.Op=9                                            Path(S152,S174)
	S176= IR_ID.Out25_21=>GPR.RReg1                             Premise(F115)
	S177= GPR.RReg1=rS                                          Path(S153,S176)
	S178= GPR.Rdata1=a                                          GPR-Read(S177,S138)
	S179= GPR.Rdata1=>FU.InID1                                  Premise(F116)
	S180= FU.InID1=a                                            Path(S178,S179)
	S181= FU.OutID1=FU(a)                                       FU-Forward(S180)
	S182= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F117)
	S183= FU.InID1_RReg=rS                                      Path(S153,S182)
	S184= FU.OutID1=>A_EX.In                                    Premise(F118)
	S185= A_EX.In=FU(a)                                         Path(S181,S184)
	S186= IR_ID.Out=>IR_EX.In                                   Premise(F119)
	S187= IR_EX.In={9,rS,rT,SIMM}                               Path(S151,S186)
	S188= FU.Halt_ID=>CU_ID.Halt                                Premise(F120)
	S189= FU.Bub_ID=>CU_ID.Bub                                  Premise(F121)
	S190= IR_EX.Out=>FU.IR_EX                                   Premise(F122)
	S191= FU.IR_EX={9,rS,rT,SIMM}                               Path(S159,S190)
	S192= IR_EX.Out31_26=>CU_EX.Op                              Premise(F123)
	S193= CU_EX.Op=9                                            Path(S160,S192)
	S194= A_EX.Out=>ALU.A                                       Premise(F124)
	S195= ALU.A=FU(a)                                           Path(S156,S194)
	S196= IR_EX.Out15_0=>IMMEXT.In                              Premise(F125)
	S197= IMMEXT.In=SIMM                                        Path(S163,S196)
	S198= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S197)
	S199= IMMEXT.Out=>ALU.B                                     Premise(F126)
	S200= ALU.B={16{SIMM[15]},SIMM}                             Path(S198,S199)
	S201= ALU.Func=6'b000010                                    Premise(F127)
	S202= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S195,S200)
	S203= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S195,S200)
	S204= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S195,S200)
	S205= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S195,S200)
	S206= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S195,S200)
	S207= ALU.Out=>ALUOut_MEM.In                                Premise(F128)
	S208= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S202,S207)
	S209= ALU.Out=>FU.InEX                                      Premise(F129)
	S210= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S202,S209)
	S211= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F130)
	S212= FU.InEX_WReg=rT                                       Path(S162,S211)
	S213= IR_EX.Out=>IR_MEM.In                                  Premise(F131)
	S214= IR_MEM.In={9,rS,rT,SIMM}                              Path(S159,S213)
	S215= IR_MEM.Out=>FU.IR_MEM                                 Premise(F132)
	S216= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F133)
	S217= IR_MEM.Out=>IR_WB.In                                  Premise(F134)
	S218= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F135)
	S219= ALUOut_MEM.Out=>FU.InMEM                              Premise(F136)
	S220= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F137)
	S221= IR_WB.Out=>FU.IR_WB                                   Premise(F138)
	S222= IR_WB.Out31_26=>CU_WB.Op                              Premise(F139)
	S223= IR_WB.Out20_16=>GPR.WReg                              Premise(F140)
	S224= ALUOut_WB.Out=>GPR.WData                              Premise(F141)
	S225= ALUOut_WB.Out=>FU.InWB                                Premise(F142)
	S226= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F143)
	S227= CtrlPC=0                                              Premise(F144)
	S228= CtrlPCInc=0                                           Premise(F145)
	S229= PC[CIA]=addr                                          PC-Hold(S126,S228)
	S230= PC[Out]=addr+4                                        PC-Hold(S127,S227,S228)
	S231= CtrlIMem=0                                            Premise(F146)
	S232= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S129,S231)
	S233= CtrlASIDIn=0                                          Premise(F147)
	S234= CtrlCP0=0                                             Premise(F148)
	S235= CP0[ASID]=pid                                         CP0-Hold(S132,S234)
	S236= CtrlEPCIn=0                                           Premise(F149)
	S237= CtrlExCodeIn=0                                        Premise(F150)
	S238= CtrlIR_ID=0                                           Premise(F151)
	S239= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S136,S238)
	S240= CtrlGPR=0                                             Premise(F152)
	S241= GPR[rS]=a                                             GPR-Hold(S138,S240)
	S242= CtrlA_EX=0                                            Premise(F153)
	S243= [A_EX]=FU(a)                                          A_EX-Hold(S140,S242)
	S244= CtrlIR_EX=0                                           Premise(F154)
	S245= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S142,S244)
	S246= CtrlALUOut_MEM=1                                      Premise(F155)
	S247= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S208,S246)
	S248= CtrlIR_MEM=1                                          Premise(F156)
	S249= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Write(S214,S248)
	S250= CtrlIR_WB=0                                           Premise(F157)
	S251= CtrlALUOut_WB=0                                       Premise(F158)

MEM	S252= PC.CIA=addr                                           PC-Out(S229)
	S253= PC.CIA31_28=addr[31:28]                               PC-Out(S229)
	S254= PC.Out=addr+4                                         PC-Out(S230)
	S255= CP0.ASID=pid                                          CP0-Read-ASID(S235)
	S256= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S239)
	S257= IR_ID.Out31_26=9                                      IR-Out(S239)
	S258= IR_ID.Out25_21=rS                                     IR-Out(S239)
	S259= IR_ID.Out20_16=rT                                     IR-Out(S239)
	S260= IR_ID.Out15_0=SIMM                                    IR-Out(S239)
	S261= A_EX.Out=FU(a)                                        A_EX-Out(S243)
	S262= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S243)
	S263= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S243)
	S264= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S245)
	S265= IR_EX.Out31_26=9                                      IR_EX-Out(S245)
	S266= IR_EX.Out25_21=rS                                     IR_EX-Out(S245)
	S267= IR_EX.Out20_16=rT                                     IR_EX-Out(S245)
	S268= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S245)
	S269= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S247)
	S270= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S247)
	S271= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S247)
	S272= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S249)
	S273= IR_MEM.Out31_26=9                                     IR_MEM-Out(S249)
	S274= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S249)
	S275= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S249)
	S276= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S249)
	S277= PC.Out=>IMem.RAddr                                    Premise(F159)
	S278= IMem.RAddr=addr+4                                     Path(S254,S277)
	S279= CP0.ASID=>IMem.ASID                                   Premise(F160)
	S280= IMem.ASID=pid                                         Path(S255,S279)
	S281= IMem.Out=>FU.IR_IF                                    Premise(F161)
	S282= IMem.Out=>IR_ID.In                                    Premise(F162)
	S283= FU.Halt_IF=>CU_IF.Halt                                Premise(F163)
	S284= FU.Bub_IF=>CU_IF.Bub                                  Premise(F164)
	S285= IR_ID.Out=>FU.IR_ID                                   Premise(F165)
	S286= FU.IR_ID={9,rS,rT,SIMM}                               Path(S256,S285)
	S287= IR_ID.Out31_26=>CU_ID.Op                              Premise(F166)
	S288= CU_ID.Op=9                                            Path(S257,S287)
	S289= IR_ID.Out25_21=>GPR.RReg1                             Premise(F167)
	S290= GPR.RReg1=rS                                          Path(S258,S289)
	S291= GPR.Rdata1=a                                          GPR-Read(S290,S241)
	S292= GPR.Rdata1=>FU.InID1                                  Premise(F168)
	S293= FU.InID1=a                                            Path(S291,S292)
	S294= FU.OutID1=FU(a)                                       FU-Forward(S293)
	S295= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F169)
	S296= FU.InID1_RReg=rS                                      Path(S258,S295)
	S297= FU.OutID1=>A_EX.In                                    Premise(F170)
	S298= A_EX.In=FU(a)                                         Path(S294,S297)
	S299= IR_ID.Out=>IR_EX.In                                   Premise(F171)
	S300= IR_EX.In={9,rS,rT,SIMM}                               Path(S256,S299)
	S301= FU.Halt_ID=>CU_ID.Halt                                Premise(F172)
	S302= FU.Bub_ID=>CU_ID.Bub                                  Premise(F173)
	S303= IR_EX.Out=>FU.IR_EX                                   Premise(F174)
	S304= FU.IR_EX={9,rS,rT,SIMM}                               Path(S264,S303)
	S305= IR_EX.Out31_26=>CU_EX.Op                              Premise(F175)
	S306= CU_EX.Op=9                                            Path(S265,S305)
	S307= A_EX.Out=>ALU.A                                       Premise(F176)
	S308= ALU.A=FU(a)                                           Path(S261,S307)
	S309= IR_EX.Out15_0=>IMMEXT.In                              Premise(F177)
	S310= IMMEXT.In=SIMM                                        Path(S268,S309)
	S311= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S310)
	S312= IMMEXT.Out=>ALU.B                                     Premise(F178)
	S313= ALU.B={16{SIMM[15]},SIMM}                             Path(S311,S312)
	S314= ALU.Out=>ALUOut_MEM.In                                Premise(F179)
	S315= ALU.Out=>FU.InEX                                      Premise(F180)
	S316= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F181)
	S317= FU.InEX_WReg=rT                                       Path(S267,S316)
	S318= IR_EX.Out=>IR_MEM.In                                  Premise(F182)
	S319= IR_MEM.In={9,rS,rT,SIMM}                              Path(S264,S318)
	S320= IR_MEM.Out=>FU.IR_MEM                                 Premise(F183)
	S321= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S272,S320)
	S322= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F184)
	S323= CU_MEM.Op=9                                           Path(S273,S322)
	S324= IR_MEM.Out=>IR_WB.In                                  Premise(F185)
	S325= IR_WB.In={9,rS,rT,SIMM}                               Path(S272,S324)
	S326= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F186)
	S327= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S269,S326)
	S328= ALUOut_MEM.Out=>FU.InMEM                              Premise(F187)
	S329= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S269,S328)
	S330= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F188)
	S331= FU.InMEM_WReg=rT                                      Path(S275,S330)
	S332= IR_WB.Out=>FU.IR_WB                                   Premise(F189)
	S333= IR_WB.Out31_26=>CU_WB.Op                              Premise(F190)
	S334= IR_WB.Out20_16=>GPR.WReg                              Premise(F191)
	S335= ALUOut_WB.Out=>GPR.WData                              Premise(F192)
	S336= ALUOut_WB.Out=>FU.InWB                                Premise(F193)
	S337= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F194)
	S338= CtrlPC=0                                              Premise(F195)
	S339= CtrlPCInc=0                                           Premise(F196)
	S340= PC[CIA]=addr                                          PC-Hold(S229,S339)
	S341= PC[Out]=addr+4                                        PC-Hold(S230,S338,S339)
	S342= CtrlIMem=0                                            Premise(F197)
	S343= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S232,S342)
	S344= CtrlASIDIn=0                                          Premise(F198)
	S345= CtrlCP0=0                                             Premise(F199)
	S346= CP0[ASID]=pid                                         CP0-Hold(S235,S345)
	S347= CtrlEPCIn=0                                           Premise(F200)
	S348= CtrlExCodeIn=0                                        Premise(F201)
	S349= CtrlIR_ID=0                                           Premise(F202)
	S350= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S239,S349)
	S351= CtrlGPR=0                                             Premise(F203)
	S352= GPR[rS]=a                                             GPR-Hold(S241,S351)
	S353= CtrlA_EX=0                                            Premise(F204)
	S354= [A_EX]=FU(a)                                          A_EX-Hold(S243,S353)
	S355= CtrlIR_EX=0                                           Premise(F205)
	S356= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S245,S355)
	S357= CtrlALUOut_MEM=0                                      Premise(F206)
	S358= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S247,S357)
	S359= CtrlIR_MEM=0                                          Premise(F207)
	S360= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S249,S359)
	S361= CtrlIR_WB=1                                           Premise(F208)
	S362= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Write(S325,S361)
	S363= CtrlALUOut_WB=1                                       Premise(F209)
	S364= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S327,S363)

WB	S365= PC.CIA=addr                                           PC-Out(S340)
	S366= PC.CIA31_28=addr[31:28]                               PC-Out(S340)
	S367= PC.Out=addr+4                                         PC-Out(S341)
	S368= CP0.ASID=pid                                          CP0-Read-ASID(S346)
	S369= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S350)
	S370= IR_ID.Out31_26=9                                      IR-Out(S350)
	S371= IR_ID.Out25_21=rS                                     IR-Out(S350)
	S372= IR_ID.Out20_16=rT                                     IR-Out(S350)
	S373= IR_ID.Out15_0=SIMM                                    IR-Out(S350)
	S374= A_EX.Out=FU(a)                                        A_EX-Out(S354)
	S375= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S354)
	S376= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S354)
	S377= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S356)
	S378= IR_EX.Out31_26=9                                      IR_EX-Out(S356)
	S379= IR_EX.Out25_21=rS                                     IR_EX-Out(S356)
	S380= IR_EX.Out20_16=rT                                     IR_EX-Out(S356)
	S381= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S356)
	S382= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S358)
	S383= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S358)
	S384= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S358)
	S385= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S360)
	S386= IR_MEM.Out31_26=9                                     IR_MEM-Out(S360)
	S387= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S360)
	S388= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S360)
	S389= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S360)
	S390= IR_WB.Out={9,rS,rT,SIMM}                              IR-Out(S362)
	S391= IR_WB.Out31_26=9                                      IR-Out(S362)
	S392= IR_WB.Out25_21=rS                                     IR-Out(S362)
	S393= IR_WB.Out20_16=rT                                     IR-Out(S362)
	S394= IR_WB.Out15_0=SIMM                                    IR-Out(S362)
	S395= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S364)
	S396= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S364)
	S397= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S364)
	S398= PC.Out=>IMem.RAddr                                    Premise(F210)
	S399= IMem.RAddr=addr+4                                     Path(S367,S398)
	S400= CP0.ASID=>IMem.ASID                                   Premise(F211)
	S401= IMem.ASID=pid                                         Path(S368,S400)
	S402= IMem.Out=>FU.IR_IF                                    Premise(F212)
	S403= IMem.Out=>IR_ID.In                                    Premise(F213)
	S404= FU.Halt_IF=>CU_IF.Halt                                Premise(F214)
	S405= FU.Bub_IF=>CU_IF.Bub                                  Premise(F215)
	S406= IR_ID.Out=>FU.IR_ID                                   Premise(F216)
	S407= FU.IR_ID={9,rS,rT,SIMM}                               Path(S369,S406)
	S408= IR_ID.Out31_26=>CU_ID.Op                              Premise(F217)
	S409= CU_ID.Op=9                                            Path(S370,S408)
	S410= IR_ID.Out25_21=>GPR.RReg1                             Premise(F218)
	S411= GPR.RReg1=rS                                          Path(S371,S410)
	S412= GPR.Rdata1=a                                          GPR-Read(S411,S352)
	S413= GPR.Rdata1=>FU.InID1                                  Premise(F219)
	S414= FU.InID1=a                                            Path(S412,S413)
	S415= FU.OutID1=FU(a)                                       FU-Forward(S414)
	S416= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F220)
	S417= FU.InID1_RReg=rS                                      Path(S371,S416)
	S418= FU.OutID1=>A_EX.In                                    Premise(F221)
	S419= A_EX.In=FU(a)                                         Path(S415,S418)
	S420= IR_ID.Out=>IR_EX.In                                   Premise(F222)
	S421= IR_EX.In={9,rS,rT,SIMM}                               Path(S369,S420)
	S422= FU.Halt_ID=>CU_ID.Halt                                Premise(F223)
	S423= FU.Bub_ID=>CU_ID.Bub                                  Premise(F224)
	S424= IR_EX.Out=>FU.IR_EX                                   Premise(F225)
	S425= FU.IR_EX={9,rS,rT,SIMM}                               Path(S377,S424)
	S426= IR_EX.Out31_26=>CU_EX.Op                              Premise(F226)
	S427= CU_EX.Op=9                                            Path(S378,S426)
	S428= A_EX.Out=>ALU.A                                       Premise(F227)
	S429= ALU.A=FU(a)                                           Path(S374,S428)
	S430= IR_EX.Out15_0=>IMMEXT.In                              Premise(F228)
	S431= IMMEXT.In=SIMM                                        Path(S381,S430)
	S432= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S431)
	S433= IMMEXT.Out=>ALU.B                                     Premise(F229)
	S434= ALU.B={16{SIMM[15]},SIMM}                             Path(S432,S433)
	S435= ALU.Out=>ALUOut_MEM.In                                Premise(F230)
	S436= ALU.Out=>FU.InEX                                      Premise(F231)
	S437= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F232)
	S438= FU.InEX_WReg=rT                                       Path(S380,S437)
	S439= IR_EX.Out=>IR_MEM.In                                  Premise(F233)
	S440= IR_MEM.In={9,rS,rT,SIMM}                              Path(S377,S439)
	S441= IR_MEM.Out=>FU.IR_MEM                                 Premise(F234)
	S442= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S385,S441)
	S443= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F235)
	S444= CU_MEM.Op=9                                           Path(S386,S443)
	S445= IR_MEM.Out=>IR_WB.In                                  Premise(F236)
	S446= IR_WB.In={9,rS,rT,SIMM}                               Path(S385,S445)
	S447= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S448= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S382,S447)
	S449= ALUOut_MEM.Out=>FU.InMEM                              Premise(F238)
	S450= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S382,S449)
	S451= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F239)
	S452= FU.InMEM_WReg=rT                                      Path(S388,S451)
	S453= IR_WB.Out=>FU.IR_WB                                   Premise(F240)
	S454= FU.IR_WB={9,rS,rT,SIMM}                               Path(S390,S453)
	S455= IR_WB.Out31_26=>CU_WB.Op                              Premise(F241)
	S456= CU_WB.Op=9                                            Path(S391,S455)
	S457= IR_WB.Out20_16=>GPR.WReg                              Premise(F242)
	S458= GPR.WReg=rT                                           Path(S393,S457)
	S459= ALUOut_WB.Out=>GPR.WData                              Premise(F243)
	S460= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S395,S459)
	S461= ALUOut_WB.Out=>FU.InWB                                Premise(F244)
	S462= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S395,S461)
	S463= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F245)
	S464= FU.InWB_WReg=rT                                       Path(S393,S463)
	S465= CtrlPC=0                                              Premise(F246)
	S466= CtrlPCInc=0                                           Premise(F247)
	S467= PC[CIA]=addr                                          PC-Hold(S340,S466)
	S468= PC[Out]=addr+4                                        PC-Hold(S341,S465,S466)
	S469= CtrlIMem=0                                            Premise(F248)
	S470= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S343,S469)
	S471= CtrlASIDIn=0                                          Premise(F249)
	S472= CtrlCP0=0                                             Premise(F250)
	S473= CP0[ASID]=pid                                         CP0-Hold(S346,S472)
	S474= CtrlEPCIn=0                                           Premise(F251)
	S475= CtrlExCodeIn=0                                        Premise(F252)
	S476= CtrlIR_ID=0                                           Premise(F253)
	S477= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S350,S476)
	S478= CtrlGPR=1                                             Premise(F254)
	S479= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S458,S460,S478)
	S480= CtrlA_EX=0                                            Premise(F255)
	S481= [A_EX]=FU(a)                                          A_EX-Hold(S354,S480)
	S482= CtrlIR_EX=0                                           Premise(F256)
	S483= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S356,S482)
	S484= CtrlALUOut_MEM=0                                      Premise(F257)
	S485= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S358,S484)
	S486= CtrlIR_MEM=0                                          Premise(F258)
	S487= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S360,S486)
	S488= CtrlIR_WB=0                                           Premise(F259)
	S489= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S362,S488)
	S490= CtrlALUOut_WB=0                                       Premise(F260)
	S491= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S364,S490)

POST	S467= PC[CIA]=addr                                          PC-Hold(S340,S466)
	S468= PC[Out]=addr+4                                        PC-Hold(S341,S465,S466)
	S470= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S343,S469)
	S473= CP0[ASID]=pid                                         CP0-Hold(S346,S472)
	S477= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S350,S476)
	S479= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S458,S460,S478)
	S481= [A_EX]=FU(a)                                          A_EX-Hold(S354,S480)
	S483= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S356,S482)
	S485= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S358,S484)
	S487= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S360,S486)
	S489= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S362,S488)
	S491= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S364,S490)

