--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
uuci.twr uuci.ncd uuci.pcf

Design file:              uuci.ncd
Physical constraint file: uuci.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 37549 paths analyzed, 10198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.814ns.
--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.779ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.095ns logic, 1.684ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.763ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
    SLICE_X50Y124.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c7f
    SLICE_X50Y124.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000998
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.079ns logic, 1.684ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.756ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.A5     net (fanout=25)       1.407   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d09
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (1.349ns logic, 1.407ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.746ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.B5     net (fanout=25)       1.404   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cef
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (1.342ns logic, 1.404ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099c
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.042ns logic, 1.684ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.718ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.090   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099b
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.034ns logic, 1.684ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.703ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.A5     net (fanout=25)       1.407   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d09
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.296ns logic, 1.407ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.693ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.B5     net (fanout=25)       1.404   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cef
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.098   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0c
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (1.289ns logic, 1.404ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099e (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.688ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099e
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (1.004ns logic, 1.684ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_2 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.687ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_2 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.CQ     Tcko                  0.375   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_2
    SLICE_X50Y118.C5     net (fanout=3)        1.435   fdiv1_in0_r/register<2>
    SLICE_X50Y118.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000b2d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X50Y119.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X50Y119.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X50Y120.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X50Y120.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (1.252ns logic, 1.435ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.678ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.C5     net (fanout=25)       1.405   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cd5
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.273ns logic, 1.405ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_1 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.674ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_1 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.BQ     Tcko                  0.375   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_1
    SLICE_X50Y118.BX     net (fanout=3)        1.497   fdiv1_in0_r/register<1>
    SLICE_X50Y118.COUT   Tbxcy                 0.287   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X50Y119.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X50Y119.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X50Y120.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X50Y120.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099a
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (1.177ns logic, 1.497ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_8 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk0000099d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_8 to fdiv1/xilinx_fdiv_i/blk00000003/blk0000099d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y137.AQ     Tcko                  0.396   fdiv1_in0_r/register<11>
                                                       fdiv1_in0_r/register_8
    SLICE_X50Y120.AX     net (fanout=3)        1.684   fdiv1_in0_r/register<8>
    SLICE_X50Y120.COUT   Taxcy                 0.366   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000099d
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.988ns logic, 1.684ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_2 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.671ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_2 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.CQ     Tcko                  0.375   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_2
    SLICE_X50Y118.C5     net (fanout=3)        1.435   fdiv1_in0_r/register<2>
    SLICE_X50Y118.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000b2d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X50Y119.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X50Y119.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X50Y120.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X50Y120.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
    SLICE_X50Y124.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c7f
    SLICE_X50Y124.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000998
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (1.236ns logic, 1.435ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.668ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y133.A5     net (fanout=25)       1.410   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y133.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000ca1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (1.258ns logic, 1.410ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.665ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.A5     net (fanout=25)       1.407   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d09
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.258ns logic, 1.407ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.658ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y133.B5     net (fanout=25)       1.407   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y133.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000c87
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.251ns logic, 1.407ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1_in0_r/register_1 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000999 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.658ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1_in0_r/register_1 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y137.BQ     Tcko                  0.375   fdiv1_in0_r/register<3>
                                                       fdiv1_in0_r/register_1
    SLICE_X50Y118.BX     net (fanout=3)        1.497   fdiv1_in0_r/register<1>
    SLICE_X50Y118.COUT   Tbxcy                 0.287   fdiv1/xilinx_fdiv_i/blk00000003/sig00000be7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000096e
    SLICE_X50Y119.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c44
    SLICE_X50Y119.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bf7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000976
    SLICE_X50Y120.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c50
    SLICE_X50Y120.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c07
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000097e
    SLICE_X50Y121.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c5c
    SLICE_X50Y121.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c17
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000986
    SLICE_X50Y122.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c68
    SLICE_X50Y122.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c27
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000098e
    SLICE_X50Y123.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c74
    SLICE_X50Y123.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c82
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000996
    SLICE_X50Y124.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c7f
    SLICE_X50Y124.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig00000bd7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000998
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000999
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.161ns logic, 1.497ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.655ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.D5     net (fanout=25)       1.408   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cbb
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X77Y137.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X77Y137.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.247ns logic, 1.408ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.655ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y143.AQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X77Y132.B5     net (fanout=25)       1.404   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X77Y132.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cef
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X77Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X77Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X77Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X77Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X77Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X77Y135.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X77Y136.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X77Y136.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0a
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.251ns logic, 1.404ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X1Y58.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X1Y59.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y59.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X1Y60.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y56.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X12Y151.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X12Y151.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X12Y151.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X12Y151.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a6/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a6/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a8/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a8/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002aa/CLK
  Location pin: SLICE_X12Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_19 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_19 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.DQ     Tcko                  0.396   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_18 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_18 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.CQ     Tcko                  0.396   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_17 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_17 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.BQ     Tcko                  0.396   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_16 (FF)
  Destination:          uuci_fdiv1_out<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_16 to uuci_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y139.AQ     Tcko                  0.396   uuci_fdiv1_out<19>
                                                       uuci_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_23 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_23 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y147.DQ     Tcko                  0.396   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_22 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_22 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y147.CQ     Tcko                  0.396   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_21 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_21 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y147.BQ     Tcko                  0.396   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_20 (FF)
  Destination:          uuci_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_20 to uuci_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y147.AQ     Tcko                  0.396   uuci_fdiv1_out<23>
                                                       uuci_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_7 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_7 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.DQ     Tcko                  0.396   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_6 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_6 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.CQ     Tcko                  0.396   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_5 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_5 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.BQ     Tcko                  0.396   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               uuci_fdiv1_out_4 (FF)
  Destination:          uuci_fdiv1_out<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_4 to uuci_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y134.AQ     Tcko                  0.396   uuci_fdiv1_out<7>
                                                       uuci_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_12 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_12 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.AQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_24 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_24 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y152.AQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_30 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_30 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y151.CQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_28 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_28 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y151.AQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_27 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_27 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y152.DQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_26 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_26 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y152.CQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_9 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_9 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.BQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_8 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_8 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.AQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_15 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_15 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.DQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_14 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_14 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.CQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_13 (FF)
  Destination:          uuci_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_13 to uuci_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.BQ     Tcko                  0.375   uuci_fdiv1_out<15>
                                                       uuci_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_10 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_10 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.CQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_25 (FF)
  Destination:          uuci_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_25 to uuci_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y152.BQ     Tcko                  0.375   uuci_fdiv1_out<27>
                                                       uuci_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_3 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_3 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y136.DQ     Tcko                  0.375   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_31 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_31 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y151.DQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_2 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_2 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y136.CQ     Tcko                  0.375   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_29 (FF)
  Destination:          uuci_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_29 to uuci_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y151.BQ     Tcko                  0.375   uuci_fdiv1_out<31>
                                                       uuci_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_1 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_1 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y136.BQ     Tcko                  0.375   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_rdy_0 (FF)
  Destination:          uuci_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_rdy_0 to uuci_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y133.AQ     Tcko                  0.375   uuci_fdiv1_out_rdy<0>
                                                       uuci_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_0 (FF)
  Destination:          uuci_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_0 to uuci_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y136.AQ     Tcko                  0.375   uuci_fdiv1_out<3>
                                                       uuci_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               uuci_fdiv1_out_11 (FF)
  Destination:          uuci_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: uuci_fdiv1_out_11 to uuci_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.DQ     Tcko                  0.375   uuci_fdiv1_out<11>
                                                       uuci_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37582 paths, 0 nets, and 6614 connections

Design statistics:
   Minimum period:   2.814ns{1}   (Maximum frequency: 355.366MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 16:28:06 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



