Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 20:38:25 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_55_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.967ns (31.204%)  route 2.132ns (68.796%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 5.694 - 4.000 ) 
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.170ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.155ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4719, routed)        1.181     2.118    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X123Y442       FDCE                                         r  Delay1No10_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y442       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.197 r  Delay1No10_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.592     2.789    Delay1No10_instance/Q[18]
    SLICE_X132Y440       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.913 r  Delay1No10_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     2.922    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X132Y440       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.108 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.134    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.186 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.420     3.606    Delay1No11_instance/CO[0]
    SLICE_X135Y440       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     3.672 f  Delay1No11_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.163     3.835    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X135Y439       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     3.959 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.183     4.142    Delay1No10_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X133Y438       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.194 r  Delay1No10_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.225     4.419    Delay1No11_instance/Y_reg[23]_0
    SLICE_X136Y438       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.516 r  Delay1No11_instance/shiftedFracY_d1[34]_i_2/O
                         net (fo=4, routed)           0.266     4.782    Delay1No11_instance/Sum10_0_impl_instance/level2[11]
    SLICE_X133Y435       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.870 r  Delay1No11_instance/shiftedFracY_d1[34]_i_1/O
                         net (fo=2, routed)           0.199     5.069    Delay1No10_instance/Y_reg[26]_0[11]
    SLICE_X136Y438       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.168 r  Delay1No10_instance/shiftedFracY_d1[18]_i_1/O
                         net (fo=1, routed)           0.049     5.217    Sum10_0_impl_instance/FPAddSubOp_instance/D[7]
    SLICE_X136Y438       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4719, routed)        1.047     5.694    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X136Y438       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.359     6.052    
                         clock uncertainty           -0.035     6.017    
    SLICE_X136Y438       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.042    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  0.825    




