{"vcs1":{"timestamp_begin":1681660553.530074470, "rt":3.35, "ut":0.16, "st":0.14}}
{"vcselab":{"timestamp_begin":1681660556.910146069, "rt":1.06, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681660558.091368360, "rt":1.22, "ut":0.06, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681660553.239655275}
{"VCS_COMP_START_TIME": 1681660553.239655275}
{"VCS_COMP_END_TIME": 1681660559.864201466}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
