set ABS_TOP                        /home/wang/RISC-V_FPGA_PROJECT/hardware
set TOP                            z1top
set FPGA_PART                      xc7z020clg400-1
set_param general.maxThreads       4
set_param general.maxBackupLogs    0
set RTL { /home/wang/RISC-V_FPGA_PROJECT/hardware/src/clocks.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/memories/imem.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/memories/dmem.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/memories/bios_mem.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/EECS151.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/uart_transmitter.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/uart_receiver.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/uart.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/synchronizer.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/fifo.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/button_parser.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/edge_detector.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/io_circuits/debouncer.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/riscv_core/reg_file.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/riscv_core/cpu.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/riscv_core/branch_prediction/branch_predictor.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/riscv_core/branch_prediction/bp_cache.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/riscv_core/branch_prediction/sat_updn.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/basic_models.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/z1top.v /home/wang/RISC-V_FPGA_PROJECT/hardware/src/memory_io.v }
set CONSTRAINTS { /home/wang/RISC-V_FPGA_PROJECT/hardware/src/z1top.xdc }
