#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Oct  5 01:00:52 2023
# Process ID: 14702
# Current directory: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW
# Command line: vivado
# Log file: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/vivado.log
# Journal file: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: network_module
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7555.641 ; gain = 99.566 ; free physical = 22864 ; free virtual = 43554
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/network_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/stage_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/switch_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/switch_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/stage_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/help/co_design/co_design.srcs/sources_1/imports/help/network_module.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7620.406 ; gain = 164.332 ; free physical = 23015 ; free virtual = 43711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7626.344 ; gain = 170.270 ; free physical = 23007 ; free virtual = 43705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7626.344 ; gain = 170.270 ; free physical = 23007 ; free virtual = 43705
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7626.344 ; gain = 0.000 ; free physical = 23000 ; free virtual = 43698
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7790.156 ; gain = 0.000 ; free physical = 22902 ; free virtual = 43599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7968.664 ; gain = 512.590 ; free physical = 22730 ; free virtual = 43428
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7968.664 ; gain = 517.746 ; free physical = 22730 ; free virtual = 43428
update_compile_order -fileset sources_1
