<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>riscv_regs</title></head>
<body>
<h1>riscv_regs.sail (109/115) 95%</h1>
<code style="display: block">
/*&nbsp;program&nbsp;counter&nbsp;*/<br>
<br>
register&nbsp;PC&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;xlenbits<br>
register&nbsp;nextPC&nbsp;&nbsp;&nbsp;:&nbsp;xlenbits<br>
<br>
/*&nbsp;internal&nbsp;state&nbsp;to&nbsp;hold&nbsp;instruction&nbsp;bits&nbsp;for&nbsp;faulting&nbsp;instructions&nbsp;*/<br>
register&nbsp;instbits&nbsp;:&nbsp;xlenbits<br>
<br>
/*&nbsp;register&nbsp;file&nbsp;and&nbsp;accessors&nbsp;*/<br>
<br>
register&nbsp;Xs&nbsp;:&nbsp;vector(32,&nbsp;dec,&nbsp;regtype)<br>
<br>
register&nbsp;x1&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x2&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x3&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x4&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x5&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x6&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x7&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x8&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x9&nbsp;&nbsp;:&nbsp;regtype<br>
register&nbsp;x10&nbsp;:&nbsp;regtype<br>
register&nbsp;x11&nbsp;:&nbsp;regtype<br>
register&nbsp;x12&nbsp;:&nbsp;regtype<br>
register&nbsp;x13&nbsp;:&nbsp;regtype<br>
register&nbsp;x14&nbsp;:&nbsp;regtype<br>
register&nbsp;x15&nbsp;:&nbsp;regtype<br>
register&nbsp;x16&nbsp;:&nbsp;regtype<br>
register&nbsp;x17&nbsp;:&nbsp;regtype<br>
register&nbsp;x18&nbsp;:&nbsp;regtype<br>
register&nbsp;x19&nbsp;:&nbsp;regtype<br>
register&nbsp;x20&nbsp;:&nbsp;regtype<br>
register&nbsp;x21&nbsp;:&nbsp;regtype<br>
register&nbsp;x22&nbsp;:&nbsp;regtype<br>
register&nbsp;x23&nbsp;:&nbsp;regtype<br>
register&nbsp;x24&nbsp;:&nbsp;regtype<br>
register&nbsp;x25&nbsp;:&nbsp;regtype<br>
register&nbsp;x26&nbsp;:&nbsp;regtype<br>
register&nbsp;x27&nbsp;:&nbsp;regtype<br>
register&nbsp;x28&nbsp;:&nbsp;regtype<br>
register&nbsp;x29&nbsp;:&nbsp;regtype<br>
register&nbsp;x30&nbsp;:&nbsp;regtype<br>
register&nbsp;x31&nbsp;:&nbsp;regtype<br>
<br>
val&nbsp;rX&nbsp;:&nbsp;forall&nbsp;'n,&nbsp;0&nbsp;&lt;=&nbsp;'n&nbsp;&lt;&nbsp;32.&nbsp;regno('n)&nbsp;-&gt;&nbsp;xlenbits&nbsp;effect&nbsp;{rreg,&nbsp;escape}<br>
function&nbsp;rX&nbsp;r&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;let&nbsp;v&nbsp;:&nbsp;regtype&nbsp;=<br>
&nbsp;&nbsp;&nbsp;&nbsp;match&nbsp;r&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">zero_reg</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x1</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x2</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x3</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x4</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x5</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x6</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x7</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;8&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x8</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;9&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x9</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;10&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x10</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;11&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x11</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;12&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x12</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;13&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x13</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;14&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x14</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;15&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x15</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x16</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;17&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x17</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;18&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x18</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;19&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x19</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x20</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;21&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x21</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;22&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x22</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;23&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x23</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;24&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x24</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;25&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x25</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;26&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x26</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;27&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x27</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;28&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x28</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;29&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x29</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;30&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x30</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;31&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x31</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(0, 85%, 80%)">{assert(false,&nbsp;&quot;invalid&nbsp;register&nbsp;number&quot;);&nbsp;zero_reg}</span><br>
&nbsp;&nbsp;&nbsp;&nbsp;};<br>
&nbsp;&nbsp;regval_from_reg(v)<br>
}</span><br>
<br>
$ifdef&nbsp;RVFI_DII<br>
val&nbsp;rvfi_wX&nbsp;:&nbsp;forall&nbsp;'n,&nbsp;0&nbsp;&lt;=&nbsp;'n&nbsp;&lt;&nbsp;32.&nbsp;(regno('n),&nbsp;xlenbits)&nbsp;-&gt;&nbsp;unit&nbsp;effect&nbsp;{wreg}<br>
function&nbsp;rvfi_wX&nbsp;(r,v)&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;rvfi_exec-&gt;rvfi_rd_wdata()&nbsp;=&nbsp;EXTZ(v);<br>
&nbsp;&nbsp;rvfi_exec-&gt;rvfi_rd_addr()&nbsp;=&nbsp;to_bits(8,r);<br>
}<br>
$else<br>
val&nbsp;rvfi_wX&nbsp;:&nbsp;forall&nbsp;'n,&nbsp;0&nbsp;&lt;=&nbsp;'n&nbsp;&lt;&nbsp;32.&nbsp;(regno('n),&nbsp;xlenbits)&nbsp;-&gt;&nbsp;unit<br>
function&nbsp;rvfi_wX&nbsp;(r,v)&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">()</span><br>
$endif<br>
<br>
val&nbsp;wX&nbsp;:&nbsp;forall&nbsp;'n,&nbsp;0&nbsp;&lt;=&nbsp;'n&nbsp;&lt;&nbsp;32.&nbsp;(regno('n),&nbsp;xlenbits)&nbsp;-&gt;&nbsp;unit&nbsp;effect&nbsp;{wreg,&nbsp;escape}<br>
function&nbsp;wX&nbsp;(r,&nbsp;in_v)&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;let&nbsp;v&nbsp;=&nbsp;regval_into_reg(in_v);<br>
&nbsp;&nbsp;match&nbsp;r&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;0&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">()</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;1&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x1&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;2&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x2&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;3&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x3&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;4&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x4&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;5&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x5&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;6&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x6&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;7&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x7&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;8&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x8&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;9&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x9&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;10&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x10&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;11&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x11&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;12&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x12&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;13&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x13&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;14&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x14&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;15&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x15&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;16&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x16&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;17&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x17&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;18&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x18&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;19&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x19&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;20&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x20&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;21&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x21&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;22&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x22&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;23&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x23&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;24&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x24&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;25&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x25&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;26&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x26&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;27&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x27&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;28&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x28&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;29&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x29&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;30&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x30&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;31&nbsp;=&gt;&nbsp;<span style="background-color: hsl(120, 85%, 75%)">x31&nbsp;=&nbsp;v</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;_&nbsp;&nbsp;=&gt;&nbsp;<span style="background-color: hsl(0, 85%, 80%)">assert(false,&nbsp;&quot;invalid&nbsp;register&nbsp;number&quot;)</span><br>
&nbsp;&nbsp;};<br>
&nbsp;&nbsp;if&nbsp;(r&nbsp;!=&nbsp;0)&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 75%)">{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rvfi_wX(r,&nbsp;in_v);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp;&nbsp;&nbsp;get_config_print_reg()<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;then&nbsp;<span style="background-color: hsl(120, 85%, 70%)">print_reg(&quot;x&quot;&nbsp;^&nbsp;string_of_int(r)&nbsp;^&nbsp;&quot;&nbsp;&lt;-&nbsp;&quot;&nbsp;^&nbsp;RegStr(v))</span><span style="background-color: hsl(0, 85%, 80%)">&#171;Invisible branch not taken here&#187</span>;<br>
&nbsp;&nbsp;}</span><br>
}</span><br>
<br>
function&nbsp;rX_bits(i:&nbsp;bits(5))&nbsp;-&gt;&nbsp;xlenbits&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">rX(unsigned(i))</span><br>
<br>
function&nbsp;wX_bits(i:&nbsp;bits(5),&nbsp;data:&nbsp;xlenbits)&nbsp;-&gt;&nbsp;unit&nbsp;=&nbsp;<span style="background-color: hsl(120, 85%, 80%)">{<br>
&nbsp;&nbsp;wX(unsigned(i))&nbsp;=&nbsp;data<br>
}</span><br>
<br>
overload&nbsp;X&nbsp;=&nbsp;{rX_bits,&nbsp;wX_bits,&nbsp;rX,&nbsp;wX}<br>
<br>
/*&nbsp;register&nbsp;names&nbsp;*/<br>
<br>
val&nbsp;reg_name_abi&nbsp;:&nbsp;regidx&nbsp;-&gt;&nbsp;string<br>
<br>
function&nbsp;reg_name_abi(r)&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;match&nbsp;(r)&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00000&nbsp;=&gt;&nbsp;&quot;zero&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00001&nbsp;=&gt;&nbsp;&quot;ra&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00010&nbsp;=&gt;&nbsp;&quot;sp&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00011&nbsp;=&gt;&nbsp;&quot;gp&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00100&nbsp;=&gt;&nbsp;&quot;tp&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00101&nbsp;=&gt;&nbsp;&quot;t0&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00110&nbsp;=&gt;&nbsp;&quot;t1&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00111&nbsp;=&gt;&nbsp;&quot;t2&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01000&nbsp;=&gt;&nbsp;&quot;fp&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01001&nbsp;=&gt;&nbsp;&quot;s1&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01010&nbsp;=&gt;&nbsp;&quot;a0&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01011&nbsp;=&gt;&nbsp;&quot;a1&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01100&nbsp;=&gt;&nbsp;&quot;a2&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01101&nbsp;=&gt;&nbsp;&quot;a3&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01110&nbsp;=&gt;&nbsp;&quot;a4&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01111&nbsp;=&gt;&nbsp;&quot;a5&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10000&nbsp;=&gt;&nbsp;&quot;a6&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10001&nbsp;=&gt;&nbsp;&quot;a7&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10010&nbsp;=&gt;&nbsp;&quot;s2&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10011&nbsp;=&gt;&nbsp;&quot;s3&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10100&nbsp;=&gt;&nbsp;&quot;s4&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10101&nbsp;=&gt;&nbsp;&quot;s5&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10110&nbsp;=&gt;&nbsp;&quot;s6&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10111&nbsp;=&gt;&nbsp;&quot;s7&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11000&nbsp;=&gt;&nbsp;&quot;s8&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11001&nbsp;=&gt;&nbsp;&quot;s9&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11010&nbsp;=&gt;&nbsp;&quot;s10&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11011&nbsp;=&gt;&nbsp;&quot;s11&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11100&nbsp;=&gt;&nbsp;&quot;t3&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11101&nbsp;=&gt;&nbsp;&quot;t4&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11110&nbsp;=&gt;&nbsp;&quot;t5&quot;,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11111&nbsp;=&gt;&nbsp;&quot;t6&quot;<br>
&nbsp;&nbsp;}<br>
}<br>
<br>
overload&nbsp;to_str&nbsp;=&nbsp;{reg_name_abi}<br>
<br>
/*&nbsp;mappings&nbsp;for&nbsp;assembly&nbsp;*/<br>
<br>
val&nbsp;reg_name&nbsp;:&nbsp;bits(5)&nbsp;&lt;-&gt;&nbsp;string<br>
mapping&nbsp;reg_name&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00000&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;zero&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00001&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;ra&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00010&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;sp&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00011&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;gp&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00100&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;tp&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00101&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t0&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00110&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t1&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b00111&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t2&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01000&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;fp&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01001&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s1&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01010&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a0&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01011&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a1&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01100&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a2&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01101&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a3&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01110&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a4&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b01111&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a5&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10000&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a6&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10001&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a7&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10010&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s2&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10011&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s3&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10100&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s4&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10101&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s5&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10110&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s6&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b10111&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s7&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11000&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s8&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11001&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s9&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11010&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s10&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11011&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s11&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11100&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t3&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11101&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t4&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11110&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t5&quot;</span>,<br>
&nbsp;&nbsp;&nbsp;&nbsp;0b11111&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;t6&quot;</span><br>
}<br>
<br>
mapping&nbsp;creg_name&nbsp;:&nbsp;bits(3)&nbsp;&lt;-&gt;&nbsp;string&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;0b000&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s0&quot;</span>,<br>
&nbsp;&nbsp;0b001&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;s1&quot;</span>,<br>
&nbsp;&nbsp;0b010&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a0&quot;</span>,<br>
&nbsp;&nbsp;0b011&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a1&quot;</span>,<br>
&nbsp;&nbsp;0b100&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(120, 85%, 80%)">&quot;a2&quot;</span>,<br>
&nbsp;&nbsp;0b101&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(0, 85%, 80%)">&quot;a3&quot;</span>,<br>
&nbsp;&nbsp;0b110&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(0, 85%, 80%)">&quot;a4&quot;</span>,<br>
&nbsp;&nbsp;0b111&nbsp;&lt;-&gt;&nbsp;<span style="background-color: hsl(0, 85%, 80%)">&quot;a5&quot;</span><br>
}<br>
<br>
val&nbsp;init_base_regs&nbsp;:&nbsp;unit&nbsp;-&gt;&nbsp;unit&nbsp;effect&nbsp;{wreg}<br>
function&nbsp;init_base_regs&nbsp;()&nbsp;=&nbsp;{<br>
&nbsp;&nbsp;x1&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x2&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x3&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x4&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x5&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x6&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x7&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x8&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x9&nbsp;&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x10&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x11&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x12&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x13&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x14&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x15&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x16&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x17&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x18&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x19&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x20&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x21&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x22&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x23&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x24&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x25&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x26&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x27&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x28&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x29&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x30&nbsp;=&nbsp;zero_reg;<br>
&nbsp;&nbsp;x31&nbsp;=&nbsp;zero_reg<br>
}<br>
</code>
</body>
</html>