// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_8_stride_HH_
#define _subconv_3x3_8_stride_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_g8j.h"
#include "ShuffleNetV2_mac_cud.h"

namespace ap_rtl {

struct subconv_3x3_8_stride : public sc_module {
    // Port declarations 304
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<7> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<12> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_95_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_95_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_95_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_94_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_94_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_94_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_83_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_83_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_83_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_72_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_72_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_72_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_61_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_61_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_61_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_50_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_50_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_50_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_39_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_39_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_39_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_28_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_28_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_28_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_17_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_17_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_17_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_6_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_6_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_6_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_93_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_93_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_93_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_92_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_92_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_92_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_91_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_91_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_91_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_90_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_90_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_90_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_89_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_89_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_89_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_88_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_88_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_88_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_87_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_87_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_87_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_86_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_86_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_86_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_85_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_85_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_85_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_84_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_84_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_84_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_82_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_82_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_82_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_81_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_81_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_81_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_80_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_80_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_80_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_79_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_79_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_79_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_78_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_78_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_78_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_77_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_77_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_77_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_76_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_76_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_76_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_75_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_75_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_75_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_74_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_74_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_74_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_73_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_73_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_73_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_71_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_71_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_71_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_70_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_70_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_70_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_69_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_69_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_69_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_68_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_68_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_68_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_67_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_67_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_67_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_66_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_66_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_66_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_65_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_65_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_65_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_64_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_64_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_64_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_63_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_63_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_63_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_62_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_62_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_62_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_60_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_60_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_60_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_59_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_59_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_59_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_58_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_58_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_58_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_57_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_57_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_57_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_56_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_56_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_56_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_55_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_55_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_55_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_54_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_54_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_54_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_53_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_53_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_53_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_52_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_52_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_52_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_51_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_51_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_51_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_49_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_49_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_49_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_48_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_48_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_48_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_47_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_47_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_47_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_46_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_46_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_46_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_45_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_45_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_45_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_44_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_44_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_44_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_43_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_43_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_43_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_42_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_42_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_42_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_41_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_41_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_41_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_40_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_40_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_40_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_38_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_38_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_38_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_37_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_37_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_37_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_36_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_36_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_36_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_35_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_35_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_35_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_34_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_34_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_34_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_33_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_33_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_33_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_32_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_32_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_32_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_31_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_31_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_31_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_30_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_30_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_30_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_29_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_29_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_29_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_27_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_27_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_27_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_26_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_26_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_26_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_25_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_25_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_25_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_24_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_24_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_24_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_23_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_23_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_23_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_22_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_22_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_22_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_21_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_21_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_21_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_20_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_20_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_20_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_19_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_19_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_19_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_18_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_18_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_18_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_16_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_16_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_16_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_15_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_15_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_15_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_14_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_14_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_14_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_13_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_13_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_13_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_12_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_12_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_12_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_11_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_11_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_11_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_10_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_10_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_10_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_9_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_9_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_9_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_8_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_8_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_8_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_7_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_7_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_7_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_5_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_5_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_5_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_4_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_4_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_4_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_3_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_3_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_3_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_2_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_2_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_2_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_1_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_1_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_1_q0;
    sc_out< sc_lv<7> > ShuffleConvs_2_Downs_address0;
    sc_out< sc_logic > ShuffleConvs_2_Downs_ce0;
    sc_in< sc_lv<8> > ShuffleConvs_2_Downs_q0;


    // Module declarations
    subconv_3x3_8_stride(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_8_stride);

    ~subconv_3x3_8_stride();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,8>* ShuffleNetV2_mux_g8j_x_U910;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U911;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > tmp_28_cast_fu_1547_p1;
    sc_signal< sc_lv<11> > tmp_28_cast_reg_2125;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > tmp_31_cast_fu_1581_p1;
    sc_signal< sc_lv<12> > tmp_31_cast_reg_2130;
    sc_signal< sc_lv<7> > co_1_fu_1591_p2;
    sc_signal< sc_lv<7> > co_1_reg_2138;
    sc_signal< sc_lv<7> > bias_V_addr_reg_2143;
    sc_signal< sc_lv<1> > exitcond1_fu_1585_p2;
    sc_signal< sc_lv<13> > tmp_28_fu_1626_p2;
    sc_signal< sc_lv<13> > tmp_28_reg_2148;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > tmp_fu_1638_p3;
    sc_signal< sc_lv<4> > tmp_reg_2156;
    sc_signal< sc_lv<1> > exitcond2_fu_1632_p2;
    sc_signal< sc_lv<12> > output_V_addr_reg_2161;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > tmp_2_fu_1666_p3;
    sc_signal< sc_lv<4> > tmp_2_reg_2169;
    sc_signal< sc_lv<1> > exitcond3_fu_1660_p2;
    sc_signal< sc_lv<3> > h_1_fu_1674_p2;
    sc_signal< sc_lv<11> > tmp_31_fu_1695_p2;
    sc_signal< sc_lv<11> > tmp_31_reg_2179;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_1_fu_1707_p2;
    sc_signal< sc_lv<2> > m_1_reg_2187;
    sc_signal< sc_lv<8> > tmp_34_fu_1752_p2;
    sc_signal< sc_lv<8> > tmp_34_reg_2192;
    sc_signal< sc_lv<1> > exitcond4_fu_1701_p2;
    sc_signal< sc_lv<3> > w_1_fu_1758_p2;
    sc_signal< sc_lv<3> > w_1_reg_2197;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > n_1_fu_1784_p2;
    sc_signal< sc_lv<2> > n_1_reg_2210;
    sc_signal< sc_lv<1> > exitcond_fu_1778_p2;
    sc_signal< sc_lv<8> > weight_V_load_reg_2695;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > tmp_1_fu_1914_p98;
    sc_signal< sc_lv<8> > tmp_1_reg_2700;
    sc_signal< sc_lv<8> > grp_fu_2119_p3;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<7> > co_reg_1438;
    sc_signal< sc_lv<3> > h_reg_1450;
    sc_signal< sc_lv<3> > w_reg_1462;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > p_s_reg_1474;
    sc_signal< sc_lv<2> > m_reg_1486;
    sc_signal< sc_lv<8> > p_09_1_reg_1497;
    sc_signal< sc_lv<2> > n_reg_1509;
    sc_signal< sc_lv<32> > co_cast7_fu_1520_p1;
    sc_signal< sc_lv<32> > tmp_36_cast_fu_1655_p1;
    sc_signal< sc_lv<32> > tmp_43_cast_fu_1773_p1;
    sc_signal< sc_lv<32> > tmp_44_cast_fu_1814_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_1529_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_fu_1537_p1;
    sc_signal< sc_lv<10> > co_cast7_cast_fu_1525_p1;
    sc_signal< sc_lv<10> > tmp_23_fu_1541_p2;
    sc_signal< sc_lv<10> > tmp_24_fu_1551_p3;
    sc_signal< sc_lv<8> > tmp_25_fu_1563_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_1559_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_1571_p1;
    sc_signal< sc_lv<11> > tmp_26_fu_1575_p2;
    sc_signal< sc_lv<12> > h_cast6_cast_fu_1597_p1;
    sc_signal< sc_lv<12> > tmp_27_fu_1601_p2;
    sc_signal< sc_lv<10> > tmp_20_fu_1606_p1;
    sc_signal< sc_lv<13> > p_shl3_cast_fu_1610_p3;
    sc_signal< sc_lv<13> > p_shl4_cast_fu_1618_p3;
    sc_signal< sc_lv<13> > w_cast5_cast_fu_1646_p1;
    sc_signal< sc_lv<13> > tmp_29_fu_1650_p2;
    sc_signal< sc_lv<11> > m_cast4_cast_fu_1680_p1;
    sc_signal< sc_lv<11> > tmp_30_fu_1684_p2;
    sc_signal< sc_lv<11> > tmp_21_fu_1689_p2;
    sc_signal< sc_lv<2> > tmp1_fu_1713_p2;
    sc_signal< sc_lv<4> > tmp1_cast_fu_1719_p1;
    sc_signal< sc_lv<4> > tmp_5_fu_1723_p2;
    sc_signal< sc_lv<7> > tmp_32_fu_1728_p3;
    sc_signal< sc_lv<5> > tmp_33_fu_1740_p3;
    sc_signal< sc_lv<8> > p_shl7_cast_fu_1748_p1;
    sc_signal< sc_lv<8> > p_shl6_cast_fu_1736_p1;
    sc_signal< sc_lv<11> > n_cast3_cast_fu_1764_p1;
    sc_signal< sc_lv<11> > tmp_35_fu_1768_p2;
    sc_signal< sc_lv<2> > tmp2_fu_1790_p2;
    sc_signal< sc_lv<4> > tmp2_cast_fu_1796_p1;
    sc_signal< sc_lv<4> > tmp_8_fu_1800_p2;
    sc_signal< sc_lv<8> > tmp_8_cast_cast_fu_1805_p1;
    sc_signal< sc_lv<8> > tmp_36_fu_1809_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ShuffleConvs_2_Downs_10_address0();
    void thread_ShuffleConvs_2_Downs_10_ce0();
    void thread_ShuffleConvs_2_Downs_11_address0();
    void thread_ShuffleConvs_2_Downs_11_ce0();
    void thread_ShuffleConvs_2_Downs_12_address0();
    void thread_ShuffleConvs_2_Downs_12_ce0();
    void thread_ShuffleConvs_2_Downs_13_address0();
    void thread_ShuffleConvs_2_Downs_13_ce0();
    void thread_ShuffleConvs_2_Downs_14_address0();
    void thread_ShuffleConvs_2_Downs_14_ce0();
    void thread_ShuffleConvs_2_Downs_15_address0();
    void thread_ShuffleConvs_2_Downs_15_ce0();
    void thread_ShuffleConvs_2_Downs_16_address0();
    void thread_ShuffleConvs_2_Downs_16_ce0();
    void thread_ShuffleConvs_2_Downs_17_address0();
    void thread_ShuffleConvs_2_Downs_17_ce0();
    void thread_ShuffleConvs_2_Downs_18_address0();
    void thread_ShuffleConvs_2_Downs_18_ce0();
    void thread_ShuffleConvs_2_Downs_19_address0();
    void thread_ShuffleConvs_2_Downs_19_ce0();
    void thread_ShuffleConvs_2_Downs_1_address0();
    void thread_ShuffleConvs_2_Downs_1_ce0();
    void thread_ShuffleConvs_2_Downs_20_address0();
    void thread_ShuffleConvs_2_Downs_20_ce0();
    void thread_ShuffleConvs_2_Downs_21_address0();
    void thread_ShuffleConvs_2_Downs_21_ce0();
    void thread_ShuffleConvs_2_Downs_22_address0();
    void thread_ShuffleConvs_2_Downs_22_ce0();
    void thread_ShuffleConvs_2_Downs_23_address0();
    void thread_ShuffleConvs_2_Downs_23_ce0();
    void thread_ShuffleConvs_2_Downs_24_address0();
    void thread_ShuffleConvs_2_Downs_24_ce0();
    void thread_ShuffleConvs_2_Downs_25_address0();
    void thread_ShuffleConvs_2_Downs_25_ce0();
    void thread_ShuffleConvs_2_Downs_26_address0();
    void thread_ShuffleConvs_2_Downs_26_ce0();
    void thread_ShuffleConvs_2_Downs_27_address0();
    void thread_ShuffleConvs_2_Downs_27_ce0();
    void thread_ShuffleConvs_2_Downs_28_address0();
    void thread_ShuffleConvs_2_Downs_28_ce0();
    void thread_ShuffleConvs_2_Downs_29_address0();
    void thread_ShuffleConvs_2_Downs_29_ce0();
    void thread_ShuffleConvs_2_Downs_2_address0();
    void thread_ShuffleConvs_2_Downs_2_ce0();
    void thread_ShuffleConvs_2_Downs_30_address0();
    void thread_ShuffleConvs_2_Downs_30_ce0();
    void thread_ShuffleConvs_2_Downs_31_address0();
    void thread_ShuffleConvs_2_Downs_31_ce0();
    void thread_ShuffleConvs_2_Downs_32_address0();
    void thread_ShuffleConvs_2_Downs_32_ce0();
    void thread_ShuffleConvs_2_Downs_33_address0();
    void thread_ShuffleConvs_2_Downs_33_ce0();
    void thread_ShuffleConvs_2_Downs_34_address0();
    void thread_ShuffleConvs_2_Downs_34_ce0();
    void thread_ShuffleConvs_2_Downs_35_address0();
    void thread_ShuffleConvs_2_Downs_35_ce0();
    void thread_ShuffleConvs_2_Downs_36_address0();
    void thread_ShuffleConvs_2_Downs_36_ce0();
    void thread_ShuffleConvs_2_Downs_37_address0();
    void thread_ShuffleConvs_2_Downs_37_ce0();
    void thread_ShuffleConvs_2_Downs_38_address0();
    void thread_ShuffleConvs_2_Downs_38_ce0();
    void thread_ShuffleConvs_2_Downs_39_address0();
    void thread_ShuffleConvs_2_Downs_39_ce0();
    void thread_ShuffleConvs_2_Downs_3_address0();
    void thread_ShuffleConvs_2_Downs_3_ce0();
    void thread_ShuffleConvs_2_Downs_40_address0();
    void thread_ShuffleConvs_2_Downs_40_ce0();
    void thread_ShuffleConvs_2_Downs_41_address0();
    void thread_ShuffleConvs_2_Downs_41_ce0();
    void thread_ShuffleConvs_2_Downs_42_address0();
    void thread_ShuffleConvs_2_Downs_42_ce0();
    void thread_ShuffleConvs_2_Downs_43_address0();
    void thread_ShuffleConvs_2_Downs_43_ce0();
    void thread_ShuffleConvs_2_Downs_44_address0();
    void thread_ShuffleConvs_2_Downs_44_ce0();
    void thread_ShuffleConvs_2_Downs_45_address0();
    void thread_ShuffleConvs_2_Downs_45_ce0();
    void thread_ShuffleConvs_2_Downs_46_address0();
    void thread_ShuffleConvs_2_Downs_46_ce0();
    void thread_ShuffleConvs_2_Downs_47_address0();
    void thread_ShuffleConvs_2_Downs_47_ce0();
    void thread_ShuffleConvs_2_Downs_48_address0();
    void thread_ShuffleConvs_2_Downs_48_ce0();
    void thread_ShuffleConvs_2_Downs_49_address0();
    void thread_ShuffleConvs_2_Downs_49_ce0();
    void thread_ShuffleConvs_2_Downs_4_address0();
    void thread_ShuffleConvs_2_Downs_4_ce0();
    void thread_ShuffleConvs_2_Downs_50_address0();
    void thread_ShuffleConvs_2_Downs_50_ce0();
    void thread_ShuffleConvs_2_Downs_51_address0();
    void thread_ShuffleConvs_2_Downs_51_ce0();
    void thread_ShuffleConvs_2_Downs_52_address0();
    void thread_ShuffleConvs_2_Downs_52_ce0();
    void thread_ShuffleConvs_2_Downs_53_address0();
    void thread_ShuffleConvs_2_Downs_53_ce0();
    void thread_ShuffleConvs_2_Downs_54_address0();
    void thread_ShuffleConvs_2_Downs_54_ce0();
    void thread_ShuffleConvs_2_Downs_55_address0();
    void thread_ShuffleConvs_2_Downs_55_ce0();
    void thread_ShuffleConvs_2_Downs_56_address0();
    void thread_ShuffleConvs_2_Downs_56_ce0();
    void thread_ShuffleConvs_2_Downs_57_address0();
    void thread_ShuffleConvs_2_Downs_57_ce0();
    void thread_ShuffleConvs_2_Downs_58_address0();
    void thread_ShuffleConvs_2_Downs_58_ce0();
    void thread_ShuffleConvs_2_Downs_59_address0();
    void thread_ShuffleConvs_2_Downs_59_ce0();
    void thread_ShuffleConvs_2_Downs_5_address0();
    void thread_ShuffleConvs_2_Downs_5_ce0();
    void thread_ShuffleConvs_2_Downs_60_address0();
    void thread_ShuffleConvs_2_Downs_60_ce0();
    void thread_ShuffleConvs_2_Downs_61_address0();
    void thread_ShuffleConvs_2_Downs_61_ce0();
    void thread_ShuffleConvs_2_Downs_62_address0();
    void thread_ShuffleConvs_2_Downs_62_ce0();
    void thread_ShuffleConvs_2_Downs_63_address0();
    void thread_ShuffleConvs_2_Downs_63_ce0();
    void thread_ShuffleConvs_2_Downs_64_address0();
    void thread_ShuffleConvs_2_Downs_64_ce0();
    void thread_ShuffleConvs_2_Downs_65_address0();
    void thread_ShuffleConvs_2_Downs_65_ce0();
    void thread_ShuffleConvs_2_Downs_66_address0();
    void thread_ShuffleConvs_2_Downs_66_ce0();
    void thread_ShuffleConvs_2_Downs_67_address0();
    void thread_ShuffleConvs_2_Downs_67_ce0();
    void thread_ShuffleConvs_2_Downs_68_address0();
    void thread_ShuffleConvs_2_Downs_68_ce0();
    void thread_ShuffleConvs_2_Downs_69_address0();
    void thread_ShuffleConvs_2_Downs_69_ce0();
    void thread_ShuffleConvs_2_Downs_6_address0();
    void thread_ShuffleConvs_2_Downs_6_ce0();
    void thread_ShuffleConvs_2_Downs_70_address0();
    void thread_ShuffleConvs_2_Downs_70_ce0();
    void thread_ShuffleConvs_2_Downs_71_address0();
    void thread_ShuffleConvs_2_Downs_71_ce0();
    void thread_ShuffleConvs_2_Downs_72_address0();
    void thread_ShuffleConvs_2_Downs_72_ce0();
    void thread_ShuffleConvs_2_Downs_73_address0();
    void thread_ShuffleConvs_2_Downs_73_ce0();
    void thread_ShuffleConvs_2_Downs_74_address0();
    void thread_ShuffleConvs_2_Downs_74_ce0();
    void thread_ShuffleConvs_2_Downs_75_address0();
    void thread_ShuffleConvs_2_Downs_75_ce0();
    void thread_ShuffleConvs_2_Downs_76_address0();
    void thread_ShuffleConvs_2_Downs_76_ce0();
    void thread_ShuffleConvs_2_Downs_77_address0();
    void thread_ShuffleConvs_2_Downs_77_ce0();
    void thread_ShuffleConvs_2_Downs_78_address0();
    void thread_ShuffleConvs_2_Downs_78_ce0();
    void thread_ShuffleConvs_2_Downs_79_address0();
    void thread_ShuffleConvs_2_Downs_79_ce0();
    void thread_ShuffleConvs_2_Downs_7_address0();
    void thread_ShuffleConvs_2_Downs_7_ce0();
    void thread_ShuffleConvs_2_Downs_80_address0();
    void thread_ShuffleConvs_2_Downs_80_ce0();
    void thread_ShuffleConvs_2_Downs_81_address0();
    void thread_ShuffleConvs_2_Downs_81_ce0();
    void thread_ShuffleConvs_2_Downs_82_address0();
    void thread_ShuffleConvs_2_Downs_82_ce0();
    void thread_ShuffleConvs_2_Downs_83_address0();
    void thread_ShuffleConvs_2_Downs_83_ce0();
    void thread_ShuffleConvs_2_Downs_84_address0();
    void thread_ShuffleConvs_2_Downs_84_ce0();
    void thread_ShuffleConvs_2_Downs_85_address0();
    void thread_ShuffleConvs_2_Downs_85_ce0();
    void thread_ShuffleConvs_2_Downs_86_address0();
    void thread_ShuffleConvs_2_Downs_86_ce0();
    void thread_ShuffleConvs_2_Downs_87_address0();
    void thread_ShuffleConvs_2_Downs_87_ce0();
    void thread_ShuffleConvs_2_Downs_88_address0();
    void thread_ShuffleConvs_2_Downs_88_ce0();
    void thread_ShuffleConvs_2_Downs_89_address0();
    void thread_ShuffleConvs_2_Downs_89_ce0();
    void thread_ShuffleConvs_2_Downs_8_address0();
    void thread_ShuffleConvs_2_Downs_8_ce0();
    void thread_ShuffleConvs_2_Downs_90_address0();
    void thread_ShuffleConvs_2_Downs_90_ce0();
    void thread_ShuffleConvs_2_Downs_91_address0();
    void thread_ShuffleConvs_2_Downs_91_ce0();
    void thread_ShuffleConvs_2_Downs_92_address0();
    void thread_ShuffleConvs_2_Downs_92_ce0();
    void thread_ShuffleConvs_2_Downs_93_address0();
    void thread_ShuffleConvs_2_Downs_93_ce0();
    void thread_ShuffleConvs_2_Downs_94_address0();
    void thread_ShuffleConvs_2_Downs_94_ce0();
    void thread_ShuffleConvs_2_Downs_95_address0();
    void thread_ShuffleConvs_2_Downs_95_ce0();
    void thread_ShuffleConvs_2_Downs_9_address0();
    void thread_ShuffleConvs_2_Downs_9_ce0();
    void thread_ShuffleConvs_2_Downs_address0();
    void thread_ShuffleConvs_2_Downs_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_co_1_fu_1591_p2();
    void thread_co_cast7_cast_fu_1525_p1();
    void thread_co_cast7_fu_1520_p1();
    void thread_exitcond1_fu_1585_p2();
    void thread_exitcond2_fu_1632_p2();
    void thread_exitcond3_fu_1660_p2();
    void thread_exitcond4_fu_1701_p2();
    void thread_exitcond_fu_1778_p2();
    void thread_h_1_fu_1674_p2();
    void thread_h_cast6_cast_fu_1597_p1();
    void thread_m_1_fu_1707_p2();
    void thread_m_cast4_cast_fu_1680_p1();
    void thread_n_1_fu_1784_p2();
    void thread_n_cast3_cast_fu_1764_p1();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_shl1_cast_fu_1571_p1();
    void thread_p_shl2_cast_fu_1537_p1();
    void thread_p_shl3_cast_fu_1610_p3();
    void thread_p_shl4_cast_fu_1618_p3();
    void thread_p_shl6_cast_fu_1736_p1();
    void thread_p_shl7_cast_fu_1748_p1();
    void thread_p_shl_cast_fu_1559_p1();
    void thread_tmp1_cast_fu_1719_p1();
    void thread_tmp1_fu_1713_p2();
    void thread_tmp2_cast_fu_1796_p1();
    void thread_tmp2_fu_1790_p2();
    void thread_tmp_20_fu_1606_p1();
    void thread_tmp_21_fu_1689_p2();
    void thread_tmp_23_fu_1541_p2();
    void thread_tmp_24_fu_1551_p3();
    void thread_tmp_25_fu_1563_p3();
    void thread_tmp_26_fu_1575_p2();
    void thread_tmp_27_fu_1601_p2();
    void thread_tmp_28_cast_fu_1547_p1();
    void thread_tmp_28_fu_1626_p2();
    void thread_tmp_29_fu_1650_p2();
    void thread_tmp_2_fu_1666_p3();
    void thread_tmp_30_fu_1684_p2();
    void thread_tmp_31_cast_fu_1581_p1();
    void thread_tmp_31_fu_1695_p2();
    void thread_tmp_32_fu_1728_p3();
    void thread_tmp_33_fu_1740_p3();
    void thread_tmp_34_fu_1752_p2();
    void thread_tmp_35_fu_1768_p2();
    void thread_tmp_36_cast_fu_1655_p1();
    void thread_tmp_36_fu_1809_p2();
    void thread_tmp_43_cast_fu_1773_p1();
    void thread_tmp_44_cast_fu_1814_p1();
    void thread_tmp_5_fu_1723_p2();
    void thread_tmp_8_cast_cast_fu_1805_p1();
    void thread_tmp_8_fu_1800_p2();
    void thread_tmp_fu_1638_p3();
    void thread_tmp_s_fu_1529_p3();
    void thread_w_1_fu_1758_p2();
    void thread_w_cast5_cast_fu_1646_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
