Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.98 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.98 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: cpu4bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : cpu4bit.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : cpu4bit
Output Format                      : NGC
Target Device                      : xc2s30-5-cs144

---- Source Options
Top Module Name                    : cpu4bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : cpu4bit.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_utils.vhd in Library work.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_iu.vhd in Library work.
Entity <cpu_iu> (Architecture <iu_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_cu.vhd in Library work.
Entity <cpu_cu> (Architecture <cu_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd in Library work.
Entity <cpu_du> (Architecture <du_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_oa.vhd in Library work.
Entity <cpu_oa> (Architecture <oa_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_wd.vhd in Library work.
Entity <cpu_wd> (Architecture <wd_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../../Components/ctrl4cpu.vhd in Library work.
Entity <ctrl4cpu> (Architecture <ctrl4cpu_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../../Components/pwm.vhd in Library work.
Entity <pwm> (Architecture <pwm_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu.vhd in Library work.
Entity <cpu> (Architecture <cpu_arch>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu4Bit/Xilinx/cpu4bit.vhf in Library work.
Entity <cpu4bit> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu4bit> (Architecture <behavioral>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/cpu4bit.vhf line 123: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/cpu4bit.vhf line 128: Generating a Black Box for component <rom>.
WARNING:Xst:753 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/cpu4bit.vhf line 135: Unconnected output port 'nadwe_out' of component 'cpu'.
Entity <cpu4bit> analyzed. Unit <cpu4bit> generated.

Analyzing Entity <ctrl4cpu> (Architecture <ctrl4cpu_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/../../Components/ctrl4cpu.vhd line 85: Mux is complete : default of case is discarded
Entity <ctrl4cpu> analyzed. Unit <ctrl4cpu> generated.

Analyzing Entity <pwm> (Architecture <pwm_struct>).
INFO:Xst:1304 - Contents of register <pwm_pcount> in unit <pwm> never changes during circuit operation. The register is replaced by logic.
Entity <pwm> analyzed. Unit <pwm> generated.

Analyzing Entity <cpu> (Architecture <cpu_arch>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <CPU_IU> (Architecture <iu_struct>).
Entity <CPU_IU> analyzed. Unit <CPU_IU> generated.

Analyzing Entity <CPU_CU> (Architecture <cu_struct>).
Entity <CPU_CU> analyzed. Unit <CPU_CU> generated.

Analyzing Entity <CPU_DU> (Architecture <du_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd line 65: The following signals are missing in the process sensitivity list:
   acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><4>.
Entity <CPU_DU> analyzed. Unit <CPU_DU> generated.

Analyzing Entity <CPU_OA> (Architecture <oa_struct>).
Entity <CPU_OA> analyzed. Unit <CPU_OA> generated.

Analyzing Entity <CPU_WD> (Architecture <wd_struct>).
Entity <CPU_WD> analyzed. Unit <CPU_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <E_c> in unit <CPU_CU> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <CPU_WD>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_wd.vhd.
    Found 6-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 6 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <CPU_WD> synthesized.


Synthesizing Unit <CPU_OA>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_oa.vhd.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0033> created at line 71.
    Found 2-bit comparator greater for signal <$n0034> created at line 102.
    Found 2-bit adder for signal <$n0040> created at line 72.
    Found 2-bit register for signal <ipage_c>.
    Found 1-bit register for signal <ipage_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <CPU_OA> synthesized.


Synthesizing Unit <CPU_DU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_du.vhd.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
    Found 1-bit xor2 for signal <$n0023> created at line 156.
    Found 1-bit xor2 for signal <$n0024> created at line 156.
    Found 1-bit xor2 for signal <$n0025> created at line 156.
    Found 1-bit xor2 for signal <$n0026> created at line 156.
    Found 2-bit comparator less for signal <$n0040> created at line 55.
    Found 2-bit comparator greater for signal <$n0041> created at line 81.
    Found 5-bit subtractor for signal <$n0059> created at line 180.
    Found 2-bit adder for signal <$n0063> created at line 56.
    Found 4-bit adder carry out for signal <$n0064> created at line 164.
    Found 5-bit register for signal <acc_c<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 4 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <CPU_DU> synthesized.


Synthesizing Unit <CPU_CU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_cu.vhd.
WARNING:Xst:646 - Signal <idata_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
WARNING:Xst:646 - Signal <E_c> is assigned but never used.
WARNING:Xst:646 - Signal <C_dvalid> is assigned but never used.
    Using one-hot encoding for signal <S_c>.
    Found 2-bit comparator less for signal <$n0038> created at line 387.
    Found 2-bit comparator less for signal <$n0040> created at line 98.
    Found 2-bit comparator greater for signal <$n0050> created at line 301.
    Found 2-bit adder for signal <$n0075> created at line 99.
    Found 4-bit register for signal <data_is_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 4-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <CPU_CU> synthesized.


Synthesizing Unit <CPU_IU>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu_iu.vhd.
    Found 8-bit adder for signal <$n0013> created at line 77.
    Found 2-bit comparator less for signal <$n0015> created at line 47.
    Found 2-bit comparator greater for signal <$n0018> created at line 64.
    Found 2-bit comparator lessequal for signal <$n0024> created at line 64.
    Found 2-bit adder for signal <$n0025> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 8-bit register for signal <pc>.
    Found 32-bit register for signal <stack_addrs_c>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <CPU_IU> synthesized.


Synthesizing Unit <cpu>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../cpu.vhd.
Unit <cpu> synthesized.


Synthesizing Unit <pwm>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../../Components/pwm.vhd.
WARNING:Xst:646 - Signal <pwm_pcount> is assigned but never used.
    Found 8-bit subtractor for signal <$n0005>.
    Found 8-bit adder for signal <$n0013>.
    Found 8-bit comparator less for signal <$n0017> created at line 70.
    Found 8-bit comparator less for signal <$n0018> created at line 71.
    Found 1-bit register for signal <pwm_c>.
    Found 8-bit register for signal <pwm_count>.
    Found 8-bit register for signal <pwm_high>.
    Found 8-bit register for signal <pwm_low>.
    Found 8-bit register for signal <pwm_period>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <pwm> synthesized.


Synthesizing Unit <ctrl4cpu>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/../../Components/ctrl4cpu.vhd.
WARNING:Xst:647 - Input <nRE_CPU> is never used.
    Found 4-bit register for signal <ctrl_data_c>.
    Found 1-bit register for signal <mux_c<0>>.
    Found 4-bit register for signal <pwm_data_c>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl4cpu> synthesized.


Synthesizing Unit <cpu4bit>.
    Related source file is C:/CpuGen/Applications/Cpu4Bit/Xilinx/cpu4bit.vhf.
Unit <cpu4bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 28
  6-bit register                   : 1
  4-bit register                   : 4
  3-bit register                   : 2
  8-bit register                   : 9
  1-bit register                   : 6
  2-bit register                   : 5
  5-bit register                   : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 6
# Adders/Subtractors               : 9
  2-bit adder                      : 4
  4-bit adder carry out            : 1
  5-bit subtractor                 : 1
  8-bit adder                      : 2
  8-bit subtractor                 : 1
# Comparators                      : 12
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
  8-bit comparator less            : 2
# Xors                             : 4
  1-bit xor2                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "rom.ngo" is up to date.
Launcher: "ram.ngo" is up to date.
Loading core <rom> for timing and area information for instance <XLXI_5>.
Loading core <ram> for timing and area information for instance <XLXI_4>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1293 - FF/Latch  <S_c_2> is constant in block <CPU_CU>.
WARNING:Xst:1291 - FF/Latch <S_c_1> is unconnected in block <CPU_CU>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPU_CU>.

Optimizing unit <cpu4bit> ...

Optimizing unit <ctrl4cpu> ...

Optimizing unit <pwm> ...

Optimizing unit <CPU_IU> ...

Optimizing unit <CPU_CU> ...

Optimizing unit <CPU_DU> ...

Optimizing unit <CPU_OA> ...
Loading device for application Xst from file '2s30.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu4bit, actual ratio is 47.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu4bit.ngr
Top Level Output File Name         : cpu4bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 31

Macro Statistics :
# Registers                        : 30
#      1-bit register              : 9
#      2-bit register              : 5
#      3-bit register              : 1
#      4-bit register              : 4
#      5-bit register              : 1
#      6-bit register              : 1
#      8-bit register              : 9
# Multiplexers                     : 6
#      2-to-1 multiplexer          : 6
# Adders/Subtractors               : 5
#      4-bit adder carry out       : 1
#      5-bit subtractor            : 1
#      8-bit adder                 : 2
#      8-bit subtractor            : 1
# Comparators                      : 12
#      2-bit comparator greater    : 4
#      2-bit comparator less       : 5
#      2-bit comparator lessequal  : 1
#      8-bit comparator less       : 2

Cell Usage :
# BELS                             : 492
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 18
#      LUT2                        : 40
#      LUT2_D                      : 3
#      LUT2_L                      : 10
#      LUT3                        : 60
#      LUT3_D                      : 4
#      LUT3_L                      : 23
#      LUT4                        : 148
#      LUT4_D                      : 27
#      LUT4_L                      : 70
#      MUXCY                       : 45
#      MUXF5                       : 7
#      VCC                         : 3
#      XORCY                       : 30
# FlipFlops/Latches                : 118
#      FDC                         : 33
#      FDCE                        : 44
#      FDE                         : 40
#      FDP                         : 1
# RAMS                             : 2
#      RAMB4_S16                   : 1
#      RAMB4_S4                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 5
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s30cs144-5 

 Number of Slices:                     226  out of    432    52%  
 Number of Slice Flip Flops:           118  out of    864    13%  
 Number of 4 input LUTs:               403  out of    864    46%  
 Number of bonded IOBs:                 30  out of     96    31%  
 Number of BRAMs:                        2  out of      6    33%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 120   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 22.276ns (Maximum Frequency: 44.891MHz)
   Minimum input arrival time before clock: 23.158ns
   Maximum output required time after clock: 25.503ns
   Maximum combinational path delay: 26.385ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'CLK'
Delay:               22.276ns (Levels of Logic = 11)
  Source:            XLXI_10_I2_TC_c_2 (FF)
  Destination:       XLXI_10_I3_acc_c_0_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_10_I2_TC_c_2 to XLXI_10_I3_acc_c_0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.292   2.300  XLXI_10_I2_TC_c_2 (XLXI_10_I2_TC_c_2)
     LUT4:I0->O           12   0.653   2.400  XLXI_10_I3_Ker88161 (XLXI_10_I3_N8818)
     LUT2_L:I0->LO         1   0.653   0.100  XLXI_10_I3_skip_l90 (CHOICE2001)
     LUT4:I0->O            4   0.653   1.600  XLXI_10_I3_skip_l99 (XLXI_10_skip)
     LUT3_D:I1->LO         1   0.653   0.100  XLXI_10_I2_Ker80961 (N24070)
     LUT4:I2->O            8   0.653   2.050  XLXI_10_I4_Ker9466 (XLXI_10_I4_N9468)
     LUT4_D:I3->LO         1   0.653   0.100  XLXI_10_I3_Mmux_data_x_Result<2> (N24142)
     LUT4:I1->O            2   0.653   1.340  XLXI_10_I3__n0035<2>6 (CHOICE1918)
     MUXF5:S->O            3   0.981   1.480  XLXI_10_I3__n0035<2>109_SW11 (N23423)
     LUT3:I1->O            1   0.653   1.150  XLXI_10_I3__n0035<2>47_SW0_SW0 (N23931)
     LUT4_L:I2->LO         1   0.653   0.100  XLXI_10_I3__n0035<2>47_SW0 (N23571)
     LUT4_L:I3->LO         1   0.653   0.000  XLXI_10_I3__n0035<2>145 (XLXI_10_I3__n0035<2>)
     FDCE:D                    0.753          XLXI_10_I3_acc_c_0_2
    ----------------------------------------
    Total                     22.276ns (9.556ns logic, 12.720ns route)
                                       (42.9% logic, 57.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
Offset:              23.158ns (Levels of Logic = 12)
  Source:            NRESET (PAD)
  Destination:       XLXI_10_I3_acc_c_0_2 (FF)
  Destination Clock: CLK rising

  Data Path: NRESET to XLXI_10_I3_acc_c_0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   0.924   4.800  NRESET_IBUF (NRESET_IBUF)
     LUT4:I3->O            1   0.653   1.150  XLXI_10_I3_skip_l89 (CHOICE2000)
     LUT2_L:I1->LO         1   0.653   0.100  XLXI_10_I3_skip_l90 (CHOICE2001)
     LUT4:I0->O            4   0.653   1.600  XLXI_10_I3_skip_l99 (XLXI_10_skip)
     LUT3_D:I1->LO         1   0.653   0.100  XLXI_10_I2_Ker80961 (N24070)
     LUT4:I2->O            8   0.653   2.050  XLXI_10_I4_Ker9466 (XLXI_10_I4_N9468)
     LUT4_D:I3->LO         1   0.653   0.100  XLXI_10_I3_Mmux_data_x_Result<2> (N24142)
     LUT4:I1->O            2   0.653   1.340  XLXI_10_I3__n0035<2>6 (CHOICE1918)
     MUXF5:S->O            3   0.981   1.480  XLXI_10_I3__n0035<2>109_SW11 (N23423)
     LUT3:I1->O            1   0.653   1.150  XLXI_10_I3__n0035<2>47_SW0_SW0 (N23931)
     LUT4_L:I2->LO         1   0.653   0.100  XLXI_10_I3__n0035<2>47_SW0 (N23571)
     LUT4_L:I3->LO         1   0.653   0.000  XLXI_10_I3__n0035<2>145 (XLXI_10_I3__n0035<2>)
     FDCE:D                    0.753          XLXI_10_I3_acc_c_0_2
    ----------------------------------------
    Total                     23.158ns (9.188ns logic, 13.970ns route)
                                       (39.7% logic, 60.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
Offset:              25.503ns (Levels of Logic = 9)
  Source:            XLXI_10_I2_TC_c_2 (FF)
  Destination:       CPU_IADDR<7> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_10_I2_TC_c_2 to CPU_IADDR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   1.292   2.300  XLXI_10_I2_TC_c_2 (XLXI_10_I2_TC_c_2)
     LUT4:I0->O           12   0.653   2.400  XLXI_10_I3_Ker88161 (XLXI_10_I3_N8818)
     LUT2_L:I0->LO         1   0.653   0.100  XLXI_10_I3_skip_l90 (CHOICE2001)
     LUT4:I0->O            4   0.653   1.600  XLXI_10_I3_skip_l99 (XLXI_10_skip)
     LUT2_D:I1->O          5   0.653   1.740  XLXI_10_I2_Ker81281 (XLXI_10_I2_N8130)
     LUT4_D:I3->O         15   0.653   2.700  XLXI_10_I2_pc_mux_x<2> (XLXI_10_pc_mux<2>)
     LUT4:I1->O            1   0.653   1.150  XLXI_10_I1_iaddr_x<1>31_SW0 (N23879)
     LUT2_L:I1->LO         1   0.653   0.100  XLXI_10_I1_iaddr_x<1>31 (CHOICE1677)
     LUT4_D:I3->O          2   0.653   1.340  XLXI_10_I1_iaddr_x<1>50 (CPU_IADDR_1_OBUF)
     OBUF:I->O                 5.557          CPU_IADDR_1_OBUF (CPU_IADDR<1>)
    ----------------------------------------
    Total                     25.503ns (12.073ns logic, 13.430ns route)
                                       (47.3% logic, 52.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               26.385ns (Levels of Logic = 10)
  Source:            NRESET (PAD)
  Destination:       CPU_IADDR<7> (PAD)

  Data Path: NRESET to CPU_IADDR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   0.924   4.800  NRESET_IBUF (NRESET_IBUF)
     LUT4:I3->O            1   0.653   1.150  XLXI_10_I3_skip_l89 (CHOICE2000)
     LUT2_L:I1->LO         1   0.653   0.100  XLXI_10_I3_skip_l90 (CHOICE2001)
     LUT4:I0->O            4   0.653   1.600  XLXI_10_I3_skip_l99 (XLXI_10_skip)
     LUT2_D:I1->O          5   0.653   1.740  XLXI_10_I2_Ker81281 (XLXI_10_I2_N8130)
     LUT4_D:I3->O         15   0.653   2.700  XLXI_10_I2_pc_mux_x<2> (XLXI_10_pc_mux<2>)
     LUT4:I1->O            1   0.653   1.150  XLXI_10_I1_iaddr_x<1>31_SW0 (N23879)
     LUT2_L:I1->LO         1   0.653   0.100  XLXI_10_I1_iaddr_x<1>31 (CHOICE1677)
     LUT4_D:I3->O          2   0.653   1.340  XLXI_10_I1_iaddr_x<1>50 (CPU_IADDR_1_OBUF)
     OBUF:I->O                 5.557          CPU_IADDR_1_OBUF (CPU_IADDR<1>)
    ----------------------------------------
    Total                     26.385ns (11.705ns logic, 14.680ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
CPU : 8.52 / 9.64 s | Elapsed : 9.00 / 9.00 s
 
--> 

Total memory usage is 64596 kilobytes


