INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/new_p4/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/sign_extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/new_p4/4010_lab_4/4010_lab_4.srcs/sim_1/imports/new/sign_extender_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17072/Desktop/new_p4/4010_lab_4/4010_lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
