digraph "CFG for '_Z9derKernelPdS_' function" {
	label="CFG for '_Z9derKernelPdS_' function";

	Node0x4e3d950 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = shl nuw nsw i32 %3, 1\l  %5 = add nuw nsw i32 %4, 1\l  %6 = zext i32 %5 to i64\l  %7 = getelementptr inbounds double, double addrspace(1)* %0, i64 %6\l  %8 = load double, double addrspace(1)* %7, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %9 = zext i32 %4 to i64\l  %10 = getelementptr inbounds double, double addrspace(1)* %1, i64 %9\l  store double %8, double addrspace(1)* %10, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %11 = getelementptr inbounds double, double addrspace(1)* %0, i64 %9\l  %12 = load double, double addrspace(1)* %11, align 8, !tbaa !5\l  %13 = fneg contract double %12\l  %14 = getelementptr inbounds double, double addrspace(1)* %1, i64 %6\l  store double %13, double addrspace(1)* %14, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
