Library ieee;
use ieee.std_logic_1164,all;

entity two is
	port(a0,a1,a2,a3: in std_logic; b0,b1,b2,b3 : out std_logic);
end two;

architecture data of two is 

begin 
	b0 <= not a0;
	b1 <= not a1;
	b2 <= not a2;
	b3 <= not a3;
end data;