
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F8)
	S11= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F16)
	S19= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F22)
	S25= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F23)
	S26= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F24)
	S27= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F28)
	S31= IR_EX.Out=>FU.IR_EX                                    Premise(F29)
	S32= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F30)
	S33= IR_WB.Out=>FU.IR_WB                                    Premise(F31)
	S34= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F32)
	S35= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F33)
	S36= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F34)
	S37= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F35)
	S38= ALU.Out=>FU.InEX                                       Premise(F36)
	S39= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F37)
	S40= ALUOut_WB.Out=>FU.InWB                                 Premise(F38)
	S41= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F39)
	S42= ALUOut_WB.Out=>GPR.WData                               Premise(F40)
	S43= IR_WB.Out15_11=>GPR.WReg                               Premise(F41)
	S44= IMMU.Addr=>IAddrReg.In                                 Premise(F42)
	S45= PC.Out=>ICache.IEA                                     Premise(F43)
	S46= ICache.IEA=addr                                        Path(S4,S45)
	S47= ICache.Hit=ICacheHit(addr)                             ICache-Search(S46)
	S48= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S47,S16)
	S49= FU.ICacheHit=ICacheHit(addr)                           Path(S47,S28)
	S50= PC.Out=>ICache.IEA                                     Premise(F44)
	S51= IMem.MEM8WordOut=>ICache.WData                         Premise(F45)
	S52= ICache.Out=>ICacheReg.In                               Premise(F46)
	S53= PC.Out=>IMMU.IEA                                       Premise(F47)
	S54= IMMU.IEA=addr                                          Path(S4,S53)
	S55= CP0.ASID=>IMMU.PID                                     Premise(F48)
	S56= IMMU.PID=pid                                           Path(S3,S55)
	S57= IMMU.Addr={pid,addr}                                   IMMU-Search(S56,S54)
	S58= IAddrReg.In={pid,addr}                                 Path(S57,S44)
	S59= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S56,S54)
	S60= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S59,S17)
	S61= IAddrReg.Out=>IMem.RAddr                               Premise(F49)
	S62= ICacheReg.Out=>IRMux.CacheData                         Premise(F50)
	S63= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F51)
	S64= IMem.Out=>IRMux.MemData                                Premise(F52)
	S65= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F53)
	S66= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F54)
	S67= ICache.Out=>IR_ID.In                                   Premise(F55)
	S68= IRMux.Out=>IR_ID.In                                    Premise(F56)
	S69= ICache.Out=>IR_IMMU.In                                 Premise(F57)
	S70= IR_EX.Out=>IR_MEM.In                                   Premise(F58)
	S71= IR_DMMU2.Out=>IR_WB.In                                 Premise(F59)
	S72= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F60)
	S73= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F61)
	S74= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F62)
	S75= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F63)
	S76= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F64)
	S77= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F65)
	S78= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F66)
	S79= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F67)
	S80= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F68)
	S81= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F69)
	S82= IR_EX.Out31_26=>CU_EX.Op                               Premise(F70)
	S83= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F71)
	S84= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F72)
	S85= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F73)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F74)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F75)
	S88= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F76)
	S89= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F77)
	S90= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F78)
	S91= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F79)
	S92= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F80)
	S93= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F81)
	S94= IR_WB.Out31_26=>CU_WB.Op                               Premise(F82)
	S95= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F83)
	S96= CtrlA_EX=0                                             Premise(F84)
	S97= CtrlB_EX=0                                             Premise(F85)
	S98= CtrlALUOut_MEM=0                                       Premise(F86)
	S99= CtrlALUOut_DMMU1=0                                     Premise(F87)
	S100= CtrlALUOut_DMMU2=0                                    Premise(F88)
	S101= CtrlALUOut_WB=0                                       Premise(F89)
	S102= CtrlA_MEM=0                                           Premise(F90)
	S103= CtrlA_WB=0                                            Premise(F91)
	S104= CtrlB_MEM=0                                           Premise(F92)
	S105= CtrlB_WB=0                                            Premise(F93)
	S106= CtrlICache=0                                          Premise(F94)
	S107= CtrlIMMU=0                                            Premise(F95)
	S108= CtrlIR_DMMU1=0                                        Premise(F96)
	S109= CtrlIR_DMMU2=0                                        Premise(F97)
	S110= CtrlIR_EX=0                                           Premise(F98)
	S111= CtrlIR_ID=0                                           Premise(F99)
	S112= CtrlIR_IMMU=1                                         Premise(F100)
	S113= CtrlIR_MEM=0                                          Premise(F101)
	S114= CtrlIR_WB=0                                           Premise(F102)
	S115= CtrlGPR=0                                             Premise(F103)
	S116= CtrlIAddrReg=1                                        Premise(F104)
	S117= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S58,S116)
	S118= CtrlPC=0                                              Premise(F105)
	S119= CtrlPCInc=0                                           Premise(F106)
	S120= PC[Out]=addr                                          PC-Hold(S1,S118,S119)
	S121= CtrlIMem=0                                            Premise(F107)
	S122= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S121)
	S123= CtrlICacheReg=1                                       Premise(F108)
	S124= CtrlASIDIn=0                                          Premise(F109)
	S125= CtrlCP0=0                                             Premise(F110)
	S126= CP0[ASID]=pid                                         CP0-Hold(S0,S125)
	S127= CtrlEPCIn=0                                           Premise(F111)
	S128= CtrlExCodeIn=0                                        Premise(F112)
	S129= CtrlIRMux=0                                           Premise(F113)
	S130= GPR[rS]=a                                             Premise(F114)
	S131= GPR[rT]=b                                             Premise(F115)

IMMU	S132= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S117)
	S133= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S117)
	S134= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S117)
	S135= PC.Out=addr                                           PC-Out(S120)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S126)
	S137= A_EX.Out=>ALU.A                                       Premise(F116)
	S138= B_EX.Out=>ALU.B                                       Premise(F117)
	S139= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F118)
	S140= ALU.Out=>ALUOut_MEM.In                                Premise(F119)
	S141= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F120)
	S142= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F121)
	S143= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F122)
	S144= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F123)
	S145= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F124)
	S146= FU.Bub_IF=>CU_IF.Bub                                  Premise(F125)
	S147= FU.Halt_IF=>CU_IF.Halt                                Premise(F126)
	S148= ICache.Hit=>CU_IF.ICacheHit                           Premise(F127)
	S149= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F128)
	S150= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F129)
	S151= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F130)
	S152= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F131)
	S153= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F132)
	S154= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F133)
	S155= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F134)
	S156= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F135)
	S157= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F136)
	S158= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F137)
	S159= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F138)
	S160= ICache.Hit=>FU.ICacheHit                              Premise(F139)
	S161= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F140)
	S162= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F141)
	S163= IR_EX.Out=>FU.IR_EX                                   Premise(F142)
	S164= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F143)
	S165= IR_WB.Out=>FU.IR_WB                                   Premise(F144)
	S166= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F145)
	S167= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F146)
	S168= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F147)
	S169= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F148)
	S170= ALU.Out=>FU.InEX                                      Premise(F149)
	S171= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F150)
	S172= ALUOut_WB.Out=>FU.InWB                                Premise(F151)
	S173= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F152)
	S174= ALUOut_WB.Out=>GPR.WData                              Premise(F153)
	S175= IR_WB.Out15_11=>GPR.WReg                              Premise(F154)
	S176= IMMU.Addr=>IAddrReg.In                                Premise(F155)
	S177= PC.Out=>ICache.IEA                                    Premise(F156)
	S178= ICache.IEA=addr                                       Path(S135,S177)
	S179= ICache.Hit=ICacheHit(addr)                            ICache-Search(S178)
	S180= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S179,S148)
	S181= FU.ICacheHit=ICacheHit(addr)                          Path(S179,S160)
	S182= PC.Out=>ICache.IEA                                    Premise(F157)
	S183= IMem.MEM8WordOut=>ICache.WData                        Premise(F158)
	S184= ICache.Out=>ICacheReg.In                              Premise(F159)
	S185= PC.Out=>IMMU.IEA                                      Premise(F160)
	S186= IMMU.IEA=addr                                         Path(S135,S185)
	S187= CP0.ASID=>IMMU.PID                                    Premise(F161)
	S188= IMMU.PID=pid                                          Path(S136,S187)
	S189= IMMU.Addr={pid,addr}                                  IMMU-Search(S188,S186)
	S190= IAddrReg.In={pid,addr}                                Path(S189,S176)
	S191= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S188,S186)
	S192= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S191,S149)
	S193= IAddrReg.Out=>IMem.RAddr                              Premise(F162)
	S194= IMem.RAddr={pid,addr}                                 Path(S132,S193)
	S195= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S194,S122)
	S196= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S194,S122)
	S197= ICache.WData=IMemGet8Word({pid,addr})                 Path(S196,S183)
	S198= ICacheReg.Out=>IRMux.CacheData                        Premise(F163)
	S199= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F164)
	S200= IMem.Out=>IRMux.MemData                               Premise(F165)
	S201= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S195,S200)
	S202= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S201)
	S203= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F166)
	S204= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F167)
	S205= ICache.Out=>IR_ID.In                                  Premise(F168)
	S206= IRMux.Out=>IR_ID.In                                   Premise(F169)
	S207= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S202,S206)
	S208= ICache.Out=>IR_IMMU.In                                Premise(F170)
	S209= IR_EX.Out=>IR_MEM.In                                  Premise(F171)
	S210= IR_DMMU2.Out=>IR_WB.In                                Premise(F172)
	S211= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F173)
	S212= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F174)
	S213= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F175)
	S214= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F176)
	S215= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F177)
	S216= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F178)
	S217= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F179)
	S218= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F180)
	S219= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F181)
	S220= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F182)
	S221= IR_EX.Out31_26=>CU_EX.Op                              Premise(F183)
	S222= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F184)
	S223= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F185)
	S224= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F186)
	S225= IR_ID.Out31_26=>CU_ID.Op                              Premise(F187)
	S226= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F188)
	S227= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F189)
	S228= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F190)
	S229= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F191)
	S230= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F192)
	S231= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F193)
	S232= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F194)
	S233= IR_WB.Out31_26=>CU_WB.Op                              Premise(F195)
	S234= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F196)
	S235= CtrlA_EX=0                                            Premise(F197)
	S236= CtrlB_EX=0                                            Premise(F198)
	S237= CtrlALUOut_MEM=0                                      Premise(F199)
	S238= CtrlALUOut_DMMU1=0                                    Premise(F200)
	S239= CtrlALUOut_DMMU2=0                                    Premise(F201)
	S240= CtrlALUOut_WB=0                                       Premise(F202)
	S241= CtrlA_MEM=0                                           Premise(F203)
	S242= CtrlA_WB=0                                            Premise(F204)
	S243= CtrlB_MEM=0                                           Premise(F205)
	S244= CtrlB_WB=0                                            Premise(F206)
	S245= CtrlICache=1                                          Premise(F207)
	S246= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S178,S197,S245)
	S247= CtrlIMMU=0                                            Premise(F208)
	S248= CtrlIR_DMMU1=0                                        Premise(F209)
	S249= CtrlIR_DMMU2=0                                        Premise(F210)
	S250= CtrlIR_EX=0                                           Premise(F211)
	S251= CtrlIR_ID=1                                           Premise(F212)
	S252= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S207,S251)
	S253= CtrlIR_IMMU=0                                         Premise(F213)
	S254= CtrlIR_MEM=0                                          Premise(F214)
	S255= CtrlIR_WB=0                                           Premise(F215)
	S256= CtrlGPR=0                                             Premise(F216)
	S257= GPR[rS]=a                                             GPR-Hold(S130,S256)
	S258= GPR[rT]=b                                             GPR-Hold(S131,S256)
	S259= CtrlIAddrReg=0                                        Premise(F217)
	S260= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S117,S259)
	S261= CtrlPC=0                                              Premise(F218)
	S262= CtrlPCInc=1                                           Premise(F219)
	S263= PC[Out]=addr+4                                        PC-Inc(S120,S261,S262)
	S264= PC[CIA]=addr                                          PC-Inc(S120,S261,S262)
	S265= CtrlIMem=0                                            Premise(F220)
	S266= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S122,S265)
	S267= CtrlICacheReg=0                                       Premise(F221)
	S268= CtrlASIDIn=0                                          Premise(F222)
	S269= CtrlCP0=0                                             Premise(F223)
	S270= CP0[ASID]=pid                                         CP0-Hold(S126,S269)
	S271= CtrlEPCIn=0                                           Premise(F224)
	S272= CtrlExCodeIn=0                                        Premise(F225)
	S273= CtrlIRMux=0                                           Premise(F226)

ID	S274= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S252)
	S275= IR_ID.Out31_26=0                                      IR-Out(S252)
	S276= IR_ID.Out25_21=rS                                     IR-Out(S252)
	S277= IR_ID.Out20_16=rT                                     IR-Out(S252)
	S278= IR_ID.Out15_11=rD                                     IR-Out(S252)
	S279= IR_ID.Out10_6=0                                       IR-Out(S252)
	S280= IR_ID.Out5_0=37                                       IR-Out(S252)
	S281= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S260)
	S282= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S260)
	S283= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S260)
	S284= PC.Out=addr+4                                         PC-Out(S263)
	S285= PC.CIA=addr                                           PC-Out(S264)
	S286= PC.CIA31_28=addr[31:28]                               PC-Out(S264)
	S287= CP0.ASID=pid                                          CP0-Read-ASID(S270)
	S288= A_EX.Out=>ALU.A                                       Premise(F227)
	S289= B_EX.Out=>ALU.B                                       Premise(F228)
	S290= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F229)
	S291= ALU.Out=>ALUOut_MEM.In                                Premise(F230)
	S292= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F231)
	S293= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F232)
	S294= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F233)
	S295= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F234)
	S296= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F235)
	S297= FU.Bub_IF=>CU_IF.Bub                                  Premise(F236)
	S298= FU.Halt_IF=>CU_IF.Halt                                Premise(F237)
	S299= ICache.Hit=>CU_IF.ICacheHit                           Premise(F238)
	S300= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F239)
	S301= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F240)
	S302= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F241)
	S303= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F242)
	S304= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F243)
	S305= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F244)
	S306= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F245)
	S307= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F246)
	S308= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F247)
	S309= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F248)
	S310= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F249)
	S311= ICache.Hit=>FU.ICacheHit                              Premise(F250)
	S312= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F251)
	S313= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F252)
	S314= IR_EX.Out=>FU.IR_EX                                   Premise(F253)
	S315= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F254)
	S316= IR_WB.Out=>FU.IR_WB                                   Premise(F255)
	S317= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F256)
	S318= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F257)
	S319= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F258)
	S320= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F259)
	S321= ALU.Out=>FU.InEX                                      Premise(F260)
	S322= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F261)
	S323= ALUOut_WB.Out=>FU.InWB                                Premise(F262)
	S324= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F263)
	S325= ALUOut_WB.Out=>GPR.WData                              Premise(F264)
	S326= IR_WB.Out15_11=>GPR.WReg                              Premise(F265)
	S327= IMMU.Addr=>IAddrReg.In                                Premise(F266)
	S328= PC.Out=>ICache.IEA                                    Premise(F267)
	S329= ICache.IEA=addr+4                                     Path(S284,S328)
	S330= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S329)
	S331= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S330,S299)
	S332= FU.ICacheHit=ICacheHit(addr+4)                        Path(S330,S311)
	S333= PC.Out=>ICache.IEA                                    Premise(F268)
	S334= IMem.MEM8WordOut=>ICache.WData                        Premise(F269)
	S335= ICache.Out=>ICacheReg.In                              Premise(F270)
	S336= PC.Out=>IMMU.IEA                                      Premise(F271)
	S337= IMMU.IEA=addr+4                                       Path(S284,S336)
	S338= CP0.ASID=>IMMU.PID                                    Premise(F272)
	S339= IMMU.PID=pid                                          Path(S287,S338)
	S340= IMMU.Addr={pid,addr+4}                                IMMU-Search(S339,S337)
	S341= IAddrReg.In={pid,addr+4}                              Path(S340,S327)
	S342= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S339,S337)
	S343= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S342,S300)
	S344= IAddrReg.Out=>IMem.RAddr                              Premise(F273)
	S345= IMem.RAddr={pid,addr}                                 Path(S281,S344)
	S346= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S345,S266)
	S347= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S345,S266)
	S348= ICache.WData=IMemGet8Word({pid,addr})                 Path(S347,S334)
	S349= ICacheReg.Out=>IRMux.CacheData                        Premise(F274)
	S350= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F275)
	S351= IMem.Out=>IRMux.MemData                               Premise(F276)
	S352= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S346,S351)
	S353= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S352)
	S354= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F277)
	S355= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F278)
	S356= ICache.Out=>IR_ID.In                                  Premise(F279)
	S357= IRMux.Out=>IR_ID.In                                   Premise(F280)
	S358= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S353,S357)
	S359= ICache.Out=>IR_IMMU.In                                Premise(F281)
	S360= IR_EX.Out=>IR_MEM.In                                  Premise(F282)
	S361= IR_DMMU2.Out=>IR_WB.In                                Premise(F283)
	S362= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F284)
	S363= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F285)
	S364= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F286)
	S365= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F287)
	S366= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F288)
	S367= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F289)
	S368= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F290)
	S369= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F291)
	S370= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F292)
	S371= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F293)
	S372= IR_EX.Out31_26=>CU_EX.Op                              Premise(F294)
	S373= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F295)
	S374= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F296)
	S375= CU_ID.IRFunc1=rT                                      Path(S277,S374)
	S376= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F297)
	S377= CU_ID.IRFunc2=rS                                      Path(S276,S376)
	S378= IR_ID.Out31_26=>CU_ID.Op                              Premise(F298)
	S379= CU_ID.Op=0                                            Path(S275,S378)
	S380= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F299)
	S381= CU_ID.IRFunc=37                                       Path(S280,S380)
	S382= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F300)
	S383= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F301)
	S384= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F302)
	S385= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F303)
	S386= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F304)
	S387= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F305)
	S388= IR_WB.Out31_26=>CU_WB.Op                              Premise(F306)
	S389= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F307)
	S390= CtrlA_EX=1                                            Premise(F308)
	S391= CtrlB_EX=1                                            Premise(F309)
	S392= CtrlALUOut_MEM=0                                      Premise(F310)
	S393= CtrlALUOut_DMMU1=0                                    Premise(F311)
	S394= CtrlALUOut_DMMU2=0                                    Premise(F312)
	S395= CtrlALUOut_WB=0                                       Premise(F313)
	S396= CtrlA_MEM=0                                           Premise(F314)
	S397= CtrlA_WB=0                                            Premise(F315)
	S398= CtrlB_MEM=0                                           Premise(F316)
	S399= CtrlB_WB=0                                            Premise(F317)
	S400= CtrlICache=0                                          Premise(F318)
	S401= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S246,S400)
	S402= CtrlIMMU=0                                            Premise(F319)
	S403= CtrlIR_DMMU1=0                                        Premise(F320)
	S404= CtrlIR_DMMU2=0                                        Premise(F321)
	S405= CtrlIR_EX=1                                           Premise(F322)
	S406= CtrlIR_ID=0                                           Premise(F323)
	S407= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S252,S406)
	S408= CtrlIR_IMMU=0                                         Premise(F324)
	S409= CtrlIR_MEM=0                                          Premise(F325)
	S410= CtrlIR_WB=0                                           Premise(F326)
	S411= CtrlGPR=0                                             Premise(F327)
	S412= GPR[rS]=a                                             GPR-Hold(S257,S411)
	S413= GPR[rT]=b                                             GPR-Hold(S258,S411)
	S414= CtrlIAddrReg=0                                        Premise(F328)
	S415= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S260,S414)
	S416= CtrlPC=0                                              Premise(F329)
	S417= CtrlPCInc=0                                           Premise(F330)
	S418= PC[CIA]=addr                                          PC-Hold(S264,S417)
	S419= PC[Out]=addr+4                                        PC-Hold(S263,S416,S417)
	S420= CtrlIMem=0                                            Premise(F331)
	S421= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S266,S420)
	S422= CtrlICacheReg=0                                       Premise(F332)
	S423= CtrlASIDIn=0                                          Premise(F333)
	S424= CtrlCP0=0                                             Premise(F334)
	S425= CP0[ASID]=pid                                         CP0-Hold(S270,S424)
	S426= CtrlEPCIn=0                                           Premise(F335)
	S427= CtrlExCodeIn=0                                        Premise(F336)
	S428= CtrlIRMux=0                                           Premise(F337)

EX	S429= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S407)
	S430= IR_ID.Out31_26=0                                      IR-Out(S407)
	S431= IR_ID.Out25_21=rS                                     IR-Out(S407)
	S432= IR_ID.Out20_16=rT                                     IR-Out(S407)
	S433= IR_ID.Out15_11=rD                                     IR-Out(S407)
	S434= IR_ID.Out10_6=0                                       IR-Out(S407)
	S435= IR_ID.Out5_0=37                                       IR-Out(S407)
	S436= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S415)
	S437= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S415)
	S438= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S415)
	S439= PC.CIA=addr                                           PC-Out(S418)
	S440= PC.CIA31_28=addr[31:28]                               PC-Out(S418)
	S441= PC.Out=addr+4                                         PC-Out(S419)
	S442= CP0.ASID=pid                                          CP0-Read-ASID(S425)
	S443= A_EX.Out=>ALU.A                                       Premise(F338)
	S444= B_EX.Out=>ALU.B                                       Premise(F339)
	S445= ALU.Func=6'b000001                                    Premise(F340)
	S446= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F341)
	S447= ALU.Out=>ALUOut_MEM.In                                Premise(F342)
	S448= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F343)
	S449= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F344)
	S450= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F345)
	S451= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F346)
	S452= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F347)
	S453= FU.Bub_IF=>CU_IF.Bub                                  Premise(F348)
	S454= FU.Halt_IF=>CU_IF.Halt                                Premise(F349)
	S455= ICache.Hit=>CU_IF.ICacheHit                           Premise(F350)
	S456= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F351)
	S457= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F352)
	S458= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F353)
	S459= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F354)
	S460= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F355)
	S461= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F356)
	S462= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F357)
	S463= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F358)
	S464= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F359)
	S465= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F360)
	S466= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F361)
	S467= ICache.Hit=>FU.ICacheHit                              Premise(F362)
	S468= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F363)
	S469= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F364)
	S470= IR_EX.Out=>FU.IR_EX                                   Premise(F365)
	S471= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F366)
	S472= IR_WB.Out=>FU.IR_WB                                   Premise(F367)
	S473= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F368)
	S474= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F369)
	S475= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F370)
	S476= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F371)
	S477= ALU.Out=>FU.InEX                                      Premise(F372)
	S478= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F373)
	S479= ALUOut_WB.Out=>FU.InWB                                Premise(F374)
	S480= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F375)
	S481= ALUOut_WB.Out=>GPR.WData                              Premise(F376)
	S482= IR_WB.Out15_11=>GPR.WReg                              Premise(F377)
	S483= IMMU.Addr=>IAddrReg.In                                Premise(F378)
	S484= PC.Out=>ICache.IEA                                    Premise(F379)
	S485= ICache.IEA=addr+4                                     Path(S441,S484)
	S486= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S485)
	S487= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S486,S455)
	S488= FU.ICacheHit=ICacheHit(addr+4)                        Path(S486,S467)
	S489= PC.Out=>ICache.IEA                                    Premise(F380)
	S490= IMem.MEM8WordOut=>ICache.WData                        Premise(F381)
	S491= ICache.Out=>ICacheReg.In                              Premise(F382)
	S492= PC.Out=>IMMU.IEA                                      Premise(F383)
	S493= IMMU.IEA=addr+4                                       Path(S441,S492)
	S494= CP0.ASID=>IMMU.PID                                    Premise(F384)
	S495= IMMU.PID=pid                                          Path(S442,S494)
	S496= IMMU.Addr={pid,addr+4}                                IMMU-Search(S495,S493)
	S497= IAddrReg.In={pid,addr+4}                              Path(S496,S483)
	S498= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S495,S493)
	S499= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S498,S456)
	S500= IAddrReg.Out=>IMem.RAddr                              Premise(F385)
	S501= IMem.RAddr={pid,addr}                                 Path(S436,S500)
	S502= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S501,S421)
	S503= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S501,S421)
	S504= ICache.WData=IMemGet8Word({pid,addr})                 Path(S503,S490)
	S505= ICacheReg.Out=>IRMux.CacheData                        Premise(F386)
	S506= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F387)
	S507= IMem.Out=>IRMux.MemData                               Premise(F388)
	S508= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S502,S507)
	S509= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S508)
	S510= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F389)
	S511= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F390)
	S512= ICache.Out=>IR_ID.In                                  Premise(F391)
	S513= IRMux.Out=>IR_ID.In                                   Premise(F392)
	S514= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S509,S513)
	S515= ICache.Out=>IR_IMMU.In                                Premise(F393)
	S516= IR_EX.Out=>IR_MEM.In                                  Premise(F394)
	S517= IR_DMMU2.Out=>IR_WB.In                                Premise(F395)
	S518= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F396)
	S519= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F397)
	S520= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F398)
	S521= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F399)
	S522= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F400)
	S523= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F401)
	S524= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F402)
	S525= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F403)
	S526= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F404)
	S527= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F405)
	S528= IR_EX.Out31_26=>CU_EX.Op                              Premise(F406)
	S529= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F407)
	S530= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F408)
	S531= CU_ID.IRFunc1=rT                                      Path(S432,S530)
	S532= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F409)
	S533= CU_ID.IRFunc2=rS                                      Path(S431,S532)
	S534= IR_ID.Out31_26=>CU_ID.Op                              Premise(F410)
	S535= CU_ID.Op=0                                            Path(S430,S534)
	S536= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F411)
	S537= CU_ID.IRFunc=37                                       Path(S435,S536)
	S538= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F412)
	S539= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F413)
	S540= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F414)
	S541= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F415)
	S542= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F416)
	S543= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F417)
	S544= IR_WB.Out31_26=>CU_WB.Op                              Premise(F418)
	S545= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F419)
	S546= CtrlA_EX=0                                            Premise(F420)
	S547= CtrlB_EX=0                                            Premise(F421)
	S548= CtrlALUOut_MEM=1                                      Premise(F422)
	S549= CtrlALUOut_DMMU1=0                                    Premise(F423)
	S550= CtrlALUOut_DMMU2=0                                    Premise(F424)
	S551= CtrlALUOut_WB=0                                       Premise(F425)
	S552= CtrlA_MEM=0                                           Premise(F426)
	S553= CtrlA_WB=0                                            Premise(F427)
	S554= CtrlB_MEM=0                                           Premise(F428)
	S555= CtrlB_WB=0                                            Premise(F429)
	S556= CtrlICache=0                                          Premise(F430)
	S557= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S401,S556)
	S558= CtrlIMMU=0                                            Premise(F431)
	S559= CtrlIR_DMMU1=0                                        Premise(F432)
	S560= CtrlIR_DMMU2=0                                        Premise(F433)
	S561= CtrlIR_EX=0                                           Premise(F434)
	S562= CtrlIR_ID=0                                           Premise(F435)
	S563= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S407,S562)
	S564= CtrlIR_IMMU=0                                         Premise(F436)
	S565= CtrlIR_MEM=1                                          Premise(F437)
	S566= CtrlIR_WB=0                                           Premise(F438)
	S567= CtrlGPR=0                                             Premise(F439)
	S568= GPR[rS]=a                                             GPR-Hold(S412,S567)
	S569= GPR[rT]=b                                             GPR-Hold(S413,S567)
	S570= CtrlIAddrReg=0                                        Premise(F440)
	S571= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S415,S570)
	S572= CtrlPC=0                                              Premise(F441)
	S573= CtrlPCInc=0                                           Premise(F442)
	S574= PC[CIA]=addr                                          PC-Hold(S418,S573)
	S575= PC[Out]=addr+4                                        PC-Hold(S419,S572,S573)
	S576= CtrlIMem=0                                            Premise(F443)
	S577= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S421,S576)
	S578= CtrlICacheReg=0                                       Premise(F444)
	S579= CtrlASIDIn=0                                          Premise(F445)
	S580= CtrlCP0=0                                             Premise(F446)
	S581= CP0[ASID]=pid                                         CP0-Hold(S425,S580)
	S582= CtrlEPCIn=0                                           Premise(F447)
	S583= CtrlExCodeIn=0                                        Premise(F448)
	S584= CtrlIRMux=0                                           Premise(F449)

MEM	S585= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S563)
	S586= IR_ID.Out31_26=0                                      IR-Out(S563)
	S587= IR_ID.Out25_21=rS                                     IR-Out(S563)
	S588= IR_ID.Out20_16=rT                                     IR-Out(S563)
	S589= IR_ID.Out15_11=rD                                     IR-Out(S563)
	S590= IR_ID.Out10_6=0                                       IR-Out(S563)
	S591= IR_ID.Out5_0=37                                       IR-Out(S563)
	S592= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S571)
	S593= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S571)
	S594= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S571)
	S595= PC.CIA=addr                                           PC-Out(S574)
	S596= PC.CIA31_28=addr[31:28]                               PC-Out(S574)
	S597= PC.Out=addr+4                                         PC-Out(S575)
	S598= CP0.ASID=pid                                          CP0-Read-ASID(S581)
	S599= A_EX.Out=>ALU.A                                       Premise(F450)
	S600= B_EX.Out=>ALU.B                                       Premise(F451)
	S601= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F452)
	S602= ALU.Out=>ALUOut_MEM.In                                Premise(F453)
	S603= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F454)
	S604= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F455)
	S605= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F456)
	S606= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F457)
	S607= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F458)
	S608= FU.Bub_IF=>CU_IF.Bub                                  Premise(F459)
	S609= FU.Halt_IF=>CU_IF.Halt                                Premise(F460)
	S610= ICache.Hit=>CU_IF.ICacheHit                           Premise(F461)
	S611= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F462)
	S612= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F463)
	S613= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F464)
	S614= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F465)
	S615= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F466)
	S616= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F467)
	S617= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F468)
	S618= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F469)
	S619= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F470)
	S620= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F471)
	S621= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F472)
	S622= ICache.Hit=>FU.ICacheHit                              Premise(F473)
	S623= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F474)
	S624= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F475)
	S625= IR_EX.Out=>FU.IR_EX                                   Premise(F476)
	S626= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F477)
	S627= IR_WB.Out=>FU.IR_WB                                   Premise(F478)
	S628= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F479)
	S629= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F480)
	S630= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F481)
	S631= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F482)
	S632= ALU.Out=>FU.InEX                                      Premise(F483)
	S633= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F484)
	S634= ALUOut_WB.Out=>FU.InWB                                Premise(F485)
	S635= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F486)
	S636= ALUOut_WB.Out=>GPR.WData                              Premise(F487)
	S637= IR_WB.Out15_11=>GPR.WReg                              Premise(F488)
	S638= IMMU.Addr=>IAddrReg.In                                Premise(F489)
	S639= PC.Out=>ICache.IEA                                    Premise(F490)
	S640= ICache.IEA=addr+4                                     Path(S597,S639)
	S641= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S640)
	S642= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S641,S610)
	S643= FU.ICacheHit=ICacheHit(addr+4)                        Path(S641,S622)
	S644= PC.Out=>ICache.IEA                                    Premise(F491)
	S645= IMem.MEM8WordOut=>ICache.WData                        Premise(F492)
	S646= ICache.Out=>ICacheReg.In                              Premise(F493)
	S647= PC.Out=>IMMU.IEA                                      Premise(F494)
	S648= IMMU.IEA=addr+4                                       Path(S597,S647)
	S649= CP0.ASID=>IMMU.PID                                    Premise(F495)
	S650= IMMU.PID=pid                                          Path(S598,S649)
	S651= IMMU.Addr={pid,addr+4}                                IMMU-Search(S650,S648)
	S652= IAddrReg.In={pid,addr+4}                              Path(S651,S638)
	S653= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S650,S648)
	S654= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S653,S611)
	S655= IAddrReg.Out=>IMem.RAddr                              Premise(F496)
	S656= IMem.RAddr={pid,addr}                                 Path(S592,S655)
	S657= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S656,S577)
	S658= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S656,S577)
	S659= ICache.WData=IMemGet8Word({pid,addr})                 Path(S658,S645)
	S660= ICacheReg.Out=>IRMux.CacheData                        Premise(F497)
	S661= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F498)
	S662= IMem.Out=>IRMux.MemData                               Premise(F499)
	S663= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S657,S662)
	S664= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S663)
	S665= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F500)
	S666= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F501)
	S667= ICache.Out=>IR_ID.In                                  Premise(F502)
	S668= IRMux.Out=>IR_ID.In                                   Premise(F503)
	S669= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S664,S668)
	S670= ICache.Out=>IR_IMMU.In                                Premise(F504)
	S671= IR_EX.Out=>IR_MEM.In                                  Premise(F505)
	S672= IR_DMMU2.Out=>IR_WB.In                                Premise(F506)
	S673= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F507)
	S674= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F508)
	S675= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F509)
	S676= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F510)
	S677= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F511)
	S678= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F512)
	S679= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F513)
	S680= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F514)
	S681= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F515)
	S682= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F516)
	S683= IR_EX.Out31_26=>CU_EX.Op                              Premise(F517)
	S684= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F518)
	S685= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F519)
	S686= CU_ID.IRFunc1=rT                                      Path(S588,S685)
	S687= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F520)
	S688= CU_ID.IRFunc2=rS                                      Path(S587,S687)
	S689= IR_ID.Out31_26=>CU_ID.Op                              Premise(F521)
	S690= CU_ID.Op=0                                            Path(S586,S689)
	S691= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F522)
	S692= CU_ID.IRFunc=37                                       Path(S591,S691)
	S693= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F523)
	S694= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F524)
	S695= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F525)
	S696= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F526)
	S697= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F527)
	S698= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F528)
	S699= IR_WB.Out31_26=>CU_WB.Op                              Premise(F529)
	S700= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F530)
	S701= CtrlA_EX=0                                            Premise(F531)
	S702= CtrlB_EX=0                                            Premise(F532)
	S703= CtrlALUOut_MEM=0                                      Premise(F533)
	S704= CtrlALUOut_DMMU1=1                                    Premise(F534)
	S705= CtrlALUOut_DMMU2=0                                    Premise(F535)
	S706= CtrlALUOut_WB=1                                       Premise(F536)
	S707= CtrlA_MEM=0                                           Premise(F537)
	S708= CtrlA_WB=1                                            Premise(F538)
	S709= CtrlB_MEM=0                                           Premise(F539)
	S710= CtrlB_WB=1                                            Premise(F540)
	S711= CtrlICache=0                                          Premise(F541)
	S712= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S557,S711)
	S713= CtrlIMMU=0                                            Premise(F542)
	S714= CtrlIR_DMMU1=1                                        Premise(F543)
	S715= CtrlIR_DMMU2=0                                        Premise(F544)
	S716= CtrlIR_EX=0                                           Premise(F545)
	S717= CtrlIR_ID=0                                           Premise(F546)
	S718= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S563,S717)
	S719= CtrlIR_IMMU=0                                         Premise(F547)
	S720= CtrlIR_MEM=0                                          Premise(F548)
	S721= CtrlIR_WB=1                                           Premise(F549)
	S722= CtrlGPR=0                                             Premise(F550)
	S723= GPR[rS]=a                                             GPR-Hold(S568,S722)
	S724= GPR[rT]=b                                             GPR-Hold(S569,S722)
	S725= CtrlIAddrReg=0                                        Premise(F551)
	S726= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S571,S725)
	S727= CtrlPC=0                                              Premise(F552)
	S728= CtrlPCInc=0                                           Premise(F553)
	S729= PC[CIA]=addr                                          PC-Hold(S574,S728)
	S730= PC[Out]=addr+4                                        PC-Hold(S575,S727,S728)
	S731= CtrlIMem=0                                            Premise(F554)
	S732= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S577,S731)
	S733= CtrlICacheReg=0                                       Premise(F555)
	S734= CtrlASIDIn=0                                          Premise(F556)
	S735= CtrlCP0=0                                             Premise(F557)
	S736= CP0[ASID]=pid                                         CP0-Hold(S581,S735)
	S737= CtrlEPCIn=0                                           Premise(F558)
	S738= CtrlExCodeIn=0                                        Premise(F559)
	S739= CtrlIRMux=0                                           Premise(F560)

WB	S740= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S718)
	S741= IR_ID.Out31_26=0                                      IR-Out(S718)
	S742= IR_ID.Out25_21=rS                                     IR-Out(S718)
	S743= IR_ID.Out20_16=rT                                     IR-Out(S718)
	S744= IR_ID.Out15_11=rD                                     IR-Out(S718)
	S745= IR_ID.Out10_6=0                                       IR-Out(S718)
	S746= IR_ID.Out5_0=37                                       IR-Out(S718)
	S747= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S726)
	S748= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S726)
	S749= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S726)
	S750= PC.CIA=addr                                           PC-Out(S729)
	S751= PC.CIA31_28=addr[31:28]                               PC-Out(S729)
	S752= PC.Out=addr+4                                         PC-Out(S730)
	S753= CP0.ASID=pid                                          CP0-Read-ASID(S736)
	S754= A_EX.Out=>ALU.A                                       Premise(F783)
	S755= B_EX.Out=>ALU.B                                       Premise(F784)
	S756= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F785)
	S757= ALU.Out=>ALUOut_MEM.In                                Premise(F786)
	S758= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F787)
	S759= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F788)
	S760= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F789)
	S761= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F790)
	S762= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F791)
	S763= FU.Bub_IF=>CU_IF.Bub                                  Premise(F792)
	S764= FU.Halt_IF=>CU_IF.Halt                                Premise(F793)
	S765= ICache.Hit=>CU_IF.ICacheHit                           Premise(F794)
	S766= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F795)
	S767= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F796)
	S768= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F797)
	S769= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F798)
	S770= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F799)
	S771= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F800)
	S772= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F801)
	S773= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F802)
	S774= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F803)
	S775= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F804)
	S776= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F805)
	S777= ICache.Hit=>FU.ICacheHit                              Premise(F806)
	S778= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F807)
	S779= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F808)
	S780= IR_EX.Out=>FU.IR_EX                                   Premise(F809)
	S781= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F810)
	S782= IR_WB.Out=>FU.IR_WB                                   Premise(F811)
	S783= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F812)
	S784= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F813)
	S785= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F814)
	S786= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F815)
	S787= ALU.Out=>FU.InEX                                      Premise(F816)
	S788= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F817)
	S789= ALUOut_WB.Out=>FU.InWB                                Premise(F818)
	S790= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F819)
	S791= ALUOut_WB.Out=>GPR.WData                              Premise(F820)
	S792= IR_WB.Out15_11=>GPR.WReg                              Premise(F821)
	S793= IMMU.Addr=>IAddrReg.In                                Premise(F822)
	S794= PC.Out=>ICache.IEA                                    Premise(F823)
	S795= ICache.IEA=addr+4                                     Path(S752,S794)
	S796= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S795)
	S797= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S796,S765)
	S798= FU.ICacheHit=ICacheHit(addr+4)                        Path(S796,S777)
	S799= PC.Out=>ICache.IEA                                    Premise(F824)
	S800= IMem.MEM8WordOut=>ICache.WData                        Premise(F825)
	S801= ICache.Out=>ICacheReg.In                              Premise(F826)
	S802= PC.Out=>IMMU.IEA                                      Premise(F827)
	S803= IMMU.IEA=addr+4                                       Path(S752,S802)
	S804= CP0.ASID=>IMMU.PID                                    Premise(F828)
	S805= IMMU.PID=pid                                          Path(S753,S804)
	S806= IMMU.Addr={pid,addr+4}                                IMMU-Search(S805,S803)
	S807= IAddrReg.In={pid,addr+4}                              Path(S806,S793)
	S808= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S805,S803)
	S809= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S808,S766)
	S810= IAddrReg.Out=>IMem.RAddr                              Premise(F829)
	S811= IMem.RAddr={pid,addr}                                 Path(S747,S810)
	S812= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S811,S732)
	S813= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S811,S732)
	S814= ICache.WData=IMemGet8Word({pid,addr})                 Path(S813,S800)
	S815= ICacheReg.Out=>IRMux.CacheData                        Premise(F830)
	S816= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F831)
	S817= IMem.Out=>IRMux.MemData                               Premise(F832)
	S818= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S812,S817)
	S819= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S818)
	S820= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F833)
	S821= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F834)
	S822= ICache.Out=>IR_ID.In                                  Premise(F835)
	S823= IRMux.Out=>IR_ID.In                                   Premise(F836)
	S824= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S819,S823)
	S825= ICache.Out=>IR_IMMU.In                                Premise(F837)
	S826= IR_EX.Out=>IR_MEM.In                                  Premise(F838)
	S827= IR_DMMU2.Out=>IR_WB.In                                Premise(F839)
	S828= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F840)
	S829= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F841)
	S830= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F842)
	S831= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F843)
	S832= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F844)
	S833= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F845)
	S834= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F846)
	S835= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F847)
	S836= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F848)
	S837= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F849)
	S838= IR_EX.Out31_26=>CU_EX.Op                              Premise(F850)
	S839= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F851)
	S840= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F852)
	S841= CU_ID.IRFunc1=rT                                      Path(S743,S840)
	S842= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F853)
	S843= CU_ID.IRFunc2=rS                                      Path(S742,S842)
	S844= IR_ID.Out31_26=>CU_ID.Op                              Premise(F854)
	S845= CU_ID.Op=0                                            Path(S741,S844)
	S846= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F855)
	S847= CU_ID.IRFunc=37                                       Path(S746,S846)
	S848= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F856)
	S849= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F857)
	S850= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F858)
	S851= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F859)
	S852= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F860)
	S853= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F861)
	S854= IR_WB.Out31_26=>CU_WB.Op                              Premise(F862)
	S855= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F863)
	S856= CtrlA_EX=0                                            Premise(F864)
	S857= CtrlB_EX=0                                            Premise(F865)
	S858= CtrlALUOut_MEM=0                                      Premise(F866)
	S859= CtrlALUOut_DMMU1=0                                    Premise(F867)
	S860= CtrlALUOut_DMMU2=0                                    Premise(F868)
	S861= CtrlALUOut_WB=0                                       Premise(F869)
	S862= CtrlA_MEM=0                                           Premise(F870)
	S863= CtrlA_WB=0                                            Premise(F871)
	S864= CtrlB_MEM=0                                           Premise(F872)
	S865= CtrlB_WB=0                                            Premise(F873)
	S866= CtrlICache=0                                          Premise(F874)
	S867= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S712,S866)
	S868= CtrlIMMU=0                                            Premise(F875)
	S869= CtrlIR_DMMU1=0                                        Premise(F876)
	S870= CtrlIR_DMMU2=0                                        Premise(F877)
	S871= CtrlIR_EX=0                                           Premise(F878)
	S872= CtrlIR_ID=0                                           Premise(F879)
	S873= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S718,S872)
	S874= CtrlIR_IMMU=0                                         Premise(F880)
	S875= CtrlIR_MEM=0                                          Premise(F881)
	S876= CtrlIR_WB=0                                           Premise(F882)
	S877= CtrlGPR=1                                             Premise(F883)
	S878= CtrlIAddrReg=0                                        Premise(F884)
	S879= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S726,S878)
	S880= CtrlPC=0                                              Premise(F885)
	S881= CtrlPCInc=0                                           Premise(F886)
	S882= PC[CIA]=addr                                          PC-Hold(S729,S881)
	S883= PC[Out]=addr+4                                        PC-Hold(S730,S880,S881)
	S884= CtrlIMem=0                                            Premise(F887)
	S885= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S732,S884)
	S886= CtrlICacheReg=0                                       Premise(F888)
	S887= CtrlASIDIn=0                                          Premise(F889)
	S888= CtrlCP0=0                                             Premise(F890)
	S889= CP0[ASID]=pid                                         CP0-Hold(S736,S888)
	S890= CtrlEPCIn=0                                           Premise(F891)
	S891= CtrlExCodeIn=0                                        Premise(F892)
	S892= CtrlIRMux=0                                           Premise(F893)

POST	S867= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S712,S866)
	S873= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S718,S872)
	S879= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S726,S878)
	S882= PC[CIA]=addr                                          PC-Hold(S729,S881)
	S883= PC[Out]=addr+4                                        PC-Hold(S730,S880,S881)
	S885= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S732,S884)
	S889= CP0[ASID]=pid                                         CP0-Hold(S736,S888)

