
cv05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f80  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08005040  08005040  00015040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005364  08005364  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005364  08005364  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005364  08005364  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005364  08005364  00015364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005368  08005368  00015368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800536c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000070  080053dc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  080053dc  00020300  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb12  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca6  00000000  00000000  0002bbaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002d850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002e258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010a6b  00000000  00000000  0002eb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d53f  00000000  00000000  0003f603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f67d  00000000  00000000  0004cb42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ac1bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e7c  00000000  00000000  000ac210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005028 	.word	0x08005028

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005028 	.word	0x08005028

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	b29a      	uxth	r2, r3
 8000244:	2301      	movs	r3, #1
 8000246:	425b      	negs	r3, r3
 8000248:	68b9      	ldr	r1, [r7, #8]
 800024a:	4804      	ldr	r0, [pc, #16]	; (800025c <_write+0x28>)
 800024c:	f002 fe76 	bl	8002f3c <HAL_UART_Transmit>
	return n;
 8000250:	687b      	ldr	r3, [r7, #4]
}
 8000252:	0018      	movs	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	2000011c 	.word	0x2000011c

08000260 <uart_process_command>:

void uart_process_command(char cmd[CMD_BUFFER_LEN])
{
 8000260:	b5b0      	push	{r4, r5, r7, lr}
 8000262:	b08a      	sub	sp, #40	; 0x28
 8000264:	af04      	add	r7, sp, #16
 8000266:	6078      	str	r0, [r7, #4]
	char *token;
	token = strtok(cmd, " ");
 8000268:	4aa6      	ldr	r2, [pc, #664]	; (8000504 <uart_process_command+0x2a4>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	0011      	movs	r1, r2
 800026e:	0018      	movs	r0, r3
 8000270:	f003 fd94 	bl	8003d9c <strtok>
 8000274:	0003      	movs	r3, r0
 8000276:	613b      	str	r3, [r7, #16]
	if (strcasecmp(token, "HELLO") == 0) {
 8000278:	4aa3      	ldr	r2, [pc, #652]	; (8000508 <uart_process_command+0x2a8>)
 800027a:	693b      	ldr	r3, [r7, #16]
 800027c:	0011      	movs	r1, r2
 800027e:	0018      	movs	r0, r3
 8000280:	f003 fd72 	bl	8003d68 <strcasecmp>
 8000284:	1e03      	subs	r3, r0, #0
 8000286:	d104      	bne.n	8000292 <uart_process_command+0x32>
		printf("Komunikace OK\n");
 8000288:	4ba0      	ldr	r3, [pc, #640]	; (800050c <uart_process_command+0x2ac>)
 800028a:	0018      	movs	r0, r3
 800028c:	f003 fd62 	bl	8003d54 <puts>
			printf("Adresa 0x%04x = 0x%02x\n", i, value);
		}
	}

	//printf("prijato: '%s'\n", cmd);
}
 8000290:	e134      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "LED1") == 0) {
 8000292:	4a9f      	ldr	r2, [pc, #636]	; (8000510 <uart_process_command+0x2b0>)
 8000294:	693b      	ldr	r3, [r7, #16]
 8000296:	0011      	movs	r1, r2
 8000298:	0018      	movs	r0, r3
 800029a:	f003 fd65 	bl	8003d68 <strcasecmp>
 800029e:	1e03      	subs	r3, r0, #0
 80002a0:	d12a      	bne.n	80002f8 <uart_process_command+0x98>
		token = strtok(NULL, " ");
 80002a2:	4b98      	ldr	r3, [pc, #608]	; (8000504 <uart_process_command+0x2a4>)
 80002a4:	0019      	movs	r1, r3
 80002a6:	2000      	movs	r0, #0
 80002a8:	f003 fd78 	bl	8003d9c <strtok>
 80002ac:	0003      	movs	r3, r0
 80002ae:	613b      	str	r3, [r7, #16]
		if (strcasecmp(token, "ON") == 0){
 80002b0:	4a98      	ldr	r2, [pc, #608]	; (8000514 <uart_process_command+0x2b4>)
 80002b2:	693b      	ldr	r3, [r7, #16]
 80002b4:	0011      	movs	r1, r2
 80002b6:	0018      	movs	r0, r3
 80002b8:	f003 fd56 	bl	8003d68 <strcasecmp>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d107      	bne.n	80002d0 <uart_process_command+0x70>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80002c0:	2390      	movs	r3, #144	; 0x90
 80002c2:	05db      	lsls	r3, r3, #23
 80002c4:	2201      	movs	r2, #1
 80002c6:	2110      	movs	r1, #16
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 f990 	bl	80015ee <HAL_GPIO_WritePin>
 80002ce:	e00e      	b.n	80002ee <uart_process_command+0x8e>
		else if (strcasecmp(token, "OFF") == 0) {
 80002d0:	4a91      	ldr	r2, [pc, #580]	; (8000518 <uart_process_command+0x2b8>)
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	0011      	movs	r1, r2
 80002d6:	0018      	movs	r0, r3
 80002d8:	f003 fd46 	bl	8003d68 <strcasecmp>
 80002dc:	1e03      	subs	r3, r0, #0
 80002de:	d106      	bne.n	80002ee <uart_process_command+0x8e>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 80002e0:	2390      	movs	r3, #144	; 0x90
 80002e2:	05db      	lsls	r3, r3, #23
 80002e4:	2200      	movs	r2, #0
 80002e6:	2110      	movs	r1, #16
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 f980 	bl	80015ee <HAL_GPIO_WritePin>
		printf("OK\n");
 80002ee:	4b8b      	ldr	r3, [pc, #556]	; (800051c <uart_process_command+0x2bc>)
 80002f0:	0018      	movs	r0, r3
 80002f2:	f003 fd2f 	bl	8003d54 <puts>
}
 80002f6:	e101      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "LED2") == 0) {
 80002f8:	4a89      	ldr	r2, [pc, #548]	; (8000520 <uart_process_command+0x2c0>)
 80002fa:	693b      	ldr	r3, [r7, #16]
 80002fc:	0011      	movs	r1, r2
 80002fe:	0018      	movs	r0, r3
 8000300:	f003 fd32 	bl	8003d68 <strcasecmp>
 8000304:	1e03      	subs	r3, r0, #0
 8000306:	d128      	bne.n	800035a <uart_process_command+0xfa>
		token = strtok(NULL, " ");
 8000308:	4b7e      	ldr	r3, [pc, #504]	; (8000504 <uart_process_command+0x2a4>)
 800030a:	0019      	movs	r1, r3
 800030c:	2000      	movs	r0, #0
 800030e:	f003 fd45 	bl	8003d9c <strtok>
 8000312:	0003      	movs	r3, r0
 8000314:	613b      	str	r3, [r7, #16]
		if (strcasecmp(token, "ON") == 0){
 8000316:	4a7f      	ldr	r2, [pc, #508]	; (8000514 <uart_process_command+0x2b4>)
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	0011      	movs	r1, r2
 800031c:	0018      	movs	r0, r3
 800031e:	f003 fd23 	bl	8003d68 <strcasecmp>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d106      	bne.n	8000334 <uart_process_command+0xd4>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000326:	4b7f      	ldr	r3, [pc, #508]	; (8000524 <uart_process_command+0x2c4>)
 8000328:	2201      	movs	r2, #1
 800032a:	2101      	movs	r1, #1
 800032c:	0018      	movs	r0, r3
 800032e:	f001 f95e 	bl	80015ee <HAL_GPIO_WritePin>
 8000332:	e00d      	b.n	8000350 <uart_process_command+0xf0>
		else if (strcasecmp(token, "OFF") == 0) {
 8000334:	4a78      	ldr	r2, [pc, #480]	; (8000518 <uart_process_command+0x2b8>)
 8000336:	693b      	ldr	r3, [r7, #16]
 8000338:	0011      	movs	r1, r2
 800033a:	0018      	movs	r0, r3
 800033c:	f003 fd14 	bl	8003d68 <strcasecmp>
 8000340:	1e03      	subs	r3, r0, #0
 8000342:	d105      	bne.n	8000350 <uart_process_command+0xf0>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000344:	4b77      	ldr	r3, [pc, #476]	; (8000524 <uart_process_command+0x2c4>)
 8000346:	2200      	movs	r2, #0
 8000348:	2101      	movs	r1, #1
 800034a:	0018      	movs	r0, r3
 800034c:	f001 f94f 	bl	80015ee <HAL_GPIO_WritePin>
		printf("OK\n");
 8000350:	4b72      	ldr	r3, [pc, #456]	; (800051c <uart_process_command+0x2bc>)
 8000352:	0018      	movs	r0, r3
 8000354:	f003 fcfe 	bl	8003d54 <puts>
}
 8000358:	e0d0      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "STATUS") == 0){
 800035a:	4a73      	ldr	r2, [pc, #460]	; (8000528 <uart_process_command+0x2c8>)
 800035c:	693b      	ldr	r3, [r7, #16]
 800035e:	0011      	movs	r1, r2
 8000360:	0018      	movs	r0, r3
 8000362:	f003 fd01 	bl	8003d68 <strcasecmp>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d121      	bne.n	80003ae <uart_process_command+0x14e>
		if (HAL_GPIO_ReadPin(LED1_GPIO_Port, LED1_Pin) == 0) {
 800036a:	2390      	movs	r3, #144	; 0x90
 800036c:	05db      	lsls	r3, r3, #23
 800036e:	2110      	movs	r1, #16
 8000370:	0018      	movs	r0, r3
 8000372:	f001 f91f 	bl	80015b4 <HAL_GPIO_ReadPin>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d104      	bne.n	8000384 <uart_process_command+0x124>
			printf("LED1 is OFF\n");
 800037a:	4b6c      	ldr	r3, [pc, #432]	; (800052c <uart_process_command+0x2cc>)
 800037c:	0018      	movs	r0, r3
 800037e:	f003 fce9 	bl	8003d54 <puts>
 8000382:	e003      	b.n	800038c <uart_process_command+0x12c>
		else printf("LED1 is ON\n");
 8000384:	4b6a      	ldr	r3, [pc, #424]	; (8000530 <uart_process_command+0x2d0>)
 8000386:	0018      	movs	r0, r3
 8000388:	f003 fce4 	bl	8003d54 <puts>
		if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == 0) {
 800038c:	4b65      	ldr	r3, [pc, #404]	; (8000524 <uart_process_command+0x2c4>)
 800038e:	2101      	movs	r1, #1
 8000390:	0018      	movs	r0, r3
 8000392:	f001 f90f 	bl	80015b4 <HAL_GPIO_ReadPin>
 8000396:	1e03      	subs	r3, r0, #0
 8000398:	d104      	bne.n	80003a4 <uart_process_command+0x144>
			printf("LED2 is OFF\n");
 800039a:	4b66      	ldr	r3, [pc, #408]	; (8000534 <uart_process_command+0x2d4>)
 800039c:	0018      	movs	r0, r3
 800039e:	f003 fcd9 	bl	8003d54 <puts>
}
 80003a2:	e0ab      	b.n	80004fc <uart_process_command+0x29c>
		else printf("LED2 is ON\n");
 80003a4:	4b64      	ldr	r3, [pc, #400]	; (8000538 <uart_process_command+0x2d8>)
 80003a6:	0018      	movs	r0, r3
 80003a8:	f003 fcd4 	bl	8003d54 <puts>
}
 80003ac:	e0a6      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "READ") == 0){
 80003ae:	4a63      	ldr	r2, [pc, #396]	; (800053c <uart_process_command+0x2dc>)
 80003b0:	693b      	ldr	r3, [r7, #16]
 80003b2:	0011      	movs	r1, r2
 80003b4:	0018      	movs	r0, r3
 80003b6:	f003 fcd7 	bl	8003d68 <strcasecmp>
 80003ba:	1e03      	subs	r3, r0, #0
 80003bc:	d127      	bne.n	800040e <uart_process_command+0x1ae>
		token = strtok(NULL, " ");
 80003be:	4b51      	ldr	r3, [pc, #324]	; (8000504 <uart_process_command+0x2a4>)
 80003c0:	0019      	movs	r1, r3
 80003c2:	2000      	movs	r0, #0
 80003c4:	f003 fcea 	bl	8003d9c <strtok>
 80003c8:	0003      	movs	r3, r0
 80003ca:	613b      	str	r3, [r7, #16]
		addr = atoi(token);
 80003cc:	693b      	ldr	r3, [r7, #16]
 80003ce:	0018      	movs	r0, r3
 80003d0:	f003 fbfb 	bl	8003bca <atoi>
 80003d4:	0002      	movs	r2, r0
 80003d6:	240c      	movs	r4, #12
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	801a      	strh	r2, [r3, #0]
		HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, addr, I2C_MEMADD_SIZE_16BIT, &value, 1, 1000);
 80003dc:	193b      	adds	r3, r7, r4
 80003de:	881a      	ldrh	r2, [r3, #0]
 80003e0:	4857      	ldr	r0, [pc, #348]	; (8000540 <uart_process_command+0x2e0>)
 80003e2:	23fa      	movs	r3, #250	; 0xfa
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	9302      	str	r3, [sp, #8]
 80003e8:	2301      	movs	r3, #1
 80003ea:	9301      	str	r3, [sp, #4]
 80003ec:	250b      	movs	r5, #11
 80003ee:	197b      	adds	r3, r7, r5
 80003f0:	9300      	str	r3, [sp, #0]
 80003f2:	2302      	movs	r3, #2
 80003f4:	21a0      	movs	r1, #160	; 0xa0
 80003f6:	f001 fadb 	bl	80019b0 <HAL_I2C_Mem_Read>
		printf("Adresa 0x%04x = 0x%02x\n", addr, value);
 80003fa:	193b      	adds	r3, r7, r4
 80003fc:	8819      	ldrh	r1, [r3, #0]
 80003fe:	197b      	adds	r3, r7, r5
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	001a      	movs	r2, r3
 8000404:	4b4f      	ldr	r3, [pc, #316]	; (8000544 <uart_process_command+0x2e4>)
 8000406:	0018      	movs	r0, r3
 8000408:	f003 fc18 	bl	8003c3c <iprintf>
}
 800040c:	e076      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "WRITE") == 0){
 800040e:	4a4e      	ldr	r2, [pc, #312]	; (8000548 <uart_process_command+0x2e8>)
 8000410:	693b      	ldr	r3, [r7, #16]
 8000412:	0011      	movs	r1, r2
 8000414:	0018      	movs	r0, r3
 8000416:	f003 fca7 	bl	8003d68 <strcasecmp>
 800041a:	1e03      	subs	r3, r0, #0
 800041c:	d13d      	bne.n	800049a <uart_process_command+0x23a>
		token = strtok(NULL, " ");
 800041e:	4b39      	ldr	r3, [pc, #228]	; (8000504 <uart_process_command+0x2a4>)
 8000420:	0019      	movs	r1, r3
 8000422:	2000      	movs	r0, #0
 8000424:	f003 fcba 	bl	8003d9c <strtok>
 8000428:	0003      	movs	r3, r0
 800042a:	613b      	str	r3, [r7, #16]
		uint16_t addr = atoi(token);
 800042c:	693b      	ldr	r3, [r7, #16]
 800042e:	0018      	movs	r0, r3
 8000430:	f003 fbcb 	bl	8003bca <atoi>
 8000434:	0002      	movs	r2, r0
 8000436:	240e      	movs	r4, #14
 8000438:	193b      	adds	r3, r7, r4
 800043a:	801a      	strh	r2, [r3, #0]
		token = strtok(NULL, " ");
 800043c:	4b31      	ldr	r3, [pc, #196]	; (8000504 <uart_process_command+0x2a4>)
 800043e:	0019      	movs	r1, r3
 8000440:	2000      	movs	r0, #0
 8000442:	f003 fcab 	bl	8003d9c <strtok>
 8000446:	0003      	movs	r3, r0
 8000448:	613b      	str	r3, [r7, #16]
		uint8_t value = atoi(token);
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	0018      	movs	r0, r3
 800044e:	f003 fbbc 	bl	8003bca <atoi>
 8000452:	0003      	movs	r3, r0
 8000454:	b2da      	uxtb	r2, r3
 8000456:	210a      	movs	r1, #10
 8000458:	187b      	adds	r3, r7, r1
 800045a:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, addr, I2C_MEMADD_SIZE_16BIT, &value, 1, 1000);
 800045c:	193b      	adds	r3, r7, r4
 800045e:	881a      	ldrh	r2, [r3, #0]
 8000460:	4837      	ldr	r0, [pc, #220]	; (8000540 <uart_process_command+0x2e0>)
 8000462:	23fa      	movs	r3, #250	; 0xfa
 8000464:	009b      	lsls	r3, r3, #2
 8000466:	9302      	str	r3, [sp, #8]
 8000468:	2301      	movs	r3, #1
 800046a:	9301      	str	r3, [sp, #4]
 800046c:	187b      	adds	r3, r7, r1
 800046e:	9300      	str	r3, [sp, #0]
 8000470:	2302      	movs	r3, #2
 8000472:	21a0      	movs	r1, #160	; 0xa0
 8000474:	f001 f96e 	bl	8001754 <HAL_I2C_Mem_Write>
		while (HAL_I2C_IsDeviceReady(&hi2c1, EEPROM_ADDR, 300, 1000) == HAL_TIMEOUT) {}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	23fa      	movs	r3, #250	; 0xfa
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	2296      	movs	r2, #150	; 0x96
 8000480:	0052      	lsls	r2, r2, #1
 8000482:	482f      	ldr	r0, [pc, #188]	; (8000540 <uart_process_command+0x2e0>)
 8000484:	21a0      	movs	r1, #160	; 0xa0
 8000486:	f001 fbc7 	bl	8001c18 <HAL_I2C_IsDeviceReady>
 800048a:	0003      	movs	r3, r0
 800048c:	2b03      	cmp	r3, #3
 800048e:	d0f4      	beq.n	800047a <uart_process_command+0x21a>
		printf("OK\n");
 8000490:	4b22      	ldr	r3, [pc, #136]	; (800051c <uart_process_command+0x2bc>)
 8000492:	0018      	movs	r0, r3
 8000494:	f003 fc5e 	bl	8003d54 <puts>
}
 8000498:	e030      	b.n	80004fc <uart_process_command+0x29c>
	else if (strcasecmp(token, "DUMP") == 0){
 800049a:	4a2c      	ldr	r2, [pc, #176]	; (800054c <uart_process_command+0x2ec>)
 800049c:	693b      	ldr	r3, [r7, #16]
 800049e:	0011      	movs	r1, r2
 80004a0:	0018      	movs	r0, r3
 80004a2:	f003 fc61 	bl	8003d68 <strcasecmp>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d128      	bne.n	80004fc <uart_process_command+0x29c>
		for(uint8_t i = 0; i<16; i++){
 80004aa:	2317      	movs	r3, #23
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	2200      	movs	r2, #0
 80004b0:	701a      	strb	r2, [r3, #0]
 80004b2:	e01e      	b.n	80004f2 <uart_process_command+0x292>
			HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, i, I2C_MEMADD_SIZE_16BIT, &value, 1, 1000);
 80004b4:	2417      	movs	r4, #23
 80004b6:	193b      	adds	r3, r7, r4
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	b29a      	uxth	r2, r3
 80004bc:	4820      	ldr	r0, [pc, #128]	; (8000540 <uart_process_command+0x2e0>)
 80004be:	23fa      	movs	r3, #250	; 0xfa
 80004c0:	009b      	lsls	r3, r3, #2
 80004c2:	9302      	str	r3, [sp, #8]
 80004c4:	2301      	movs	r3, #1
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	2509      	movs	r5, #9
 80004ca:	197b      	adds	r3, r7, r5
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	2302      	movs	r3, #2
 80004d0:	21a0      	movs	r1, #160	; 0xa0
 80004d2:	f001 fa6d 	bl	80019b0 <HAL_I2C_Mem_Read>
			printf("Adresa 0x%04x = 0x%02x\n", i, value);
 80004d6:	193b      	adds	r3, r7, r4
 80004d8:	7819      	ldrb	r1, [r3, #0]
 80004da:	197b      	adds	r3, r7, r5
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	001a      	movs	r2, r3
 80004e0:	4b18      	ldr	r3, [pc, #96]	; (8000544 <uart_process_command+0x2e4>)
 80004e2:	0018      	movs	r0, r3
 80004e4:	f003 fbaa 	bl	8003c3c <iprintf>
		for(uint8_t i = 0; i<16; i++){
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	781a      	ldrb	r2, [r3, #0]
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	3201      	adds	r2, #1
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	2317      	movs	r3, #23
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b0f      	cmp	r3, #15
 80004fa:	d9db      	bls.n	80004b4 <uart_process_command+0x254>
}
 80004fc:	46c0      	nop			; (mov r8, r8)
 80004fe:	46bd      	mov	sp, r7
 8000500:	b006      	add	sp, #24
 8000502:	bdb0      	pop	{r4, r5, r7, pc}
 8000504:	08005040 	.word	0x08005040
 8000508:	08005044 	.word	0x08005044
 800050c:	0800504c 	.word	0x0800504c
 8000510:	0800505c 	.word	0x0800505c
 8000514:	08005064 	.word	0x08005064
 8000518:	08005068 	.word	0x08005068
 800051c:	0800506c 	.word	0x0800506c
 8000520:	08005070 	.word	0x08005070
 8000524:	48000400 	.word	0x48000400
 8000528:	08005078 	.word	0x08005078
 800052c:	08005080 	.word	0x08005080
 8000530:	0800508c 	.word	0x0800508c
 8000534:	08005098 	.word	0x08005098
 8000538:	080050a4 	.word	0x080050a4
 800053c:	080050b0 	.word	0x080050b0
 8000540:	200000d0 	.word	0x200000d0
 8000544:	080050b8 	.word	0x080050b8
 8000548:	080050d0 	.word	0x080050d0
 800054c:	080050d8 	.word	0x080050d8

08000550 <uart_byte_available>:

// CTRL+SHITF+SPACE


static void uart_byte_available(uint8_t c)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	0002      	movs	r2, r0
 8000558:	1dfb      	adds	r3, r7, #7
 800055a:	701a      	strb	r2, [r3, #0]
	static uint16_t cnt;
	static char data[CMD_BUFFER_LEN];
	if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 800055c:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <uart_byte_available+0x74>)
 800055e:	881b      	ldrh	r3, [r3, #0]
 8000560:	2bff      	cmp	r3, #255	; 0xff
 8000562:	d812      	bhi.n	800058a <uart_byte_available+0x3a>
 8000564:	1dfb      	adds	r3, r7, #7
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b1f      	cmp	r3, #31
 800056a:	d90e      	bls.n	800058a <uart_byte_available+0x3a>
 800056c:	1dfb      	adds	r3, r7, #7
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b7e      	cmp	r3, #126	; 0x7e
 8000572:	d80a      	bhi.n	800058a <uart_byte_available+0x3a>
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <uart_byte_available+0x74>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	1c5a      	adds	r2, r3, #1
 800057a:	b291      	uxth	r1, r2
 800057c:	4a11      	ldr	r2, [pc, #68]	; (80005c4 <uart_byte_available+0x74>)
 800057e:	8011      	strh	r1, [r2, #0]
 8000580:	0019      	movs	r1, r3
 8000582:	4b11      	ldr	r3, [pc, #68]	; (80005c8 <uart_byte_available+0x78>)
 8000584:	1dfa      	adds	r2, r7, #7
 8000586:	7812      	ldrb	r2, [r2, #0]
 8000588:	545a      	strb	r2, [r3, r1]
	if ((c == '\n' || c == '\r') && cnt > 0) {
 800058a:	1dfb      	adds	r3, r7, #7
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b0a      	cmp	r3, #10
 8000590:	d003      	beq.n	800059a <uart_byte_available+0x4a>
 8000592:	1dfb      	adds	r3, r7, #7
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	2b0d      	cmp	r3, #13
 8000598:	d110      	bne.n	80005bc <uart_byte_available+0x6c>
 800059a:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <uart_byte_available+0x74>)
 800059c:	881b      	ldrh	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d00c      	beq.n	80005bc <uart_byte_available+0x6c>
		data[cnt] = '\0';
 80005a2:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <uart_byte_available+0x74>)
 80005a4:	881b      	ldrh	r3, [r3, #0]
 80005a6:	001a      	movs	r2, r3
 80005a8:	4b07      	ldr	r3, [pc, #28]	; (80005c8 <uart_byte_available+0x78>)
 80005aa:	2100      	movs	r1, #0
 80005ac:	5499      	strb	r1, [r3, r2]
		uart_process_command(data);
 80005ae:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <uart_byte_available+0x78>)
 80005b0:	0018      	movs	r0, r3
 80005b2:	f7ff fe55 	bl	8000260 <uart_process_command>
		cnt = 0;
 80005b6:	4b03      	ldr	r3, [pc, #12]	; (80005c4 <uart_byte_available+0x74>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	801a      	strh	r2, [r3, #0]
	}
}
 80005bc:	46c0      	nop			; (mov r8, r8)
 80005be:	46bd      	mov	sp, r7
 80005c0:	b002      	add	sp, #8
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200001e4 	.word	0x200001e4
 80005c8:	200001e8 	.word	0x200001e8

080005cc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005d2:	f000 fba5 	bl	8000d20 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005d6:	f000 f83d 	bl	8000654 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005da:	f000 f92b 	bl	8000834 <MX_GPIO_Init>
	MX_DMA_Init();
 80005de:	f000 f90b 	bl	80007f8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 80005e2:	f000 f8d9 	bl	8000798 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 80005e6:	f000 f897 	bl	8000718 <MX_I2C1_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 80005ea:	4916      	ldr	r1, [pc, #88]	; (8000644 <main+0x78>)
 80005ec:	4b16      	ldr	r3, [pc, #88]	; (8000648 <main+0x7c>)
 80005ee:	2240      	movs	r2, #64	; 0x40
 80005f0:	0018      	movs	r0, r3
 80005f2:	f002 fd4c 	bl	800308e <HAL_UART_Receive_DMA>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 80005f6:	e019      	b.n	800062c <main+0x60>
			uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 80005f8:	4b14      	ldr	r3, [pc, #80]	; (800064c <main+0x80>)
 80005fa:	881b      	ldrh	r3, [r3, #0]
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	0019      	movs	r1, r3
 8000600:	1dfb      	adds	r3, r7, #7
 8000602:	4a10      	ldr	r2, [pc, #64]	; (8000644 <main+0x78>)
 8000604:	5c52      	ldrb	r2, [r2, r1]
 8000606:	701a      	strb	r2, [r3, #0]
			if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <main+0x80>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	b29b      	uxth	r3, r3
 800060e:	3301      	adds	r3, #1
 8000610:	b29b      	uxth	r3, r3
 8000612:	4a0e      	ldr	r2, [pc, #56]	; (800064c <main+0x80>)
 8000614:	1c19      	adds	r1, r3, #0
 8000616:	8011      	strh	r1, [r2, #0]
 8000618:	2b3f      	cmp	r3, #63	; 0x3f
 800061a:	d902      	bls.n	8000622 <main+0x56>
 800061c:	4b0b      	ldr	r3, [pc, #44]	; (800064c <main+0x80>)
 800061e:	2200      	movs	r2, #0
 8000620:	801a      	strh	r2, [r3, #0]
			uart_byte_available(b); // process every received byte with the RX state machine
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ff92 	bl	8000550 <uart_byte_available>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 800062c:	4b07      	ldr	r3, [pc, #28]	; (800064c <main+0x80>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	b29b      	uxth	r3, r3
 8000632:	0019      	movs	r1, r3
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <main+0x84>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	2240      	movs	r2, #64	; 0x40
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	4299      	cmp	r1, r3
 8000640:	d1da      	bne.n	80005f8 <main+0x2c>
		HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000642:	e7d2      	b.n	80005ea <main+0x1e>
 8000644:	2000008c 	.word	0x2000008c
 8000648:	2000011c 	.word	0x2000011c
 800064c:	200000cc 	.word	0x200000cc
 8000650:	200001a0 	.word	0x200001a0

08000654 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b095      	sub	sp, #84	; 0x54
 8000658:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	2420      	movs	r4, #32
 800065c:	193b      	adds	r3, r7, r4
 800065e:	0018      	movs	r0, r3
 8000660:	2330      	movs	r3, #48	; 0x30
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f003 fae1 	bl	8003c2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066a:	2310      	movs	r3, #16
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	0018      	movs	r0, r3
 8000670:	2310      	movs	r3, #16
 8000672:	001a      	movs	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	f003 fad9 	bl	8003c2c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800067a:	003b      	movs	r3, r7
 800067c:	0018      	movs	r0, r3
 800067e:	2310      	movs	r3, #16
 8000680:	001a      	movs	r2, r3
 8000682:	2100      	movs	r1, #0
 8000684:	f003 fad2 	bl	8003c2c <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000688:	0021      	movs	r1, r4
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2202      	movs	r2, #2
 800068e:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2201      	movs	r2, #1
 8000694:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2210      	movs	r2, #16
 800069a:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2202      	movs	r2, #2
 80006a0:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	22a0      	movs	r2, #160	; 0xa0
 80006ac:	0392      	lsls	r2, r2, #14
 80006ae:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2200      	movs	r2, #0
 80006b4:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	0018      	movs	r0, r3
 80006ba:	f001 feb1 	bl	8002420 <HAL_RCC_OscConfig>
 80006be:	1e03      	subs	r3, r0, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x72>
	{
		Error_Handler();
 80006c2:	f000 f949 	bl	8000958 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	2110      	movs	r1, #16
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2207      	movs	r2, #7
 80006cc:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2202      	movs	r2, #2
 80006d2:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2101      	movs	r1, #1
 80006e4:	0018      	movs	r0, r3
 80006e6:	f002 f9b5 	bl	8002a54 <HAL_RCC_ClockConfig>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 80006ee:	f000 f933 	bl	8000958 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006f2:	003b      	movs	r3, r7
 80006f4:	2220      	movs	r2, #32
 80006f6:	601a      	str	r2, [r3, #0]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006f8:	003b      	movs	r3, r7
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006fe:	003b      	movs	r3, r7
 8000700:	0018      	movs	r0, r3
 8000702:	f002 faf9 	bl	8002cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xba>
	{
		Error_Handler();
 800070a:	f000 f925 	bl	8000958 <Error_Handler>
	}
}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	b015      	add	sp, #84	; 0x54
 8000714:	bd90      	pop	{r4, r7, pc}
	...

08000718 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800071c:	4b1b      	ldr	r3, [pc, #108]	; (800078c <MX_I2C1_Init+0x74>)
 800071e:	4a1c      	ldr	r2, [pc, #112]	; (8000790 <MX_I2C1_Init+0x78>)
 8000720:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 8000722:	4b1a      	ldr	r3, [pc, #104]	; (800078c <MX_I2C1_Init+0x74>)
 8000724:	4a1b      	ldr	r2, [pc, #108]	; (8000794 <MX_I2C1_Init+0x7c>)
 8000726:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000728:	4b18      	ldr	r3, [pc, #96]	; (800078c <MX_I2C1_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <MX_I2C1_Init+0x74>)
 8000730:	2201      	movs	r2, #1
 8000732:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <MX_I2C1_Init+0x74>)
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <MX_I2C1_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_I2C1_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <MX_I2C1_Init+0x74>)
 8000748:	2200      	movs	r2, #0
 800074a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <MX_I2C1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_I2C1_Init+0x74>)
 8000754:	0018      	movs	r0, r3
 8000756:	f000 ff67 	bl	8001628 <HAL_I2C_Init>
 800075a:	1e03      	subs	r3, r0, #0
 800075c:	d001      	beq.n	8000762 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 800075e:	f000 f8fb 	bl	8000958 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000762:	4b0a      	ldr	r3, [pc, #40]	; (800078c <MX_I2C1_Init+0x74>)
 8000764:	2100      	movs	r1, #0
 8000766:	0018      	movs	r0, r3
 8000768:	f001 fdc2 	bl	80022f0 <HAL_I2CEx_ConfigAnalogFilter>
 800076c:	1e03      	subs	r3, r0, #0
 800076e:	d001      	beq.n	8000774 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8000770:	f000 f8f2 	bl	8000958 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <MX_I2C1_Init+0x74>)
 8000776:	2100      	movs	r1, #0
 8000778:	0018      	movs	r0, r3
 800077a:	f001 fe05 	bl	8002388 <HAL_I2CEx_ConfigDigitalFilter>
 800077e:	1e03      	subs	r3, r0, #0
 8000780:	d001      	beq.n	8000786 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8000782:	f000 f8e9 	bl	8000958 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	200000d0 	.word	0x200000d0
 8000790:	40005400 	.word	0x40005400
 8000794:	2000090e 	.word	0x2000090e

08000798 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 800079e:	4a15      	ldr	r2, [pc, #84]	; (80007f4 <MX_USART2_UART_Init+0x5c>)
 80007a0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 80007a2:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007a4:	2296      	movs	r2, #150	; 0x96
 80007a6:	0212      	lsls	r2, r2, #8
 80007a8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007be:	220c      	movs	r2, #12
 80007c0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80007da:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f002 fb59 	bl	8002e94 <HAL_UART_Init>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80007e6:	f000 f8b7 	bl	8000958 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	2000011c 	.word	0x2000011c
 80007f4:	40004400 	.word	0x40004400

080007f8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <MX_DMA_Init+0x38>)
 8000800:	695a      	ldr	r2, [r3, #20]
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <MX_DMA_Init+0x38>)
 8000804:	2101      	movs	r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	615a      	str	r2, [r3, #20]
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_DMA_Init+0x38>)
 800080c:	695b      	ldr	r3, [r3, #20]
 800080e:	2201      	movs	r2, #1
 8000810:	4013      	ands	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2100      	movs	r1, #0
 800081a:	200b      	movs	r0, #11
 800081c:	f000 fb90 	bl	8000f40 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000820:	200b      	movs	r0, #11
 8000822:	f000 fba2 	bl	8000f6a <HAL_NVIC_EnableIRQ>

}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b002      	add	sp, #8
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	40021000 	.word	0x40021000

08000834 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b08b      	sub	sp, #44	; 0x2c
 8000838:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	2414      	movs	r4, #20
 800083c:	193b      	adds	r3, r7, r4
 800083e:	0018      	movs	r0, r3
 8000840:	2314      	movs	r3, #20
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f003 f9f1 	bl	8003c2c <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	4b40      	ldr	r3, [pc, #256]	; (800094c <MX_GPIO_Init+0x118>)
 800084c:	695a      	ldr	r2, [r3, #20]
 800084e:	4b3f      	ldr	r3, [pc, #252]	; (800094c <MX_GPIO_Init+0x118>)
 8000850:	2180      	movs	r1, #128	; 0x80
 8000852:	0309      	lsls	r1, r1, #12
 8000854:	430a      	orrs	r2, r1
 8000856:	615a      	str	r2, [r3, #20]
 8000858:	4b3c      	ldr	r3, [pc, #240]	; (800094c <MX_GPIO_Init+0x118>)
 800085a:	695a      	ldr	r2, [r3, #20]
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	031b      	lsls	r3, r3, #12
 8000860:	4013      	ands	r3, r2
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000866:	4b39      	ldr	r3, [pc, #228]	; (800094c <MX_GPIO_Init+0x118>)
 8000868:	695a      	ldr	r2, [r3, #20]
 800086a:	4b38      	ldr	r3, [pc, #224]	; (800094c <MX_GPIO_Init+0x118>)
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	03c9      	lsls	r1, r1, #15
 8000870:	430a      	orrs	r2, r1
 8000872:	615a      	str	r2, [r3, #20]
 8000874:	4b35      	ldr	r3, [pc, #212]	; (800094c <MX_GPIO_Init+0x118>)
 8000876:	695a      	ldr	r2, [r3, #20]
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	03db      	lsls	r3, r3, #15
 800087c:	4013      	ands	r3, r2
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	4b32      	ldr	r3, [pc, #200]	; (800094c <MX_GPIO_Init+0x118>)
 8000884:	695a      	ldr	r2, [r3, #20]
 8000886:	4b31      	ldr	r3, [pc, #196]	; (800094c <MX_GPIO_Init+0x118>)
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	0289      	lsls	r1, r1, #10
 800088c:	430a      	orrs	r2, r1
 800088e:	615a      	str	r2, [r3, #20]
 8000890:	4b2e      	ldr	r3, [pc, #184]	; (800094c <MX_GPIO_Init+0x118>)
 8000892:	695a      	ldr	r2, [r3, #20]
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	029b      	lsls	r3, r3, #10
 8000898:	4013      	ands	r3, r2
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b2b      	ldr	r3, [pc, #172]	; (800094c <MX_GPIO_Init+0x118>)
 80008a0:	695a      	ldr	r2, [r3, #20]
 80008a2:	4b2a      	ldr	r3, [pc, #168]	; (800094c <MX_GPIO_Init+0x118>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	02c9      	lsls	r1, r1, #11
 80008a8:	430a      	orrs	r2, r1
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b27      	ldr	r3, [pc, #156]	; (800094c <MX_GPIO_Init+0x118>)
 80008ae:	695a      	ldr	r2, [r3, #20]
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	02db      	lsls	r3, r3, #11
 80008b4:	4013      	ands	r3, r2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80008ba:	2390      	movs	r3, #144	; 0x90
 80008bc:	05db      	lsls	r3, r3, #23
 80008be:	2200      	movs	r2, #0
 80008c0:	2130      	movs	r1, #48	; 0x30
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 fe93 	bl	80015ee <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80008c8:	4b21      	ldr	r3, [pc, #132]	; (8000950 <MX_GPIO_Init+0x11c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	2101      	movs	r1, #1
 80008ce:	0018      	movs	r0, r3
 80008d0:	f000 fe8d 	bl	80015ee <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	2280      	movs	r2, #128	; 0x80
 80008d8:	0192      	lsls	r2, r2, #6
 80008da:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	2284      	movs	r2, #132	; 0x84
 80008e0:	0392      	lsls	r2, r2, #14
 80008e2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	4a19      	ldr	r2, [pc, #100]	; (8000954 <MX_GPIO_Init+0x120>)
 80008ee:	0019      	movs	r1, r3
 80008f0:	0010      	movs	r0, r2
 80008f2:	f000 fcef 	bl	80012d4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2230      	movs	r2, #48	; 0x30
 80008fa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	2201      	movs	r2, #1
 8000900:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000908:	193b      	adds	r3, r7, r4
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090e:	193a      	adds	r2, r7, r4
 8000910:	2390      	movs	r3, #144	; 0x90
 8000912:	05db      	lsls	r3, r3, #23
 8000914:	0011      	movs	r1, r2
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fcdc 	bl	80012d4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800091c:	0021      	movs	r1, r4
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2201      	movs	r2, #1
 8000922:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2201      	movs	r2, #1
 8000928:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000936:	187b      	adds	r3, r7, r1
 8000938:	4a05      	ldr	r2, [pc, #20]	; (8000950 <MX_GPIO_Init+0x11c>)
 800093a:	0019      	movs	r1, r3
 800093c:	0010      	movs	r0, r2
 800093e:	f000 fcc9 	bl	80012d4 <HAL_GPIO_Init>

}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b00b      	add	sp, #44	; 0x2c
 8000948:	bd90      	pop	{r4, r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	40021000 	.word	0x40021000
 8000950:	48000400 	.word	0x48000400
 8000954:	48000800 	.word	0x48000800

08000958 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800095c:	b672      	cpsid	i
}
 800095e:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000960:	e7fe      	b.n	8000960 <Error_Handler+0x8>
	...

08000964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096a:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <HAL_MspInit+0x44>)
 800096c:	699a      	ldr	r2, [r3, #24]
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <HAL_MspInit+0x44>)
 8000970:	2101      	movs	r1, #1
 8000972:	430a      	orrs	r2, r1
 8000974:	619a      	str	r2, [r3, #24]
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <HAL_MspInit+0x44>)
 8000978:	699b      	ldr	r3, [r3, #24]
 800097a:	2201      	movs	r2, #1
 800097c:	4013      	ands	r3, r2
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <HAL_MspInit+0x44>)
 8000984:	69da      	ldr	r2, [r3, #28]
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <HAL_MspInit+0x44>)
 8000988:	2180      	movs	r1, #128	; 0x80
 800098a:	0549      	lsls	r1, r1, #21
 800098c:	430a      	orrs	r2, r1
 800098e:	61da      	str	r2, [r3, #28]
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_MspInit+0x44>)
 8000992:	69da      	ldr	r2, [r3, #28]
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	055b      	lsls	r3, r3, #21
 8000998:	4013      	ands	r3, r2
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	40021000 	.word	0x40021000

080009ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b08b      	sub	sp, #44	; 0x2c
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	2414      	movs	r4, #20
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	0018      	movs	r0, r3
 80009ba:	2314      	movs	r3, #20
 80009bc:	001a      	movs	r2, r3
 80009be:	2100      	movs	r1, #0
 80009c0:	f003 f934 	bl	8003c2c <memset>
  if(hi2c->Instance==I2C1)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a1c      	ldr	r2, [pc, #112]	; (8000a3c <HAL_I2C_MspInit+0x90>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d132      	bne.n	8000a34 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ce:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 80009d0:	695a      	ldr	r2, [r3, #20]
 80009d2:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 80009d4:	2180      	movs	r1, #128	; 0x80
 80009d6:	02c9      	lsls	r1, r1, #11
 80009d8:	430a      	orrs	r2, r1
 80009da:	615a      	str	r2, [r3, #20]
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 80009de:	695a      	ldr	r2, [r3, #20]
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	02db      	lsls	r3, r3, #11
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	22c0      	movs	r2, #192	; 0xc0
 80009ee:	0092      	lsls	r2, r2, #2
 80009f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009f2:	0021      	movs	r1, r4
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2212      	movs	r2, #18
 80009f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2203      	movs	r2, #3
 8000a04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2201      	movs	r2, #1
 8000a0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <HAL_I2C_MspInit+0x98>)
 8000a10:	0019      	movs	r1, r3
 8000a12:	0010      	movs	r0, r2
 8000a14:	f000 fc5e 	bl	80012d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 8000a1a:	69da      	ldr	r2, [r3, #28]
 8000a1c:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 8000a1e:	2180      	movs	r1, #128	; 0x80
 8000a20:	0389      	lsls	r1, r1, #14
 8000a22:	430a      	orrs	r2, r1
 8000a24:	61da      	str	r2, [r3, #28]
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_I2C_MspInit+0x94>)
 8000a28:	69da      	ldr	r2, [r3, #28]
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	039b      	lsls	r3, r3, #14
 8000a2e:	4013      	ands	r3, r2
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b00b      	add	sp, #44	; 0x2c
 8000a3a:	bd90      	pop	{r4, r7, pc}
 8000a3c:	40005400 	.word	0x40005400
 8000a40:	40021000 	.word	0x40021000
 8000a44:	48000400 	.word	0x48000400

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b08b      	sub	sp, #44	; 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	2414      	movs	r4, #20
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	0018      	movs	r0, r3
 8000a56:	2314      	movs	r3, #20
 8000a58:	001a      	movs	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	f003 f8e6 	bl	8003c2c <memset>
  if(huart->Instance==USART2)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a2f      	ldr	r2, [pc, #188]	; (8000b24 <HAL_UART_MspInit+0xdc>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d158      	bne.n	8000b1c <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6a:	4b2f      	ldr	r3, [pc, #188]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a6c:	69da      	ldr	r2, [r3, #28]
 8000a6e:	4b2e      	ldr	r3, [pc, #184]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a70:	2180      	movs	r1, #128	; 0x80
 8000a72:	0289      	lsls	r1, r1, #10
 8000a74:	430a      	orrs	r2, r1
 8000a76:	61da      	str	r2, [r3, #28]
 8000a78:	4b2b      	ldr	r3, [pc, #172]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a7a:	69da      	ldr	r2, [r3, #28]
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	029b      	lsls	r3, r3, #10
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b28      	ldr	r3, [pc, #160]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a88:	695a      	ldr	r2, [r3, #20]
 8000a8a:	4b27      	ldr	r3, [pc, #156]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	0289      	lsls	r1, r1, #10
 8000a90:	430a      	orrs	r2, r1
 8000a92:	615a      	str	r2, [r3, #20]
 8000a94:	4b24      	ldr	r3, [pc, #144]	; (8000b28 <HAL_UART_MspInit+0xe0>)
 8000a96:	695a      	ldr	r2, [r3, #20]
 8000a98:	2380      	movs	r3, #128	; 0x80
 8000a9a:	029b      	lsls	r3, r3, #10
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aa2:	0021      	movs	r1, r4
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	220c      	movs	r2, #12
 8000aa8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2202      	movs	r2, #2
 8000aae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2201      	movs	r2, #1
 8000ac0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac2:	187a      	adds	r2, r7, r1
 8000ac4:	2390      	movs	r3, #144	; 0x90
 8000ac6:	05db      	lsls	r3, r3, #23
 8000ac8:	0011      	movs	r1, r2
 8000aca:	0018      	movs	r0, r3
 8000acc:	f000 fc02 	bl	80012d4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000ad2:	4a17      	ldr	r2, [pc, #92]	; (8000b30 <HAL_UART_MspInit+0xe8>)
 8000ad4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000adc:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ae2:	4b12      	ldr	r3, [pc, #72]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000ae4:	2280      	movs	r2, #128	; 0x80
 8000ae6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ae8:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000aee:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000af4:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000af6:	2220      	movs	r2, #32
 8000af8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000afa:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b00:	4b0a      	ldr	r3, [pc, #40]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f000 fa4e 	bl	8000fa4 <HAL_DMA_Init>
 8000b08:	1e03      	subs	r3, r0, #0
 8000b0a:	d001      	beq.n	8000b10 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000b0c:	f7ff ff24 	bl	8000958 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a06      	ldr	r2, [pc, #24]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000b14:	671a      	str	r2, [r3, #112]	; 0x70
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <HAL_UART_MspInit+0xe4>)
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b00b      	add	sp, #44	; 0x2c
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	40004400 	.word	0x40004400
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	200001a0 	.word	0x200001a0
 8000b30:	40020058 	.word	0x40020058

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <NMI_Handler+0x4>

08000b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <HardFault_Handler+0x4>

08000b40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f92a 	bl	8000db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 fac8 	bl	8001100 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	200001a0 	.word	0x200001a0

08000b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	return 1;
 8000b80:	2301      	movs	r3, #1
}
 8000b82:	0018      	movs	r0, r3
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <_kill>:

int _kill(int pid, int sig)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000b92:	f003 f821 	bl	8003bd8 <__errno>
 8000b96:	0003      	movs	r3, r0
 8000b98:	2216      	movs	r2, #22
 8000b9a:	601a      	str	r2, [r3, #0]
	return -1;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	425b      	negs	r3, r3
}
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b002      	add	sp, #8
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <_exit>:

void _exit (int status)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	425a      	negs	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff ffe5 	bl	8000b88 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000bbe:	e7fe      	b.n	8000bbe <_exit+0x16>

08000bc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
 8000bd0:	e00a      	b.n	8000be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bd2:	e000      	b.n	8000bd6 <_read+0x16>
 8000bd4:	bf00      	nop
 8000bd6:	0001      	movs	r1, r0
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	b2ca      	uxtb	r2, r1
 8000be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf0      	blt.n	8000bd2 <_read+0x12>
	}

return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b006      	add	sp, #24
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_close>:
	}
	return len;
}

int _close(int file)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
	return -1;
 8000c02:	2301      	movs	r3, #1
 8000c04:	425b      	negs	r3, r3
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	2280      	movs	r2, #128	; 0x80
 8000c1c:	0192      	lsls	r2, r2, #6
 8000c1e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	0018      	movs	r0, r3
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b002      	add	sp, #8
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <_isatty>:

int _isatty(int file)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
	return 1;
 8000c32:	2301      	movs	r3, #1
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
	return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	b004      	add	sp, #16
 8000c50:	bd80      	pop	{r7, pc}
	...

08000c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c5c:	4a14      	ldr	r2, [pc, #80]	; (8000cb0 <_sbrk+0x5c>)
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <_sbrk+0x60>)
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c68:	4b13      	ldr	r3, [pc, #76]	; (8000cb8 <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d102      	bne.n	8000c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c70:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <_sbrk+0x64>)
 8000c72:	4a12      	ldr	r2, [pc, #72]	; (8000cbc <_sbrk+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	18d3      	adds	r3, r2, r3
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d207      	bcs.n	8000c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c84:	f002 ffa8 	bl	8003bd8 <__errno>
 8000c88:	0003      	movs	r3, r0
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	425b      	negs	r3, r3
 8000c92:	e009      	b.n	8000ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9a:	4b07      	ldr	r3, [pc, #28]	; (8000cb8 <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	18d2      	adds	r2, r2, r3
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <_sbrk+0x64>)
 8000ca4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	0018      	movs	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	b006      	add	sp, #24
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20002000 	.word	0x20002000
 8000cb4:	00000400 	.word	0x00000400
 8000cb8:	200002e8 	.word	0x200002e8
 8000cbc:	20000300 	.word	0x20000300

08000cc0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ccc:	480d      	ldr	r0, [pc, #52]	; (8000d04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cce:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd0:	480d      	ldr	r0, [pc, #52]	; (8000d08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cd2:	490e      	ldr	r1, [pc, #56]	; (8000d0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd4:	4a0e      	ldr	r2, [pc, #56]	; (8000d10 <LoopForever+0xe>)
  movs r3, #0
 8000cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd8:	e002      	b.n	8000ce0 <LoopCopyDataInit>

08000cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cde:	3304      	adds	r3, #4

08000ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce4:	d3f9      	bcc.n	8000cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce6:	4a0b      	ldr	r2, [pc, #44]	; (8000d14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce8:	4c0b      	ldr	r4, [pc, #44]	; (8000d18 <LoopForever+0x16>)
  movs r3, #0
 8000cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cec:	e001      	b.n	8000cf2 <LoopFillZerobss>

08000cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf0:	3204      	adds	r2, #4

08000cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf4:	d3fb      	bcc.n	8000cee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000cf6:	f7ff ffe3 	bl	8000cc0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000cfa:	f002 ff73 	bl	8003be4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cfe:	f7ff fc65 	bl	80005cc <main>

08000d02 <LoopForever>:

LoopForever:
    b LoopForever
 8000d02:	e7fe      	b.n	8000d02 <LoopForever>
  ldr   r0, =_estack
 8000d04:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d0c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d10:	0800536c 	.word	0x0800536c
  ldr r2, =_sbss
 8000d14:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d18:	20000300 	.word	0x20000300

08000d1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d1c:	e7fe      	b.n	8000d1c <ADC1_IRQHandler>
	...

08000d20 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d24:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <HAL_Init+0x24>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_Init+0x24>)
 8000d2a:	2110      	movs	r1, #16
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d30:	2000      	movs	r0, #0
 8000d32:	f000 f809 	bl	8000d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d36:	f7ff fe15 	bl	8000964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	40022000 	.word	0x40022000

08000d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d50:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <HAL_InitTick+0x5c>)
 8000d52:	681c      	ldr	r4, [r3, #0]
 8000d54:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <HAL_InitTick+0x60>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	0019      	movs	r1, r3
 8000d5a:	23fa      	movs	r3, #250	; 0xfa
 8000d5c:	0098      	lsls	r0, r3, #2
 8000d5e:	f7ff f9dd 	bl	800011c <__udivsi3>
 8000d62:	0003      	movs	r3, r0
 8000d64:	0019      	movs	r1, r3
 8000d66:	0020      	movs	r0, r4
 8000d68:	f7ff f9d8 	bl	800011c <__udivsi3>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f000 f90b 	bl	8000f8a <HAL_SYSTICK_Config>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d001      	beq.n	8000d7c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e00f      	b.n	8000d9c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2b03      	cmp	r3, #3
 8000d80:	d80b      	bhi.n	8000d9a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d82:	6879      	ldr	r1, [r7, #4]
 8000d84:	2301      	movs	r3, #1
 8000d86:	425b      	negs	r3, r3
 8000d88:	2200      	movs	r2, #0
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f000 f8d8 	bl	8000f40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_InitTick+0x64>)
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d96:	2300      	movs	r3, #0
 8000d98:	e000      	b.n	8000d9c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
}
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	b003      	add	sp, #12
 8000da2:	bd90      	pop	{r4, r7, pc}
 8000da4:	20000000 	.word	0x20000000
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20000004 	.word	0x20000004

08000db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_IncTick+0x1c>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	001a      	movs	r2, r3
 8000dba:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <HAL_IncTick+0x20>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	18d2      	adds	r2, r2, r3
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_IncTick+0x20>)
 8000dc2:	601a      	str	r2, [r3, #0]
}
 8000dc4:	46c0      	nop			; (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	200002ec 	.word	0x200002ec

08000dd4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd8:	4b02      	ldr	r3, [pc, #8]	; (8000de4 <HAL_GetTick+0x10>)
 8000dda:	681b      	ldr	r3, [r3, #0]
}
 8000ddc:	0018      	movs	r0, r3
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	200002ec 	.word	0x200002ec

08000de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	0002      	movs	r2, r0
 8000df0:	1dfb      	adds	r3, r7, #7
 8000df2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000df4:	1dfb      	adds	r3, r7, #7
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b7f      	cmp	r3, #127	; 0x7f
 8000dfa:	d809      	bhi.n	8000e10 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	001a      	movs	r2, r3
 8000e02:	231f      	movs	r3, #31
 8000e04:	401a      	ands	r2, r3
 8000e06:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <__NVIC_EnableIRQ+0x30>)
 8000e08:	2101      	movs	r1, #1
 8000e0a:	4091      	lsls	r1, r2
 8000e0c:	000a      	movs	r2, r1
 8000e0e:	601a      	str	r2, [r3, #0]
  }
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	e000e100 	.word	0xe000e100

08000e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	0002      	movs	r2, r0
 8000e24:	6039      	str	r1, [r7, #0]
 8000e26:	1dfb      	adds	r3, r7, #7
 8000e28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b7f      	cmp	r3, #127	; 0x7f
 8000e30:	d828      	bhi.n	8000e84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e32:	4a2f      	ldr	r2, [pc, #188]	; (8000ef0 <__NVIC_SetPriority+0xd4>)
 8000e34:	1dfb      	adds	r3, r7, #7
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	b25b      	sxtb	r3, r3
 8000e3a:	089b      	lsrs	r3, r3, #2
 8000e3c:	33c0      	adds	r3, #192	; 0xc0
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	589b      	ldr	r3, [r3, r2]
 8000e42:	1dfa      	adds	r2, r7, #7
 8000e44:	7812      	ldrb	r2, [r2, #0]
 8000e46:	0011      	movs	r1, r2
 8000e48:	2203      	movs	r2, #3
 8000e4a:	400a      	ands	r2, r1
 8000e4c:	00d2      	lsls	r2, r2, #3
 8000e4e:	21ff      	movs	r1, #255	; 0xff
 8000e50:	4091      	lsls	r1, r2
 8000e52:	000a      	movs	r2, r1
 8000e54:	43d2      	mvns	r2, r2
 8000e56:	401a      	ands	r2, r3
 8000e58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	019b      	lsls	r3, r3, #6
 8000e5e:	22ff      	movs	r2, #255	; 0xff
 8000e60:	401a      	ands	r2, r3
 8000e62:	1dfb      	adds	r3, r7, #7
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	0018      	movs	r0, r3
 8000e68:	2303      	movs	r3, #3
 8000e6a:	4003      	ands	r3, r0
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e70:	481f      	ldr	r0, [pc, #124]	; (8000ef0 <__NVIC_SetPriority+0xd4>)
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	b25b      	sxtb	r3, r3
 8000e78:	089b      	lsrs	r3, r3, #2
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	33c0      	adds	r3, #192	; 0xc0
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e82:	e031      	b.n	8000ee8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e84:	4a1b      	ldr	r2, [pc, #108]	; (8000ef4 <__NVIC_SetPriority+0xd8>)
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	230f      	movs	r3, #15
 8000e8e:	400b      	ands	r3, r1
 8000e90:	3b08      	subs	r3, #8
 8000e92:	089b      	lsrs	r3, r3, #2
 8000e94:	3306      	adds	r3, #6
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	18d3      	adds	r3, r2, r3
 8000e9a:	3304      	adds	r3, #4
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	1dfa      	adds	r2, r7, #7
 8000ea0:	7812      	ldrb	r2, [r2, #0]
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	400a      	ands	r2, r1
 8000ea8:	00d2      	lsls	r2, r2, #3
 8000eaa:	21ff      	movs	r1, #255	; 0xff
 8000eac:	4091      	lsls	r1, r2
 8000eae:	000a      	movs	r2, r1
 8000eb0:	43d2      	mvns	r2, r2
 8000eb2:	401a      	ands	r2, r3
 8000eb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	019b      	lsls	r3, r3, #6
 8000eba:	22ff      	movs	r2, #255	; 0xff
 8000ebc:	401a      	ands	r2, r3
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	4003      	ands	r3, r0
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ecc:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <__NVIC_SetPriority+0xd8>)
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	001c      	movs	r4, r3
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	4023      	ands	r3, r4
 8000ed8:	3b08      	subs	r3, #8
 8000eda:	089b      	lsrs	r3, r3, #2
 8000edc:	430a      	orrs	r2, r1
 8000ede:	3306      	adds	r3, #6
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	18c3      	adds	r3, r0, r3
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	601a      	str	r2, [r3, #0]
}
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b003      	add	sp, #12
 8000eee:	bd90      	pop	{r4, r7, pc}
 8000ef0:	e000e100 	.word	0xe000e100
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	1e5a      	subs	r2, r3, #1
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	045b      	lsls	r3, r3, #17
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d301      	bcc.n	8000f10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e010      	b.n	8000f32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f10:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <SysTick_Config+0x44>)
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	3a01      	subs	r2, #1
 8000f16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f18:	2301      	movs	r3, #1
 8000f1a:	425b      	negs	r3, r3
 8000f1c:	2103      	movs	r1, #3
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f7ff ff7c 	bl	8000e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f24:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <SysTick_Config+0x44>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2a:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <SysTick_Config+0x44>)
 8000f2c:	2207      	movs	r2, #7
 8000f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	0018      	movs	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b002      	add	sp, #8
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	e000e010 	.word	0xe000e010

08000f40 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
 8000f4a:	210f      	movs	r1, #15
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	1c02      	adds	r2, r0, #0
 8000f50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f7ff ff5d 	bl	8000e1c <__NVIC_SetPriority>
}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b004      	add	sp, #16
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b082      	sub	sp, #8
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	0002      	movs	r2, r0
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b25b      	sxtb	r3, r3
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f7ff ff33 	bl	8000de8 <__NVIC_EnableIRQ>
}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b002      	add	sp, #8
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	0018      	movs	r0, r3
 8000f96:	f7ff ffaf 	bl	8000ef8 <SysTick_Config>
 8000f9a:	0003      	movs	r3, r0
}
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b002      	add	sp, #8
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e036      	b.n	8001028 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2221      	movs	r2, #33	; 0x21
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4a18      	ldr	r2, [pc, #96]	; (8001030 <HAL_DMA_Init+0x8c>)
 8000fce:	4013      	ands	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000fda:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fe6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ff2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	0018      	movs	r0, r3
 800100c:	f000 f946 	bl	800129c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2221      	movs	r2, #33	; 0x21
 800101a:	2101      	movs	r1, #1
 800101c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2220      	movs	r2, #32
 8001022:	2100      	movs	r1, #0
 8001024:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001026:	2300      	movs	r3, #0
}  
 8001028:	0018      	movs	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	b004      	add	sp, #16
 800102e:	bd80      	pop	{r7, pc}
 8001030:	ffffc00f 	.word	0xffffc00f

08001034 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001042:	2317      	movs	r3, #23
 8001044:	18fb      	adds	r3, r7, r3
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2220      	movs	r2, #32
 800104e:	5c9b      	ldrb	r3, [r3, r2]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d101      	bne.n	8001058 <HAL_DMA_Start_IT+0x24>
 8001054:	2302      	movs	r3, #2
 8001056:	e04f      	b.n	80010f8 <HAL_DMA_Start_IT+0xc4>
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2220      	movs	r2, #32
 800105c:	2101      	movs	r1, #1
 800105e:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2221      	movs	r2, #33	; 0x21
 8001064:	5c9b      	ldrb	r3, [r3, r2]
 8001066:	b2db      	uxtb	r3, r3
 8001068:	2b01      	cmp	r3, #1
 800106a:	d13a      	bne.n	80010e2 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2221      	movs	r2, #33	; 0x21
 8001070:	2102      	movs	r1, #2
 8001072:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2200      	movs	r2, #0
 8001078:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2101      	movs	r1, #1
 8001086:	438a      	bics	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	68b9      	ldr	r1, [r7, #8]
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f000 f8d7 	bl	8001244 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109a:	2b00      	cmp	r3, #0
 800109c:	d008      	beq.n	80010b0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	210e      	movs	r1, #14
 80010aa:	430a      	orrs	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	e00f      	b.n	80010d0 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	210a      	movs	r1, #10
 80010bc:	430a      	orrs	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2104      	movs	r1, #4
 80010cc:	438a      	bics	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2101      	movs	r1, #1
 80010dc:	430a      	orrs	r2, r1
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	e007      	b.n	80010f2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2220      	movs	r2, #32
 80010e6:	2100      	movs	r1, #0
 80010e8:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80010ea:	2317      	movs	r3, #23
 80010ec:	18fb      	adds	r3, r7, r3
 80010ee:	2202      	movs	r2, #2
 80010f0:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80010f2:	2317      	movs	r3, #23
 80010f4:	18fb      	adds	r3, r7, r3
 80010f6:	781b      	ldrb	r3, [r3, #0]
} 
 80010f8:	0018      	movs	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	b006      	add	sp, #24
 80010fe:	bd80      	pop	{r7, pc}

08001100 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	2204      	movs	r2, #4
 800111e:	409a      	lsls	r2, r3
 8001120:	0013      	movs	r3, r2
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	4013      	ands	r3, r2
 8001126:	d024      	beq.n	8001172 <HAL_DMA_IRQHandler+0x72>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2204      	movs	r2, #4
 800112c:	4013      	ands	r3, r2
 800112e:	d020      	beq.n	8001172 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2220      	movs	r2, #32
 8001138:	4013      	ands	r3, r2
 800113a:	d107      	bne.n	800114c <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2104      	movs	r1, #4
 8001148:	438a      	bics	r2, r1
 800114a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001154:	2104      	movs	r1, #4
 8001156:	4091      	lsls	r1, r2
 8001158:	000a      	movs	r2, r1
 800115a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001160:	2b00      	cmp	r3, #0
 8001162:	d100      	bne.n	8001166 <HAL_DMA_IRQHandler+0x66>
 8001164:	e06a      	b.n	800123c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	0010      	movs	r0, r2
 800116e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001170:	e064      	b.n	800123c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001176:	2202      	movs	r2, #2
 8001178:	409a      	lsls	r2, r3
 800117a:	0013      	movs	r3, r2
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	4013      	ands	r3, r2
 8001180:	d02b      	beq.n	80011da <HAL_DMA_IRQHandler+0xda>
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2202      	movs	r2, #2
 8001186:	4013      	ands	r3, r2
 8001188:	d027      	beq.n	80011da <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2220      	movs	r2, #32
 8001192:	4013      	ands	r3, r2
 8001194:	d10b      	bne.n	80011ae <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	210a      	movs	r1, #10
 80011a2:	438a      	bics	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2221      	movs	r2, #33	; 0x21
 80011aa:	2101      	movs	r1, #1
 80011ac:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011b6:	2102      	movs	r1, #2
 80011b8:	4091      	lsls	r1, r2
 80011ba:	000a      	movs	r2, r1
 80011bc:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2220      	movs	r2, #32
 80011c2:	2100      	movs	r1, #0
 80011c4:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d036      	beq.n	800123c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	0010      	movs	r0, r2
 80011d6:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80011d8:	e030      	b.n	800123c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011de:	2208      	movs	r2, #8
 80011e0:	409a      	lsls	r2, r3
 80011e2:	0013      	movs	r3, r2
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	4013      	ands	r3, r2
 80011e8:	d028      	beq.n	800123c <HAL_DMA_IRQHandler+0x13c>
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	2208      	movs	r2, #8
 80011ee:	4013      	ands	r3, r2
 80011f0:	d024      	beq.n	800123c <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	210e      	movs	r1, #14
 80011fe:	438a      	bics	r2, r1
 8001200:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800120a:	2101      	movs	r1, #1
 800120c:	4091      	lsls	r1, r2
 800120e:	000a      	movs	r2, r1
 8001210:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2221      	movs	r2, #33	; 0x21
 800121c:	2101      	movs	r1, #1
 800121e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2220      	movs	r2, #32
 8001224:	2100      	movs	r1, #0
 8001226:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	0010      	movs	r0, r2
 8001238:	4798      	blx	r3
    }
   }
}  
 800123a:	e7ff      	b.n	800123c <HAL_DMA_IRQHandler+0x13c>
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b004      	add	sp, #16
 8001242:	bd80      	pop	{r7, pc}

08001244 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
 8001250:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800125a:	2101      	movs	r1, #1
 800125c:	4091      	lsls	r1, r2
 800125e:	000a      	movs	r2, r1
 8001260:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b10      	cmp	r3, #16
 8001270:	d108      	bne.n	8001284 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001282:	e007      	b.n	8001294 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	68ba      	ldr	r2, [r7, #8]
 800128a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	60da      	str	r2, [r3, #12]
}
 8001294:	46c0      	nop			; (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b004      	add	sp, #16
 800129a:	bd80      	pop	{r7, pc}

0800129c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a08      	ldr	r2, [pc, #32]	; (80012cc <DMA_CalcBaseAndBitshift+0x30>)
 80012aa:	4694      	mov	ip, r2
 80012ac:	4463      	add	r3, ip
 80012ae:	2114      	movs	r1, #20
 80012b0:	0018      	movs	r0, r3
 80012b2:	f7fe ff33 	bl	800011c <__udivsi3>
 80012b6:	0003      	movs	r3, r0
 80012b8:	009a      	lsls	r2, r3, #2
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <DMA_CalcBaseAndBitshift+0x34>)
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80012c4:	46c0      	nop			; (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	bffdfff8 	.word	0xbffdfff8
 80012d0:	40020000 	.word	0x40020000

080012d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012e2:	e14f      	b.n	8001584 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2101      	movs	r1, #1
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	4091      	lsls	r1, r2
 80012ee:	000a      	movs	r2, r1
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d100      	bne.n	80012fc <HAL_GPIO_Init+0x28>
 80012fa:	e140      	b.n	800157e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2203      	movs	r2, #3
 8001302:	4013      	ands	r3, r2
 8001304:	2b01      	cmp	r3, #1
 8001306:	d005      	beq.n	8001314 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2203      	movs	r2, #3
 800130e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001310:	2b02      	cmp	r3, #2
 8001312:	d130      	bne.n	8001376 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2203      	movs	r2, #3
 8001320:	409a      	lsls	r2, r3
 8001322:	0013      	movs	r3, r2
 8001324:	43da      	mvns	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	68da      	ldr	r2, [r3, #12]
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	409a      	lsls	r2, r3
 8001336:	0013      	movs	r3, r2
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800134a:	2201      	movs	r2, #1
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	43da      	mvns	r2, r3
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	091b      	lsrs	r3, r3, #4
 8001360:	2201      	movs	r2, #1
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
 8001368:	0013      	movs	r3, r2
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	4013      	ands	r3, r2
 800137e:	2b03      	cmp	r3, #3
 8001380:	d017      	beq.n	80013b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	2203      	movs	r2, #3
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	43da      	mvns	r2, r3
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4013      	ands	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	689a      	ldr	r2, [r3, #8]
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2203      	movs	r2, #3
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d123      	bne.n	8001406 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	08da      	lsrs	r2, r3, #3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	3208      	adds	r2, #8
 80013c6:	0092      	lsls	r2, r2, #2
 80013c8:	58d3      	ldr	r3, [r2, r3]
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	2207      	movs	r2, #7
 80013d0:	4013      	ands	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	220f      	movs	r2, #15
 80013d6:	409a      	lsls	r2, r3
 80013d8:	0013      	movs	r3, r2
 80013da:	43da      	mvns	r2, r3
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4013      	ands	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	691a      	ldr	r2, [r3, #16]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	2107      	movs	r1, #7
 80013ea:	400b      	ands	r3, r1
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	409a      	lsls	r2, r3
 80013f0:	0013      	movs	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	08da      	lsrs	r2, r3, #3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3208      	adds	r2, #8
 8001400:	0092      	lsls	r2, r2, #2
 8001402:	6939      	ldr	r1, [r7, #16]
 8001404:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	2203      	movs	r2, #3
 8001412:	409a      	lsls	r2, r3
 8001414:	0013      	movs	r3, r2
 8001416:	43da      	mvns	r2, r3
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2203      	movs	r2, #3
 8001424:	401a      	ands	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	409a      	lsls	r2, r3
 800142c:	0013      	movs	r3, r2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	23c0      	movs	r3, #192	; 0xc0
 8001440:	029b      	lsls	r3, r3, #10
 8001442:	4013      	ands	r3, r2
 8001444:	d100      	bne.n	8001448 <HAL_GPIO_Init+0x174>
 8001446:	e09a      	b.n	800157e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001448:	4b54      	ldr	r3, [pc, #336]	; (800159c <HAL_GPIO_Init+0x2c8>)
 800144a:	699a      	ldr	r2, [r3, #24]
 800144c:	4b53      	ldr	r3, [pc, #332]	; (800159c <HAL_GPIO_Init+0x2c8>)
 800144e:	2101      	movs	r1, #1
 8001450:	430a      	orrs	r2, r1
 8001452:	619a      	str	r2, [r3, #24]
 8001454:	4b51      	ldr	r3, [pc, #324]	; (800159c <HAL_GPIO_Init+0x2c8>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	2201      	movs	r2, #1
 800145a:	4013      	ands	r3, r2
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001460:	4a4f      	ldr	r2, [pc, #316]	; (80015a0 <HAL_GPIO_Init+0x2cc>)
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	089b      	lsrs	r3, r3, #2
 8001466:	3302      	adds	r3, #2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	589b      	ldr	r3, [r3, r2]
 800146c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	2203      	movs	r2, #3
 8001472:	4013      	ands	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	220f      	movs	r2, #15
 8001478:	409a      	lsls	r2, r3
 800147a:	0013      	movs	r3, r2
 800147c:	43da      	mvns	r2, r3
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	2390      	movs	r3, #144	; 0x90
 8001488:	05db      	lsls	r3, r3, #23
 800148a:	429a      	cmp	r2, r3
 800148c:	d013      	beq.n	80014b6 <HAL_GPIO_Init+0x1e2>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a44      	ldr	r2, [pc, #272]	; (80015a4 <HAL_GPIO_Init+0x2d0>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d00d      	beq.n	80014b2 <HAL_GPIO_Init+0x1de>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a43      	ldr	r2, [pc, #268]	; (80015a8 <HAL_GPIO_Init+0x2d4>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d007      	beq.n	80014ae <HAL_GPIO_Init+0x1da>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a42      	ldr	r2, [pc, #264]	; (80015ac <HAL_GPIO_Init+0x2d8>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d101      	bne.n	80014aa <HAL_GPIO_Init+0x1d6>
 80014a6:	2303      	movs	r3, #3
 80014a8:	e006      	b.n	80014b8 <HAL_GPIO_Init+0x1e4>
 80014aa:	2305      	movs	r3, #5
 80014ac:	e004      	b.n	80014b8 <HAL_GPIO_Init+0x1e4>
 80014ae:	2302      	movs	r3, #2
 80014b0:	e002      	b.n	80014b8 <HAL_GPIO_Init+0x1e4>
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <HAL_GPIO_Init+0x1e4>
 80014b6:	2300      	movs	r3, #0
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	2103      	movs	r1, #3
 80014bc:	400a      	ands	r2, r1
 80014be:	0092      	lsls	r2, r2, #2
 80014c0:	4093      	lsls	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c8:	4935      	ldr	r1, [pc, #212]	; (80015a0 <HAL_GPIO_Init+0x2cc>)
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	089b      	lsrs	r3, r3, #2
 80014ce:	3302      	adds	r3, #2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d6:	4b36      	ldr	r3, [pc, #216]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	43da      	mvns	r2, r3
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	2380      	movs	r3, #128	; 0x80
 80014ec:	025b      	lsls	r3, r3, #9
 80014ee:	4013      	ands	r3, r2
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014fa:	4b2d      	ldr	r3, [pc, #180]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001500:	4b2b      	ldr	r3, [pc, #172]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	43da      	mvns	r2, r3
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	029b      	lsls	r3, r3, #10
 8001518:	4013      	ands	r3, r2
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	4313      	orrs	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001524:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800152a:	4b21      	ldr	r3, [pc, #132]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	43da      	mvns	r2, r3
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	2380      	movs	r3, #128	; 0x80
 8001540:	035b      	lsls	r3, r3, #13
 8001542:	4013      	ands	r3, r2
 8001544:	d003      	beq.n	800154e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4313      	orrs	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	43da      	mvns	r2, r3
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	4013      	ands	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	2380      	movs	r3, #128	; 0x80
 800156a:	039b      	lsls	r3, r3, #14
 800156c:	4013      	ands	r3, r2
 800156e:	d003      	beq.n	8001578 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001578:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <HAL_GPIO_Init+0x2dc>)
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	3301      	adds	r3, #1
 8001582:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	40da      	lsrs	r2, r3
 800158c:	1e13      	subs	r3, r2, #0
 800158e:	d000      	beq.n	8001592 <HAL_GPIO_Init+0x2be>
 8001590:	e6a8      	b.n	80012e4 <HAL_GPIO_Init+0x10>
  } 
}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	46c0      	nop			; (mov r8, r8)
 8001596:	46bd      	mov	sp, r7
 8001598:	b006      	add	sp, #24
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000
 80015a4:	48000400 	.word	0x48000400
 80015a8:	48000800 	.word	0x48000800
 80015ac:	48000c00 	.word	0x48000c00
 80015b0:	40010400 	.word	0x40010400

080015b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	000a      	movs	r2, r1
 80015be:	1cbb      	adds	r3, r7, #2
 80015c0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	1cba      	adds	r2, r7, #2
 80015c8:	8812      	ldrh	r2, [r2, #0]
 80015ca:	4013      	ands	r3, r2
 80015cc:	d004      	beq.n	80015d8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80015ce:	230f      	movs	r3, #15
 80015d0:	18fb      	adds	r3, r7, r3
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
 80015d6:	e003      	b.n	80015e0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015d8:	230f      	movs	r3, #15
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80015e0:	230f      	movs	r3, #15
 80015e2:	18fb      	adds	r3, r7, r3
 80015e4:	781b      	ldrb	r3, [r3, #0]
  }
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	b004      	add	sp, #16
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	0008      	movs	r0, r1
 80015f8:	0011      	movs	r1, r2
 80015fa:	1cbb      	adds	r3, r7, #2
 80015fc:	1c02      	adds	r2, r0, #0
 80015fe:	801a      	strh	r2, [r3, #0]
 8001600:	1c7b      	adds	r3, r7, #1
 8001602:	1c0a      	adds	r2, r1, #0
 8001604:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001606:	1c7b      	adds	r3, r7, #1
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d004      	beq.n	8001618 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800160e:	1cbb      	adds	r3, r7, #2
 8001610:	881a      	ldrh	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001616:	e003      	b.n	8001620 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001618:	1cbb      	adds	r3, r7, #2
 800161a:	881a      	ldrh	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b002      	add	sp, #8
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e082      	b.n	8001740 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2241      	movs	r2, #65	; 0x41
 800163e:	5c9b      	ldrb	r3, [r3, r2]
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d107      	bne.n	8001656 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2240      	movs	r2, #64	; 0x40
 800164a:	2100      	movs	r1, #0
 800164c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff f9ab 	bl	80009ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2241      	movs	r2, #65	; 0x41
 800165a:	2124      	movs	r1, #36	; 0x24
 800165c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2101      	movs	r1, #1
 800166a:	438a      	bics	r2, r1
 800166c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4934      	ldr	r1, [pc, #208]	; (8001748 <HAL_I2C_Init+0x120>)
 8001678:	400a      	ands	r2, r1
 800167a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4931      	ldr	r1, [pc, #196]	; (800174c <HAL_I2C_Init+0x124>)
 8001688:	400a      	ands	r2, r1
 800168a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d108      	bne.n	80016a6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2180      	movs	r1, #128	; 0x80
 800169e:	0209      	lsls	r1, r1, #8
 80016a0:	430a      	orrs	r2, r1
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	e007      	b.n	80016b6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2184      	movs	r1, #132	; 0x84
 80016b0:	0209      	lsls	r1, r1, #8
 80016b2:	430a      	orrs	r2, r1
 80016b4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d104      	bne.n	80016c8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2280      	movs	r2, #128	; 0x80
 80016c4:	0112      	lsls	r2, r2, #4
 80016c6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	491f      	ldr	r1, [pc, #124]	; (8001750 <HAL_I2C_Init+0x128>)
 80016d4:	430a      	orrs	r2, r1
 80016d6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68da      	ldr	r2, [r3, #12]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	491a      	ldr	r1, [pc, #104]	; (800174c <HAL_I2C_Init+0x124>)
 80016e4:	400a      	ands	r2, r1
 80016e6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	695b      	ldr	r3, [r3, #20]
 80016f0:	431a      	orrs	r2, r3
 80016f2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	430a      	orrs	r2, r1
 8001700:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	69d9      	ldr	r1, [r3, #28]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a1a      	ldr	r2, [r3, #32]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	430a      	orrs	r2, r1
 8001710:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2101      	movs	r1, #1
 800171e:	430a      	orrs	r2, r1
 8001720:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2241      	movs	r2, #65	; 0x41
 800172c:	2120      	movs	r1, #32
 800172e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2242      	movs	r2, #66	; 0x42
 800173a:	2100      	movs	r1, #0
 800173c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800173e:	2300      	movs	r3, #0
}
 8001740:	0018      	movs	r0, r3
 8001742:	46bd      	mov	sp, r7
 8001744:	b002      	add	sp, #8
 8001746:	bd80      	pop	{r7, pc}
 8001748:	f0ffffff 	.word	0xf0ffffff
 800174c:	ffff7fff 	.word	0xffff7fff
 8001750:	02008000 	.word	0x02008000

08001754 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b089      	sub	sp, #36	; 0x24
 8001758:	af02      	add	r7, sp, #8
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	000c      	movs	r4, r1
 800175e:	0010      	movs	r0, r2
 8001760:	0019      	movs	r1, r3
 8001762:	230a      	movs	r3, #10
 8001764:	18fb      	adds	r3, r7, r3
 8001766:	1c22      	adds	r2, r4, #0
 8001768:	801a      	strh	r2, [r3, #0]
 800176a:	2308      	movs	r3, #8
 800176c:	18fb      	adds	r3, r7, r3
 800176e:	1c02      	adds	r2, r0, #0
 8001770:	801a      	strh	r2, [r3, #0]
 8001772:	1dbb      	adds	r3, r7, #6
 8001774:	1c0a      	adds	r2, r1, #0
 8001776:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2241      	movs	r2, #65	; 0x41
 800177c:	5c9b      	ldrb	r3, [r3, r2]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b20      	cmp	r3, #32
 8001782:	d000      	beq.n	8001786 <HAL_I2C_Mem_Write+0x32>
 8001784:	e10c      	b.n	80019a0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001788:	2b00      	cmp	r3, #0
 800178a:	d004      	beq.n	8001796 <HAL_I2C_Mem_Write+0x42>
 800178c:	232c      	movs	r3, #44	; 0x2c
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d105      	bne.n	80017a2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2280      	movs	r2, #128	; 0x80
 800179a:	0092      	lsls	r2, r2, #2
 800179c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e0ff      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	5c9b      	ldrb	r3, [r3, r2]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d101      	bne.n	80017b0 <HAL_I2C_Mem_Write+0x5c>
 80017ac:	2302      	movs	r3, #2
 80017ae:	e0f8      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2240      	movs	r2, #64	; 0x40
 80017b4:	2101      	movs	r1, #1
 80017b6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80017b8:	f7ff fb0c 	bl	8000dd4 <HAL_GetTick>
 80017bc:	0003      	movs	r3, r0
 80017be:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	0219      	lsls	r1, r3, #8
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2319      	movs	r3, #25
 80017cc:	2201      	movs	r2, #1
 80017ce:	f000 fc25 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 80017d2:	1e03      	subs	r3, r0, #0
 80017d4:	d001      	beq.n	80017da <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0e3      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2241      	movs	r2, #65	; 0x41
 80017de:	2121      	movs	r1, #33	; 0x21
 80017e0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2242      	movs	r2, #66	; 0x42
 80017e6:	2140      	movs	r1, #64	; 0x40
 80017e8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2200      	movs	r2, #0
 80017ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	222c      	movs	r2, #44	; 0x2c
 80017fa:	18ba      	adds	r2, r7, r2
 80017fc:	8812      	ldrh	r2, [r2, #0]
 80017fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001806:	1dbb      	adds	r3, r7, #6
 8001808:	881c      	ldrh	r4, [r3, #0]
 800180a:	2308      	movs	r3, #8
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	881a      	ldrh	r2, [r3, #0]
 8001810:	230a      	movs	r3, #10
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	8819      	ldrh	r1, [r3, #0]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	0023      	movs	r3, r4
 8001822:	f000 fb13 	bl	8001e4c <I2C_RequestMemoryWrite>
 8001826:	1e03      	subs	r3, r0, #0
 8001828:	d005      	beq.n	8001836 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2240      	movs	r2, #64	; 0x40
 800182e:	2100      	movs	r1, #0
 8001830:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e0b5      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800183a:	b29b      	uxth	r3, r3
 800183c:	2bff      	cmp	r3, #255	; 0xff
 800183e:	d911      	bls.n	8001864 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	22ff      	movs	r2, #255	; 0xff
 8001844:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800184a:	b2da      	uxtb	r2, r3
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	045c      	lsls	r4, r3, #17
 8001850:	230a      	movs	r3, #10
 8001852:	18fb      	adds	r3, r7, r3
 8001854:	8819      	ldrh	r1, [r3, #0]
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	2300      	movs	r3, #0
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	0023      	movs	r3, r4
 800185e:	f000 fd11 	bl	8002284 <I2C_TransferConfig>
 8001862:	e012      	b.n	800188a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001868:	b29a      	uxth	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001872:	b2da      	uxtb	r2, r3
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	049c      	lsls	r4, r3, #18
 8001878:	230a      	movs	r3, #10
 800187a:	18fb      	adds	r3, r7, r3
 800187c:	8819      	ldrh	r1, [r3, #0]
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	2300      	movs	r3, #0
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	0023      	movs	r3, r4
 8001886:	f000 fcfd 	bl	8002284 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	0018      	movs	r0, r3
 8001892:	f000 fc02 	bl	800209a <I2C_WaitOnTXISFlagUntilTimeout>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d001      	beq.n	800189e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e081      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a2:	781a      	ldrb	r2, [r3, #0]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	3b01      	subs	r3, #1
 80018bc:	b29a      	uxth	r2, r3
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c6:	3b01      	subs	r3, #1
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d03a      	beq.n	800194e <HAL_I2C_Mem_Write+0x1fa>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d136      	bne.n	800194e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	0013      	movs	r3, r2
 80018ea:	2200      	movs	r2, #0
 80018ec:	2180      	movs	r1, #128	; 0x80
 80018ee:	f000 fb95 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 80018f2:	1e03      	subs	r3, r0, #0
 80018f4:	d001      	beq.n	80018fa <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e053      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018fe:	b29b      	uxth	r3, r3
 8001900:	2bff      	cmp	r3, #255	; 0xff
 8001902:	d911      	bls.n	8001928 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	22ff      	movs	r2, #255	; 0xff
 8001908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800190e:	b2da      	uxtb	r2, r3
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	045c      	lsls	r4, r3, #17
 8001914:	230a      	movs	r3, #10
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	8819      	ldrh	r1, [r3, #0]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	2300      	movs	r3, #0
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	0023      	movs	r3, r4
 8001922:	f000 fcaf 	bl	8002284 <I2C_TransferConfig>
 8001926:	e012      	b.n	800194e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800192c:	b29a      	uxth	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001936:	b2da      	uxtb	r2, r3
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	049c      	lsls	r4, r3, #18
 800193c:	230a      	movs	r3, #10
 800193e:	18fb      	adds	r3, r7, r3
 8001940:	8819      	ldrh	r1, [r3, #0]
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	2300      	movs	r3, #0
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	0023      	movs	r3, r4
 800194a:	f000 fc9b 	bl	8002284 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001952:	b29b      	uxth	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	d198      	bne.n	800188a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	0018      	movs	r0, r3
 8001960:	f000 fbda 	bl	8002118 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001964:	1e03      	subs	r3, r0, #0
 8001966:	d001      	beq.n	800196c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e01a      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2220      	movs	r2, #32
 8001972:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	685a      	ldr	r2, [r3, #4]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	490b      	ldr	r1, [pc, #44]	; (80019ac <HAL_I2C_Mem_Write+0x258>)
 8001980:	400a      	ands	r2, r1
 8001982:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2241      	movs	r2, #65	; 0x41
 8001988:	2120      	movs	r1, #32
 800198a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2242      	movs	r2, #66	; 0x42
 8001990:	2100      	movs	r1, #0
 8001992:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2240      	movs	r2, #64	; 0x40
 8001998:	2100      	movs	r1, #0
 800199a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	e000      	b.n	80019a2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80019a0:	2302      	movs	r3, #2
  }
}
 80019a2:	0018      	movs	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b007      	add	sp, #28
 80019a8:	bd90      	pop	{r4, r7, pc}
 80019aa:	46c0      	nop			; (mov r8, r8)
 80019ac:	fe00e800 	.word	0xfe00e800

080019b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b089      	sub	sp, #36	; 0x24
 80019b4:	af02      	add	r7, sp, #8
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	000c      	movs	r4, r1
 80019ba:	0010      	movs	r0, r2
 80019bc:	0019      	movs	r1, r3
 80019be:	230a      	movs	r3, #10
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	1c22      	adds	r2, r4, #0
 80019c4:	801a      	strh	r2, [r3, #0]
 80019c6:	2308      	movs	r3, #8
 80019c8:	18fb      	adds	r3, r7, r3
 80019ca:	1c02      	adds	r2, r0, #0
 80019cc:	801a      	strh	r2, [r3, #0]
 80019ce:	1dbb      	adds	r3, r7, #6
 80019d0:	1c0a      	adds	r2, r1, #0
 80019d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2241      	movs	r2, #65	; 0x41
 80019d8:	5c9b      	ldrb	r3, [r3, r2]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b20      	cmp	r3, #32
 80019de:	d000      	beq.n	80019e2 <HAL_I2C_Mem_Read+0x32>
 80019e0:	e110      	b.n	8001c04 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80019e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d004      	beq.n	80019f2 <HAL_I2C_Mem_Read+0x42>
 80019e8:	232c      	movs	r3, #44	; 0x2c
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d105      	bne.n	80019fe <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2280      	movs	r2, #128	; 0x80
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e103      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2240      	movs	r2, #64	; 0x40
 8001a02:	5c9b      	ldrb	r3, [r3, r2]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d101      	bne.n	8001a0c <HAL_I2C_Mem_Read+0x5c>
 8001a08:	2302      	movs	r3, #2
 8001a0a:	e0fc      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2240      	movs	r2, #64	; 0x40
 8001a10:	2101      	movs	r1, #1
 8001a12:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a14:	f7ff f9de 	bl	8000dd4 <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	0219      	lsls	r1, r3, #8
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2319      	movs	r3, #25
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f000 faf7 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001a2e:	1e03      	subs	r3, r0, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e0e7      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2241      	movs	r2, #65	; 0x41
 8001a3a:	2122      	movs	r1, #34	; 0x22
 8001a3c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2242      	movs	r2, #66	; 0x42
 8001a42:	2140      	movs	r1, #64	; 0x40
 8001a44:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	222c      	movs	r2, #44	; 0x2c
 8001a56:	18ba      	adds	r2, r7, r2
 8001a58:	8812      	ldrh	r2, [r2, #0]
 8001a5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a62:	1dbb      	adds	r3, r7, #6
 8001a64:	881c      	ldrh	r4, [r3, #0]
 8001a66:	2308      	movs	r3, #8
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	230a      	movs	r3, #10
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	8819      	ldrh	r1, [r3, #0]
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	0023      	movs	r3, r4
 8001a7e:	f000 fa49 	bl	8001f14 <I2C_RequestMemoryRead>
 8001a82:	1e03      	subs	r3, r0, #0
 8001a84:	d005      	beq.n	8001a92 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2240      	movs	r2, #64	; 0x40
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e0b9      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	2bff      	cmp	r3, #255	; 0xff
 8001a9a:	d911      	bls.n	8001ac0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	22ff      	movs	r2, #255	; 0xff
 8001aa0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	2380      	movs	r3, #128	; 0x80
 8001aaa:	045c      	lsls	r4, r3, #17
 8001aac:	230a      	movs	r3, #10
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	8819      	ldrh	r1, [r3, #0]
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	4b56      	ldr	r3, [pc, #344]	; (8001c10 <HAL_I2C_Mem_Read+0x260>)
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	0023      	movs	r3, r4
 8001aba:	f000 fbe3 	bl	8002284 <I2C_TransferConfig>
 8001abe:	e012      	b.n	8001ae6 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	049c      	lsls	r4, r3, #18
 8001ad4:	230a      	movs	r3, #10
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	8819      	ldrh	r1, [r3, #0]
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	4b4c      	ldr	r3, [pc, #304]	; (8001c10 <HAL_I2C_Mem_Read+0x260>)
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	0023      	movs	r3, r4
 8001ae2:	f000 fbcf 	bl	8002284 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	0013      	movs	r3, r2
 8001af0:	2200      	movs	r2, #0
 8001af2:	2104      	movs	r1, #4
 8001af4:	f000 fa92 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001af8:	1e03      	subs	r3, r0, #0
 8001afa:	d001      	beq.n	8001b00 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e082      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b12:	1c5a      	adds	r2, r3, #1
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d03a      	beq.n	8001bb2 <HAL_I2C_Mem_Read+0x202>
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d136      	bne.n	8001bb2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	0013      	movs	r3, r2
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2180      	movs	r1, #128	; 0x80
 8001b52:	f000 fa63 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001b56:	1e03      	subs	r3, r0, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e053      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2bff      	cmp	r3, #255	; 0xff
 8001b66:	d911      	bls.n	8001b8c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	22ff      	movs	r2, #255	; 0xff
 8001b6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	2380      	movs	r3, #128	; 0x80
 8001b76:	045c      	lsls	r4, r3, #17
 8001b78:	230a      	movs	r3, #10
 8001b7a:	18fb      	adds	r3, r7, r3
 8001b7c:	8819      	ldrh	r1, [r3, #0]
 8001b7e:	68f8      	ldr	r0, [r7, #12]
 8001b80:	2300      	movs	r3, #0
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	0023      	movs	r3, r4
 8001b86:	f000 fb7d 	bl	8002284 <I2C_TransferConfig>
 8001b8a:	e012      	b.n	8001bb2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	049c      	lsls	r4, r3, #18
 8001ba0:	230a      	movs	r3, #10
 8001ba2:	18fb      	adds	r3, r7, r3
 8001ba4:	8819      	ldrh	r1, [r3, #0]
 8001ba6:	68f8      	ldr	r0, [r7, #12]
 8001ba8:	2300      	movs	r3, #0
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	0023      	movs	r3, r4
 8001bae:	f000 fb69 	bl	8002284 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d194      	bne.n	8001ae6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f000 faa8 	bl	8002118 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bc8:	1e03      	subs	r3, r0, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e01a      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	685a      	ldr	r2, [r3, #4]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	490c      	ldr	r1, [pc, #48]	; (8001c14 <HAL_I2C_Mem_Read+0x264>)
 8001be4:	400a      	ands	r2, r1
 8001be6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2241      	movs	r2, #65	; 0x41
 8001bec:	2120      	movs	r1, #32
 8001bee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2242      	movs	r2, #66	; 0x42
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2240      	movs	r2, #64	; 0x40
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	e000      	b.n	8001c06 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001c04:	2302      	movs	r3, #2
  }
}
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b007      	add	sp, #28
 8001c0c:	bd90      	pop	{r4, r7, pc}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	80002400 	.word	0x80002400
 8001c14:	fe00e800 	.word	0xfe00e800

08001c18 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	; 0x28
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	230a      	movs	r3, #10
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	1c0a      	adds	r2, r1, #0
 8001c2a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2241      	movs	r2, #65	; 0x41
 8001c34:	5c9b      	ldrb	r3, [r3, r2]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b20      	cmp	r3, #32
 8001c3a:	d000      	beq.n	8001c3e <HAL_I2C_IsDeviceReady+0x26>
 8001c3c:	e0fe      	b.n	8001e3c <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	699a      	ldr	r2, [r3, #24]
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	401a      	ands	r2, r3
 8001c4a:	2380      	movs	r3, #128	; 0x80
 8001c4c:	021b      	lsls	r3, r3, #8
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d101      	bne.n	8001c56 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8001c52:	2302      	movs	r3, #2
 8001c54:	e0f3      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2240      	movs	r2, #64	; 0x40
 8001c5a:	5c9b      	ldrb	r3, [r3, r2]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d101      	bne.n	8001c64 <HAL_I2C_IsDeviceReady+0x4c>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e0ec      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2240      	movs	r2, #64	; 0x40
 8001c68:	2101      	movs	r1, #1
 8001c6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2241      	movs	r2, #65	; 0x41
 8001c70:	2124      	movs	r1, #36	; 0x24
 8001c72:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d107      	bne.n	8001c92 <HAL_I2C_IsDeviceReady+0x7a>
 8001c82:	230a      	movs	r3, #10
 8001c84:	18fb      	adds	r3, r7, r3
 8001c86:	881b      	ldrh	r3, [r3, #0]
 8001c88:	059b      	lsls	r3, r3, #22
 8001c8a:	0d9b      	lsrs	r3, r3, #22
 8001c8c:	4a6e      	ldr	r2, [pc, #440]	; (8001e48 <HAL_I2C_IsDeviceReady+0x230>)
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	e007      	b.n	8001ca2 <HAL_I2C_IsDeviceReady+0x8a>
 8001c92:	230a      	movs	r3, #10
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	059b      	lsls	r3, r3, #22
 8001c9a:	0d9b      	lsrs	r3, r3, #22
 8001c9c:	22a0      	movs	r2, #160	; 0xa0
 8001c9e:	0192      	lsls	r2, r2, #6
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001ca8:	f7ff f894 	bl	8000dd4 <HAL_GetTick>
 8001cac:	0003      	movs	r3, r0
 8001cae:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	4013      	ands	r3, r2
 8001cba:	3b20      	subs	r3, #32
 8001cbc:	425a      	negs	r2, r3
 8001cbe:	4153      	adcs	r3, r2
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	231f      	movs	r3, #31
 8001cc4:	18fb      	adds	r3, r7, r3
 8001cc6:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2210      	movs	r2, #16
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	3b10      	subs	r3, #16
 8001cd4:	425a      	negs	r2, r3
 8001cd6:	4153      	adcs	r3, r2
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	231e      	movs	r3, #30
 8001cdc:	18fb      	adds	r3, r7, r3
 8001cde:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001ce0:	e035      	b.n	8001d4e <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	d01a      	beq.n	8001d1e <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ce8:	f7ff f874 	bl	8000dd4 <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d302      	bcc.n	8001cfe <HAL_I2C_IsDeviceReady+0xe6>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d10f      	bne.n	8001d1e <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2241      	movs	r2, #65	; 0x41
 8001d02:	2120      	movs	r1, #32
 8001d04:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2240      	movs	r2, #64	; 0x40
 8001d16:	2100      	movs	r1, #0
 8001d18:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e08f      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	2220      	movs	r2, #32
 8001d26:	4013      	ands	r3, r2
 8001d28:	3b20      	subs	r3, #32
 8001d2a:	425a      	negs	r2, r3
 8001d2c:	4153      	adcs	r3, r2
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	231f      	movs	r3, #31
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2210      	movs	r2, #16
 8001d3e:	4013      	ands	r3, r2
 8001d40:	3b10      	subs	r3, #16
 8001d42:	425a      	negs	r2, r3
 8001d44:	4153      	adcs	r3, r2
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	231e      	movs	r3, #30
 8001d4a:	18fb      	adds	r3, r7, r3
 8001d4c:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d4e:	231f      	movs	r3, #31
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d104      	bne.n	8001d62 <HAL_I2C_IsDeviceReady+0x14a>
 8001d58:	231e      	movs	r3, #30
 8001d5a:	18fb      	adds	r3, r7, r3
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0bf      	beq.n	8001ce2 <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	2210      	movs	r2, #16
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	2b10      	cmp	r3, #16
 8001d6e:	d01a      	beq.n	8001da6 <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	0013      	movs	r3, r2
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2120      	movs	r1, #32
 8001d7e:	f000 f94d 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001d82:	1e03      	subs	r3, r0, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e059      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2241      	movs	r2, #65	; 0x41
 8001d96:	2120      	movs	r1, #32
 8001d98:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2240      	movs	r2, #64	; 0x40
 8001d9e:	2100      	movs	r1, #0
 8001da0:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e04b      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	0013      	movs	r3, r2
 8001db0:	2200      	movs	r2, #0
 8001db2:	2120      	movs	r1, #32
 8001db4:	f000 f932 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001db8:	1e03      	subs	r3, r0, #0
 8001dba:	d001      	beq.n	8001dc0 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e03e      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2210      	movs	r2, #16
 8001dc6:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2220      	movs	r2, #32
 8001dce:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d119      	bne.n	8001e0c <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2180      	movs	r1, #128	; 0x80
 8001de4:	01c9      	lsls	r1, r1, #7
 8001de6:	430a      	orrs	r2, r1
 8001de8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	0013      	movs	r3, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	2120      	movs	r1, #32
 8001df8:	f000 f910 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001dfc:	1e03      	subs	r3, r0, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e01c      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2220      	movs	r2, #32
 8001e0a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d900      	bls.n	8001e1c <HAL_I2C_IsDeviceReady+0x204>
 8001e1a:	e72e      	b.n	8001c7a <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2241      	movs	r2, #65	; 0x41
 8001e20:	2120      	movs	r1, #32
 8001e22:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	2220      	movs	r2, #32
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2240      	movs	r2, #64	; 0x40
 8001e34:	2100      	movs	r1, #0
 8001e36:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e000      	b.n	8001e3e <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8001e3c:	2302      	movs	r3, #2
  }
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b008      	add	sp, #32
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	02002000 	.word	0x02002000

08001e4c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af02      	add	r7, sp, #8
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	000c      	movs	r4, r1
 8001e56:	0010      	movs	r0, r2
 8001e58:	0019      	movs	r1, r3
 8001e5a:	250a      	movs	r5, #10
 8001e5c:	197b      	adds	r3, r7, r5
 8001e5e:	1c22      	adds	r2, r4, #0
 8001e60:	801a      	strh	r2, [r3, #0]
 8001e62:	2308      	movs	r3, #8
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	1c02      	adds	r2, r0, #0
 8001e68:	801a      	strh	r2, [r3, #0]
 8001e6a:	1dbb      	adds	r3, r7, #6
 8001e6c:	1c0a      	adds	r2, r1, #0
 8001e6e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001e70:	1dbb      	adds	r3, r7, #6
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	045c      	lsls	r4, r3, #17
 8001e7a:	197b      	adds	r3, r7, r5
 8001e7c:	8819      	ldrh	r1, [r3, #0]
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	4b23      	ldr	r3, [pc, #140]	; (8001f10 <I2C_RequestMemoryWrite+0xc4>)
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	0023      	movs	r3, r4
 8001e86:	f000 f9fd 	bl	8002284 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e8c:	6a39      	ldr	r1, [r7, #32]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	0018      	movs	r0, r3
 8001e92:	f000 f902 	bl	800209a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e96:	1e03      	subs	r3, r0, #0
 8001e98:	d001      	beq.n	8001e9e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e033      	b.n	8001f06 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001e9e:	1dbb      	adds	r3, r7, #6
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d107      	bne.n	8001eb6 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	629a      	str	r2, [r3, #40]	; 0x28
 8001eb4:	e019      	b.n	8001eea <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001eb6:	2308      	movs	r3, #8
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eca:	6a39      	ldr	r1, [r7, #32]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f000 f8e3 	bl	800209a <I2C_WaitOnTXISFlagUntilTimeout>
 8001ed4:	1e03      	subs	r3, r0, #0
 8001ed6:	d001      	beq.n	8001edc <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e014      	b.n	8001f06 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001edc:	2308      	movs	r3, #8
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	b2da      	uxtb	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001eea:	6a3a      	ldr	r2, [r7, #32]
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	0013      	movs	r3, r2
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2180      	movs	r1, #128	; 0x80
 8001ef8:	f000 f890 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001efc:	1e03      	subs	r3, r0, #0
 8001efe:	d001      	beq.n	8001f04 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b004      	add	sp, #16
 8001f0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	80002000 	.word	0x80002000

08001f14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001f14:	b5b0      	push	{r4, r5, r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	000c      	movs	r4, r1
 8001f1e:	0010      	movs	r0, r2
 8001f20:	0019      	movs	r1, r3
 8001f22:	250a      	movs	r5, #10
 8001f24:	197b      	adds	r3, r7, r5
 8001f26:	1c22      	adds	r2, r4, #0
 8001f28:	801a      	strh	r2, [r3, #0]
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	18fb      	adds	r3, r7, r3
 8001f2e:	1c02      	adds	r2, r0, #0
 8001f30:	801a      	strh	r2, [r3, #0]
 8001f32:	1dbb      	adds	r3, r7, #6
 8001f34:	1c0a      	adds	r2, r1, #0
 8001f36:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f38:	1dbb      	adds	r3, r7, #6
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	197b      	adds	r3, r7, r5
 8001f40:	8819      	ldrh	r1, [r3, #0]
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	4b23      	ldr	r3, [pc, #140]	; (8001fd4 <I2C_RequestMemoryRead+0xc0>)
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f000 f99b 	bl	8002284 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f50:	6a39      	ldr	r1, [r7, #32]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	0018      	movs	r0, r3
 8001f56:	f000 f8a0 	bl	800209a <I2C_WaitOnTXISFlagUntilTimeout>
 8001f5a:	1e03      	subs	r3, r0, #0
 8001f5c:	d001      	beq.n	8001f62 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e033      	b.n	8001fca <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f62:	1dbb      	adds	r3, r7, #6
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d107      	bne.n	8001f7a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f6a:	2308      	movs	r3, #8
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	629a      	str	r2, [r3, #40]	; 0x28
 8001f78:	e019      	b.n	8001fae <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f7a:	2308      	movs	r3, #8
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f8e:	6a39      	ldr	r1, [r7, #32]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	0018      	movs	r0, r3
 8001f94:	f000 f881 	bl	800209a <I2C_WaitOnTXISFlagUntilTimeout>
 8001f98:	1e03      	subs	r3, r0, #0
 8001f9a:	d001      	beq.n	8001fa0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e014      	b.n	8001fca <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fa0:	2308      	movs	r3, #8
 8001fa2:	18fb      	adds	r3, r7, r3
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001fae:	6a3a      	ldr	r2, [r7, #32]
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	0013      	movs	r3, r2
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2140      	movs	r1, #64	; 0x40
 8001fbc:	f000 f82e 	bl	800201c <I2C_WaitOnFlagUntilTimeout>
 8001fc0:	1e03      	subs	r3, r0, #0
 8001fc2:	d001      	beq.n	8001fc8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e000      	b.n	8001fca <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b004      	add	sp, #16
 8001fd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	80002000 	.word	0x80002000

08001fd8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d103      	bne.n	8001ff6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b01      	cmp	r3, #1
 8002002:	d007      	beq.n	8002014 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	699a      	ldr	r2, [r3, #24]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2101      	movs	r1, #1
 8002010:	430a      	orrs	r2, r1
 8002012:	619a      	str	r2, [r3, #24]
  }
}
 8002014:	46c0      	nop			; (mov r8, r8)
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}

0800201c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	603b      	str	r3, [r7, #0]
 8002028:	1dfb      	adds	r3, r7, #7
 800202a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800202c:	e021      	b.n	8002072 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	3301      	adds	r3, #1
 8002032:	d01e      	beq.n	8002072 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002034:	f7fe fece 	bl	8000dd4 <HAL_GetTick>
 8002038:	0002      	movs	r2, r0
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	d302      	bcc.n	800204a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d113      	bne.n	8002072 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204e:	2220      	movs	r2, #32
 8002050:	431a      	orrs	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2241      	movs	r2, #65	; 0x41
 800205a:	2120      	movs	r1, #32
 800205c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2242      	movs	r2, #66	; 0x42
 8002062:	2100      	movs	r1, #0
 8002064:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2240      	movs	r2, #64	; 0x40
 800206a:	2100      	movs	r1, #0
 800206c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e00f      	b.n	8002092 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	68ba      	ldr	r2, [r7, #8]
 800207a:	4013      	ands	r3, r2
 800207c:	68ba      	ldr	r2, [r7, #8]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	425a      	negs	r2, r3
 8002082:	4153      	adcs	r3, r2
 8002084:	b2db      	uxtb	r3, r3
 8002086:	001a      	movs	r2, r3
 8002088:	1dfb      	adds	r3, r7, #7
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d0ce      	beq.n	800202e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	0018      	movs	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	b004      	add	sp, #16
 8002098:	bd80      	pop	{r7, pc}

0800209a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b084      	sub	sp, #16
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020a6:	e02b      	b.n	8002100 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	68b9      	ldr	r1, [r7, #8]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 f86e 	bl	8002190 <I2C_IsAcknowledgeFailed>
 80020b4:	1e03      	subs	r3, r0, #0
 80020b6:	d001      	beq.n	80020bc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e029      	b.n	8002110 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	3301      	adds	r3, #1
 80020c0:	d01e      	beq.n	8002100 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020c2:	f7fe fe87 	bl	8000dd4 <HAL_GetTick>
 80020c6:	0002      	movs	r2, r0
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	68ba      	ldr	r2, [r7, #8]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d302      	bcc.n	80020d8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d113      	bne.n	8002100 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020dc:	2220      	movs	r2, #32
 80020de:	431a      	orrs	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2241      	movs	r2, #65	; 0x41
 80020e8:	2120      	movs	r1, #32
 80020ea:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2242      	movs	r2, #66	; 0x42
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2240      	movs	r2, #64	; 0x40
 80020f8:	2100      	movs	r1, #0
 80020fa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e007      	b.n	8002110 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	2202      	movs	r2, #2
 8002108:	4013      	ands	r3, r2
 800210a:	2b02      	cmp	r3, #2
 800210c:	d1cc      	bne.n	80020a8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	0018      	movs	r0, r3
 8002112:	46bd      	mov	sp, r7
 8002114:	b004      	add	sp, #16
 8002116:	bd80      	pop	{r7, pc}

08002118 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002124:	e028      	b.n	8002178 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	68b9      	ldr	r1, [r7, #8]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	0018      	movs	r0, r3
 800212e:	f000 f82f 	bl	8002190 <I2C_IsAcknowledgeFailed>
 8002132:	1e03      	subs	r3, r0, #0
 8002134:	d001      	beq.n	800213a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e026      	b.n	8002188 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800213a:	f7fe fe4b 	bl	8000dd4 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	429a      	cmp	r2, r3
 8002148:	d302      	bcc.n	8002150 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d113      	bne.n	8002178 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002154:	2220      	movs	r2, #32
 8002156:	431a      	orrs	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2241      	movs	r2, #65	; 0x41
 8002160:	2120      	movs	r1, #32
 8002162:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2242      	movs	r2, #66	; 0x42
 8002168:	2100      	movs	r1, #0
 800216a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2240      	movs	r2, #64	; 0x40
 8002170:	2100      	movs	r1, #0
 8002172:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e007      	b.n	8002188 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	2220      	movs	r2, #32
 8002180:	4013      	ands	r3, r2
 8002182:	2b20      	cmp	r3, #32
 8002184:	d1cf      	bne.n	8002126 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	0018      	movs	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	b004      	add	sp, #16
 800218e:	bd80      	pop	{r7, pc}

08002190 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2210      	movs	r2, #16
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b10      	cmp	r3, #16
 80021a8:	d164      	bne.n	8002274 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	049b      	lsls	r3, r3, #18
 80021b4:	401a      	ands	r2, r3
 80021b6:	2380      	movs	r3, #128	; 0x80
 80021b8:	049b      	lsls	r3, r3, #18
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d02b      	beq.n	8002216 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2180      	movs	r1, #128	; 0x80
 80021ca:	01c9      	lsls	r1, r1, #7
 80021cc:	430a      	orrs	r2, r1
 80021ce:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021d0:	e021      	b.n	8002216 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	3301      	adds	r3, #1
 80021d6:	d01e      	beq.n	8002216 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021d8:	f7fe fdfc 	bl	8000dd4 <HAL_GetTick>
 80021dc:	0002      	movs	r2, r0
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d302      	bcc.n	80021ee <I2C_IsAcknowledgeFailed+0x5e>
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d113      	bne.n	8002216 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	2220      	movs	r2, #32
 80021f4:	431a      	orrs	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2241      	movs	r2, #65	; 0x41
 80021fe:	2120      	movs	r1, #32
 8002200:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2242      	movs	r2, #66	; 0x42
 8002206:	2100      	movs	r1, #0
 8002208:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2240      	movs	r2, #64	; 0x40
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e02f      	b.n	8002276 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	2220      	movs	r2, #32
 800221e:	4013      	ands	r3, r2
 8002220:	2b20      	cmp	r3, #32
 8002222:	d1d6      	bne.n	80021d2 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2210      	movs	r2, #16
 800222a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2220      	movs	r2, #32
 8002232:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	0018      	movs	r0, r3
 8002238:	f7ff fece 	bl	8001fd8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	490e      	ldr	r1, [pc, #56]	; (8002280 <I2C_IsAcknowledgeFailed+0xf0>)
 8002248:	400a      	ands	r2, r1
 800224a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002250:	2204      	movs	r2, #4
 8002252:	431a      	orrs	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2241      	movs	r2, #65	; 0x41
 800225c:	2120      	movs	r1, #32
 800225e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2242      	movs	r2, #66	; 0x42
 8002264:	2100      	movs	r1, #0
 8002266:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2240      	movs	r2, #64	; 0x40
 800226c:	2100      	movs	r1, #0
 800226e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}
 800227e:	46c0      	nop			; (mov r8, r8)
 8002280:	fe00e800 	.word	0xfe00e800

08002284 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	0008      	movs	r0, r1
 800228e:	0011      	movs	r1, r2
 8002290:	607b      	str	r3, [r7, #4]
 8002292:	240a      	movs	r4, #10
 8002294:	193b      	adds	r3, r7, r4
 8002296:	1c02      	adds	r2, r0, #0
 8002298:	801a      	strh	r2, [r3, #0]
 800229a:	2009      	movs	r0, #9
 800229c:	183b      	adds	r3, r7, r0
 800229e:	1c0a      	adds	r2, r1, #0
 80022a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	6a3a      	ldr	r2, [r7, #32]
 80022aa:	0d51      	lsrs	r1, r2, #21
 80022ac:	2280      	movs	r2, #128	; 0x80
 80022ae:	00d2      	lsls	r2, r2, #3
 80022b0:	400a      	ands	r2, r1
 80022b2:	490e      	ldr	r1, [pc, #56]	; (80022ec <I2C_TransferConfig+0x68>)
 80022b4:	430a      	orrs	r2, r1
 80022b6:	43d2      	mvns	r2, r2
 80022b8:	401a      	ands	r2, r3
 80022ba:	0011      	movs	r1, r2
 80022bc:	193b      	adds	r3, r7, r4
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	059b      	lsls	r3, r3, #22
 80022c2:	0d9a      	lsrs	r2, r3, #22
 80022c4:	183b      	adds	r3, r7, r0
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	0418      	lsls	r0, r3, #16
 80022ca:	23ff      	movs	r3, #255	; 0xff
 80022cc:	041b      	lsls	r3, r3, #16
 80022ce:	4003      	ands	r3, r0
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	431a      	orrs	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	46bd      	mov	sp, r7
 80022e6:	b005      	add	sp, #20
 80022e8:	bd90      	pop	{r4, r7, pc}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	03ff63ff 	.word	0x03ff63ff

080022f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2241      	movs	r2, #65	; 0x41
 80022fe:	5c9b      	ldrb	r3, [r3, r2]
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b20      	cmp	r3, #32
 8002304:	d138      	bne.n	8002378 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2240      	movs	r2, #64	; 0x40
 800230a:	5c9b      	ldrb	r3, [r3, r2]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d101      	bne.n	8002314 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002310:	2302      	movs	r3, #2
 8002312:	e032      	b.n	800237a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2240      	movs	r2, #64	; 0x40
 8002318:	2101      	movs	r1, #1
 800231a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2241      	movs	r2, #65	; 0x41
 8002320:	2124      	movs	r1, #36	; 0x24
 8002322:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2101      	movs	r1, #1
 8002330:	438a      	bics	r2, r1
 8002332:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4911      	ldr	r1, [pc, #68]	; (8002384 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002340:	400a      	ands	r2, r1
 8002342:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6819      	ldr	r1, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2101      	movs	r1, #1
 8002360:	430a      	orrs	r2, r1
 8002362:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2241      	movs	r2, #65	; 0x41
 8002368:	2120      	movs	r1, #32
 800236a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2240      	movs	r2, #64	; 0x40
 8002370:	2100      	movs	r1, #0
 8002372:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b002      	add	sp, #8
 8002380:	bd80      	pop	{r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	ffffefff 	.word	0xffffefff

08002388 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2241      	movs	r2, #65	; 0x41
 8002396:	5c9b      	ldrb	r3, [r3, r2]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b20      	cmp	r3, #32
 800239c:	d139      	bne.n	8002412 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2240      	movs	r2, #64	; 0x40
 80023a2:	5c9b      	ldrb	r3, [r3, r2]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e033      	b.n	8002414 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	2101      	movs	r1, #1
 80023b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2241      	movs	r2, #65	; 0x41
 80023b8:	2124      	movs	r1, #36	; 0x24
 80023ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2101      	movs	r1, #1
 80023c8:	438a      	bics	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4a11      	ldr	r2, [pc, #68]	; (800241c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80023d8:	4013      	ands	r3, r2
 80023da:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	021b      	lsls	r3, r3, #8
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2101      	movs	r1, #1
 80023fa:	430a      	orrs	r2, r1
 80023fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2241      	movs	r2, #65	; 0x41
 8002402:	2120      	movs	r1, #32
 8002404:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2240      	movs	r2, #64	; 0x40
 800240a:	2100      	movs	r1, #0
 800240c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	e000      	b.n	8002414 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002412:	2302      	movs	r3, #2
  }
}
 8002414:	0018      	movs	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	b004      	add	sp, #16
 800241a:	bd80      	pop	{r7, pc}
 800241c:	fffff0ff 	.word	0xfffff0ff

08002420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e301      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2201      	movs	r2, #1
 8002438:	4013      	ands	r3, r2
 800243a:	d100      	bne.n	800243e <HAL_RCC_OscConfig+0x1e>
 800243c:	e08d      	b.n	800255a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800243e:	4bc3      	ldr	r3, [pc, #780]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	220c      	movs	r2, #12
 8002444:	4013      	ands	r3, r2
 8002446:	2b04      	cmp	r3, #4
 8002448:	d00e      	beq.n	8002468 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800244a:	4bc0      	ldr	r3, [pc, #768]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	220c      	movs	r2, #12
 8002450:	4013      	ands	r3, r2
 8002452:	2b08      	cmp	r3, #8
 8002454:	d116      	bne.n	8002484 <HAL_RCC_OscConfig+0x64>
 8002456:	4bbd      	ldr	r3, [pc, #756]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	2380      	movs	r3, #128	; 0x80
 800245c:	025b      	lsls	r3, r3, #9
 800245e:	401a      	ands	r2, r3
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	025b      	lsls	r3, r3, #9
 8002464:	429a      	cmp	r2, r3
 8002466:	d10d      	bne.n	8002484 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002468:	4bb8      	ldr	r3, [pc, #736]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	2380      	movs	r3, #128	; 0x80
 800246e:	029b      	lsls	r3, r3, #10
 8002470:	4013      	ands	r3, r2
 8002472:	d100      	bne.n	8002476 <HAL_RCC_OscConfig+0x56>
 8002474:	e070      	b.n	8002558 <HAL_RCC_OscConfig+0x138>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d000      	beq.n	8002480 <HAL_RCC_OscConfig+0x60>
 800247e:	e06b      	b.n	8002558 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e2d8      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d107      	bne.n	800249c <HAL_RCC_OscConfig+0x7c>
 800248c:	4baf      	ldr	r3, [pc, #700]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4bae      	ldr	r3, [pc, #696]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002492:	2180      	movs	r1, #128	; 0x80
 8002494:	0249      	lsls	r1, r1, #9
 8002496:	430a      	orrs	r2, r1
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e02f      	b.n	80024fc <HAL_RCC_OscConfig+0xdc>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10c      	bne.n	80024be <HAL_RCC_OscConfig+0x9e>
 80024a4:	4ba9      	ldr	r3, [pc, #676]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4ba8      	ldr	r3, [pc, #672]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024aa:	49a9      	ldr	r1, [pc, #676]	; (8002750 <HAL_RCC_OscConfig+0x330>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	4ba6      	ldr	r3, [pc, #664]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4ba5      	ldr	r3, [pc, #660]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024b6:	49a7      	ldr	r1, [pc, #668]	; (8002754 <HAL_RCC_OscConfig+0x334>)
 80024b8:	400a      	ands	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	e01e      	b.n	80024fc <HAL_RCC_OscConfig+0xdc>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b05      	cmp	r3, #5
 80024c4:	d10e      	bne.n	80024e4 <HAL_RCC_OscConfig+0xc4>
 80024c6:	4ba1      	ldr	r3, [pc, #644]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	4ba0      	ldr	r3, [pc, #640]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024cc:	2180      	movs	r1, #128	; 0x80
 80024ce:	02c9      	lsls	r1, r1, #11
 80024d0:	430a      	orrs	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	4b9d      	ldr	r3, [pc, #628]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4b9c      	ldr	r3, [pc, #624]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024da:	2180      	movs	r1, #128	; 0x80
 80024dc:	0249      	lsls	r1, r1, #9
 80024de:	430a      	orrs	r2, r1
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	e00b      	b.n	80024fc <HAL_RCC_OscConfig+0xdc>
 80024e4:	4b99      	ldr	r3, [pc, #612]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4b98      	ldr	r3, [pc, #608]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024ea:	4999      	ldr	r1, [pc, #612]	; (8002750 <HAL_RCC_OscConfig+0x330>)
 80024ec:	400a      	ands	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	4b96      	ldr	r3, [pc, #600]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	4b95      	ldr	r3, [pc, #596]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80024f6:	4997      	ldr	r1, [pc, #604]	; (8002754 <HAL_RCC_OscConfig+0x334>)
 80024f8:	400a      	ands	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d014      	beq.n	800252e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7fe fc66 	bl	8000dd4 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800250e:	f7fe fc61 	bl	8000dd4 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b64      	cmp	r3, #100	; 0x64
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e28a      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002520:	4b8a      	ldr	r3, [pc, #552]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	029b      	lsls	r3, r3, #10
 8002528:	4013      	ands	r3, r2
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0xee>
 800252c:	e015      	b.n	800255a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252e:	f7fe fc51 	bl	8000dd4 <HAL_GetTick>
 8002532:	0003      	movs	r3, r0
 8002534:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002538:	f7fe fc4c 	bl	8000dd4 <HAL_GetTick>
 800253c:	0002      	movs	r2, r0
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b64      	cmp	r3, #100	; 0x64
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e275      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254a:	4b80      	ldr	r3, [pc, #512]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	029b      	lsls	r3, r3, #10
 8002552:	4013      	ands	r3, r2
 8002554:	d1f0      	bne.n	8002538 <HAL_RCC_OscConfig+0x118>
 8002556:	e000      	b.n	800255a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002558:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2202      	movs	r2, #2
 8002560:	4013      	ands	r3, r2
 8002562:	d100      	bne.n	8002566 <HAL_RCC_OscConfig+0x146>
 8002564:	e069      	b.n	800263a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002566:	4b79      	ldr	r3, [pc, #484]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	220c      	movs	r2, #12
 800256c:	4013      	ands	r3, r2
 800256e:	d00b      	beq.n	8002588 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002570:	4b76      	ldr	r3, [pc, #472]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	220c      	movs	r2, #12
 8002576:	4013      	ands	r3, r2
 8002578:	2b08      	cmp	r3, #8
 800257a:	d11c      	bne.n	80025b6 <HAL_RCC_OscConfig+0x196>
 800257c:	4b73      	ldr	r3, [pc, #460]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	2380      	movs	r3, #128	; 0x80
 8002582:	025b      	lsls	r3, r3, #9
 8002584:	4013      	ands	r3, r2
 8002586:	d116      	bne.n	80025b6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002588:	4b70      	ldr	r3, [pc, #448]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2202      	movs	r2, #2
 800258e:	4013      	ands	r3, r2
 8002590:	d005      	beq.n	800259e <HAL_RCC_OscConfig+0x17e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d001      	beq.n	800259e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e24b      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259e:	4b6b      	ldr	r3, [pc, #428]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	22f8      	movs	r2, #248	; 0xf8
 80025a4:	4393      	bics	r3, r2
 80025a6:	0019      	movs	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	00da      	lsls	r2, r3, #3
 80025ae:	4b67      	ldr	r3, [pc, #412]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b4:	e041      	b.n	800263a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d024      	beq.n	8002608 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025be:	4b63      	ldr	r3, [pc, #396]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	4b62      	ldr	r3, [pc, #392]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025c4:	2101      	movs	r1, #1
 80025c6:	430a      	orrs	r2, r1
 80025c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ca:	f7fe fc03 	bl	8000dd4 <HAL_GetTick>
 80025ce:	0003      	movs	r3, r0
 80025d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d4:	f7fe fbfe 	bl	8000dd4 <HAL_GetTick>
 80025d8:	0002      	movs	r2, r0
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e227      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e6:	4b59      	ldr	r3, [pc, #356]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2202      	movs	r2, #2
 80025ec:	4013      	ands	r3, r2
 80025ee:	d0f1      	beq.n	80025d4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f0:	4b56      	ldr	r3, [pc, #344]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	22f8      	movs	r2, #248	; 0xf8
 80025f6:	4393      	bics	r3, r2
 80025f8:	0019      	movs	r1, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	00da      	lsls	r2, r3, #3
 8002600:	4b52      	ldr	r3, [pc, #328]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002602:	430a      	orrs	r2, r1
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	e018      	b.n	800263a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002608:	4b50      	ldr	r3, [pc, #320]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b4f      	ldr	r3, [pc, #316]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800260e:	2101      	movs	r1, #1
 8002610:	438a      	bics	r2, r1
 8002612:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fbde 	bl	8000dd4 <HAL_GetTick>
 8002618:	0003      	movs	r3, r0
 800261a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800261e:	f7fe fbd9 	bl	8000dd4 <HAL_GetTick>
 8002622:	0002      	movs	r2, r0
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e202      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002630:	4b46      	ldr	r3, [pc, #280]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2202      	movs	r2, #2
 8002636:	4013      	ands	r3, r2
 8002638:	d1f1      	bne.n	800261e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2208      	movs	r2, #8
 8002640:	4013      	ands	r3, r2
 8002642:	d036      	beq.n	80026b2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d019      	beq.n	8002680 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800264c:	4b3f      	ldr	r3, [pc, #252]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 800264e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002650:	4b3e      	ldr	r3, [pc, #248]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002652:	2101      	movs	r1, #1
 8002654:	430a      	orrs	r2, r1
 8002656:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002658:	f7fe fbbc 	bl	8000dd4 <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002662:	f7fe fbb7 	bl	8000dd4 <HAL_GetTick>
 8002666:	0002      	movs	r2, r0
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e1e0      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002674:	4b35      	ldr	r3, [pc, #212]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	2202      	movs	r2, #2
 800267a:	4013      	ands	r3, r2
 800267c:	d0f1      	beq.n	8002662 <HAL_RCC_OscConfig+0x242>
 800267e:	e018      	b.n	80026b2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002680:	4b32      	ldr	r3, [pc, #200]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002684:	4b31      	ldr	r3, [pc, #196]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002686:	2101      	movs	r1, #1
 8002688:	438a      	bics	r2, r1
 800268a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800268c:	f7fe fba2 	bl	8000dd4 <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002696:	f7fe fb9d 	bl	8000dd4 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e1c6      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a8:	4b28      	ldr	r3, [pc, #160]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	2202      	movs	r2, #2
 80026ae:	4013      	ands	r3, r2
 80026b0:	d1f1      	bne.n	8002696 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2204      	movs	r2, #4
 80026b8:	4013      	ands	r3, r2
 80026ba:	d100      	bne.n	80026be <HAL_RCC_OscConfig+0x29e>
 80026bc:	e0b4      	b.n	8002828 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026be:	201f      	movs	r0, #31
 80026c0:	183b      	adds	r3, r7, r0
 80026c2:	2200      	movs	r2, #0
 80026c4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026c6:	4b21      	ldr	r3, [pc, #132]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80026c8:	69da      	ldr	r2, [r3, #28]
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	055b      	lsls	r3, r3, #21
 80026ce:	4013      	ands	r3, r2
 80026d0:	d110      	bne.n	80026f4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d2:	4b1e      	ldr	r3, [pc, #120]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	4b1d      	ldr	r3, [pc, #116]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80026d8:	2180      	movs	r1, #128	; 0x80
 80026da:	0549      	lsls	r1, r1, #21
 80026dc:	430a      	orrs	r2, r1
 80026de:	61da      	str	r2, [r3, #28]
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 80026e2:	69da      	ldr	r2, [r3, #28]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	055b      	lsls	r3, r3, #21
 80026e8:	4013      	ands	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026ee:	183b      	adds	r3, r7, r0
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f4:	4b18      	ldr	r3, [pc, #96]	; (8002758 <HAL_RCC_OscConfig+0x338>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	2380      	movs	r3, #128	; 0x80
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4013      	ands	r3, r2
 80026fe:	d11a      	bne.n	8002736 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002700:	4b15      	ldr	r3, [pc, #84]	; (8002758 <HAL_RCC_OscConfig+0x338>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <HAL_RCC_OscConfig+0x338>)
 8002706:	2180      	movs	r1, #128	; 0x80
 8002708:	0049      	lsls	r1, r1, #1
 800270a:	430a      	orrs	r2, r1
 800270c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800270e:	f7fe fb61 	bl	8000dd4 <HAL_GetTick>
 8002712:	0003      	movs	r3, r0
 8002714:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002718:	f7fe fb5c 	bl	8000dd4 <HAL_GetTick>
 800271c:	0002      	movs	r2, r0
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b64      	cmp	r3, #100	; 0x64
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e185      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <HAL_RCC_OscConfig+0x338>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	2380      	movs	r3, #128	; 0x80
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4013      	ands	r3, r2
 8002734:	d0f0      	beq.n	8002718 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d10e      	bne.n	800275c <HAL_RCC_OscConfig+0x33c>
 800273e:	4b03      	ldr	r3, [pc, #12]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002740:	6a1a      	ldr	r2, [r3, #32]
 8002742:	4b02      	ldr	r3, [pc, #8]	; (800274c <HAL_RCC_OscConfig+0x32c>)
 8002744:	2101      	movs	r1, #1
 8002746:	430a      	orrs	r2, r1
 8002748:	621a      	str	r2, [r3, #32]
 800274a:	e035      	b.n	80027b8 <HAL_RCC_OscConfig+0x398>
 800274c:	40021000 	.word	0x40021000
 8002750:	fffeffff 	.word	0xfffeffff
 8002754:	fffbffff 	.word	0xfffbffff
 8002758:	40007000 	.word	0x40007000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10c      	bne.n	800277e <HAL_RCC_OscConfig+0x35e>
 8002764:	4bb6      	ldr	r3, [pc, #728]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002766:	6a1a      	ldr	r2, [r3, #32]
 8002768:	4bb5      	ldr	r3, [pc, #724]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800276a:	2101      	movs	r1, #1
 800276c:	438a      	bics	r2, r1
 800276e:	621a      	str	r2, [r3, #32]
 8002770:	4bb3      	ldr	r3, [pc, #716]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002772:	6a1a      	ldr	r2, [r3, #32]
 8002774:	4bb2      	ldr	r3, [pc, #712]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002776:	2104      	movs	r1, #4
 8002778:	438a      	bics	r2, r1
 800277a:	621a      	str	r2, [r3, #32]
 800277c:	e01c      	b.n	80027b8 <HAL_RCC_OscConfig+0x398>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	2b05      	cmp	r3, #5
 8002784:	d10c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x380>
 8002786:	4bae      	ldr	r3, [pc, #696]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002788:	6a1a      	ldr	r2, [r3, #32]
 800278a:	4bad      	ldr	r3, [pc, #692]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800278c:	2104      	movs	r1, #4
 800278e:	430a      	orrs	r2, r1
 8002790:	621a      	str	r2, [r3, #32]
 8002792:	4bab      	ldr	r3, [pc, #684]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002794:	6a1a      	ldr	r2, [r3, #32]
 8002796:	4baa      	ldr	r3, [pc, #680]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002798:	2101      	movs	r1, #1
 800279a:	430a      	orrs	r2, r1
 800279c:	621a      	str	r2, [r3, #32]
 800279e:	e00b      	b.n	80027b8 <HAL_RCC_OscConfig+0x398>
 80027a0:	4ba7      	ldr	r3, [pc, #668]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80027a2:	6a1a      	ldr	r2, [r3, #32]
 80027a4:	4ba6      	ldr	r3, [pc, #664]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80027a6:	2101      	movs	r1, #1
 80027a8:	438a      	bics	r2, r1
 80027aa:	621a      	str	r2, [r3, #32]
 80027ac:	4ba4      	ldr	r3, [pc, #656]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80027ae:	6a1a      	ldr	r2, [r3, #32]
 80027b0:	4ba3      	ldr	r3, [pc, #652]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80027b2:	2104      	movs	r1, #4
 80027b4:	438a      	bics	r2, r1
 80027b6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d014      	beq.n	80027ea <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c0:	f7fe fb08 	bl	8000dd4 <HAL_GetTick>
 80027c4:	0003      	movs	r3, r0
 80027c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c8:	e009      	b.n	80027de <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ca:	f7fe fb03 	bl	8000dd4 <HAL_GetTick>
 80027ce:	0002      	movs	r2, r0
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	4a9b      	ldr	r2, [pc, #620]	; (8002a44 <HAL_RCC_OscConfig+0x624>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e12b      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027de:	4b98      	ldr	r3, [pc, #608]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	2202      	movs	r2, #2
 80027e4:	4013      	ands	r3, r2
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x3aa>
 80027e8:	e013      	b.n	8002812 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ea:	f7fe faf3 	bl	8000dd4 <HAL_GetTick>
 80027ee:	0003      	movs	r3, r0
 80027f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f2:	e009      	b.n	8002808 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe faee 	bl	8000dd4 <HAL_GetTick>
 80027f8:	0002      	movs	r2, r0
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	4a91      	ldr	r2, [pc, #580]	; (8002a44 <HAL_RCC_OscConfig+0x624>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e116      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002808:	4b8d      	ldr	r3, [pc, #564]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	2202      	movs	r2, #2
 800280e:	4013      	ands	r3, r2
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002812:	231f      	movs	r3, #31
 8002814:	18fb      	adds	r3, r7, r3
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d105      	bne.n	8002828 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281c:	4b88      	ldr	r3, [pc, #544]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800281e:	69da      	ldr	r2, [r3, #28]
 8002820:	4b87      	ldr	r3, [pc, #540]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002822:	4989      	ldr	r1, [pc, #548]	; (8002a48 <HAL_RCC_OscConfig+0x628>)
 8002824:	400a      	ands	r2, r1
 8002826:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2210      	movs	r2, #16
 800282e:	4013      	ands	r3, r2
 8002830:	d063      	beq.n	80028fa <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d12a      	bne.n	8002890 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800283a:	4b81      	ldr	r3, [pc, #516]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800283c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800283e:	4b80      	ldr	r3, [pc, #512]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002840:	2104      	movs	r1, #4
 8002842:	430a      	orrs	r2, r1
 8002844:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002846:	4b7e      	ldr	r3, [pc, #504]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800284a:	4b7d      	ldr	r3, [pc, #500]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800284c:	2101      	movs	r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002852:	f7fe fabf 	bl	8000dd4 <HAL_GetTick>
 8002856:	0003      	movs	r3, r0
 8002858:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800285c:	f7fe faba 	bl	8000dd4 <HAL_GetTick>
 8002860:	0002      	movs	r2, r0
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e0e3      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800286e:	4b74      	ldr	r3, [pc, #464]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002872:	2202      	movs	r2, #2
 8002874:	4013      	ands	r3, r2
 8002876:	d0f1      	beq.n	800285c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002878:	4b71      	ldr	r3, [pc, #452]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800287a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800287c:	22f8      	movs	r2, #248	; 0xf8
 800287e:	4393      	bics	r3, r2
 8002880:	0019      	movs	r1, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	00da      	lsls	r2, r3, #3
 8002888:	4b6d      	ldr	r3, [pc, #436]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800288a:	430a      	orrs	r2, r1
 800288c:	635a      	str	r2, [r3, #52]	; 0x34
 800288e:	e034      	b.n	80028fa <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	3305      	adds	r3, #5
 8002896:	d111      	bne.n	80028bc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002898:	4b69      	ldr	r3, [pc, #420]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800289a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800289c:	4b68      	ldr	r3, [pc, #416]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800289e:	2104      	movs	r1, #4
 80028a0:	438a      	bics	r2, r1
 80028a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80028a4:	4b66      	ldr	r3, [pc, #408]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a8:	22f8      	movs	r2, #248	; 0xf8
 80028aa:	4393      	bics	r3, r2
 80028ac:	0019      	movs	r1, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	00da      	lsls	r2, r3, #3
 80028b4:	4b62      	ldr	r3, [pc, #392]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028b6:	430a      	orrs	r2, r1
 80028b8:	635a      	str	r2, [r3, #52]	; 0x34
 80028ba:	e01e      	b.n	80028fa <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028bc:	4b60      	ldr	r3, [pc, #384]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028c0:	4b5f      	ldr	r3, [pc, #380]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028c2:	2104      	movs	r1, #4
 80028c4:	430a      	orrs	r2, r1
 80028c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028c8:	4b5d      	ldr	r3, [pc, #372]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028cc:	4b5c      	ldr	r3, [pc, #368]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028ce:	2101      	movs	r1, #1
 80028d0:	438a      	bics	r2, r1
 80028d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d4:	f7fe fa7e 	bl	8000dd4 <HAL_GetTick>
 80028d8:	0003      	movs	r3, r0
 80028da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028de:	f7fe fa79 	bl	8000dd4 <HAL_GetTick>
 80028e2:	0002      	movs	r2, r0
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e0a2      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028f0:	4b53      	ldr	r3, [pc, #332]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80028f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f4:	2202      	movs	r2, #2
 80028f6:	4013      	ands	r3, r2
 80028f8:	d1f1      	bne.n	80028de <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d100      	bne.n	8002904 <HAL_RCC_OscConfig+0x4e4>
 8002902:	e097      	b.n	8002a34 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002904:	4b4e      	ldr	r3, [pc, #312]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	220c      	movs	r2, #12
 800290a:	4013      	ands	r3, r2
 800290c:	2b08      	cmp	r3, #8
 800290e:	d100      	bne.n	8002912 <HAL_RCC_OscConfig+0x4f2>
 8002910:	e06b      	b.n	80029ea <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d14c      	bne.n	80029b4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800291a:	4b49      	ldr	r3, [pc, #292]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	4b48      	ldr	r3, [pc, #288]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002920:	494a      	ldr	r1, [pc, #296]	; (8002a4c <HAL_RCC_OscConfig+0x62c>)
 8002922:	400a      	ands	r2, r1
 8002924:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7fe fa55 	bl	8000dd4 <HAL_GetTick>
 800292a:	0003      	movs	r3, r0
 800292c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002930:	f7fe fa50 	bl	8000dd4 <HAL_GetTick>
 8002934:	0002      	movs	r2, r0
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e079      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002942:	4b3f      	ldr	r3, [pc, #252]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	049b      	lsls	r3, r3, #18
 800294a:	4013      	ands	r3, r2
 800294c:	d1f0      	bne.n	8002930 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800294e:	4b3c      	ldr	r3, [pc, #240]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	220f      	movs	r2, #15
 8002954:	4393      	bics	r3, r2
 8002956:	0019      	movs	r1, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295c:	4b38      	ldr	r3, [pc, #224]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800295e:	430a      	orrs	r2, r1
 8002960:	62da      	str	r2, [r3, #44]	; 0x2c
 8002962:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	4a3a      	ldr	r2, [pc, #232]	; (8002a50 <HAL_RCC_OscConfig+0x630>)
 8002968:	4013      	ands	r3, r2
 800296a:	0019      	movs	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002974:	431a      	orrs	r2, r3
 8002976:	4b32      	ldr	r3, [pc, #200]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800297c:	4b30      	ldr	r3, [pc, #192]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b2f      	ldr	r3, [pc, #188]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 8002982:	2180      	movs	r1, #128	; 0x80
 8002984:	0449      	lsls	r1, r1, #17
 8002986:	430a      	orrs	r2, r1
 8002988:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7fe fa23 	bl	8000dd4 <HAL_GetTick>
 800298e:	0003      	movs	r3, r0
 8002990:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002994:	f7fe fa1e 	bl	8000dd4 <HAL_GetTick>
 8002998:	0002      	movs	r2, r0
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e047      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029a6:	4b26      	ldr	r3, [pc, #152]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	2380      	movs	r3, #128	; 0x80
 80029ac:	049b      	lsls	r3, r3, #18
 80029ae:	4013      	ands	r3, r2
 80029b0:	d0f0      	beq.n	8002994 <HAL_RCC_OscConfig+0x574>
 80029b2:	e03f      	b.n	8002a34 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b4:	4b22      	ldr	r3, [pc, #136]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b21      	ldr	r3, [pc, #132]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029ba:	4924      	ldr	r1, [pc, #144]	; (8002a4c <HAL_RCC_OscConfig+0x62c>)
 80029bc:	400a      	ands	r2, r1
 80029be:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c0:	f7fe fa08 	bl	8000dd4 <HAL_GetTick>
 80029c4:	0003      	movs	r3, r0
 80029c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c8:	e008      	b.n	80029dc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ca:	f7fe fa03 	bl	8000dd4 <HAL_GetTick>
 80029ce:	0002      	movs	r2, r0
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e02c      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029dc:	4b18      	ldr	r3, [pc, #96]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	2380      	movs	r3, #128	; 0x80
 80029e2:	049b      	lsls	r3, r3, #18
 80029e4:	4013      	ands	r3, r2
 80029e6:	d1f0      	bne.n	80029ca <HAL_RCC_OscConfig+0x5aa>
 80029e8:	e024      	b.n	8002a34 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e01f      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80029f6:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80029fc:	4b10      	ldr	r3, [pc, #64]	; (8002a40 <HAL_RCC_OscConfig+0x620>)
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	2380      	movs	r3, #128	; 0x80
 8002a06:	025b      	lsls	r3, r3, #9
 8002a08:	401a      	ands	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d10e      	bne.n	8002a30 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	220f      	movs	r2, #15
 8002a16:	401a      	ands	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d107      	bne.n	8002a30 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	23f0      	movs	r3, #240	; 0xf0
 8002a24:	039b      	lsls	r3, r3, #14
 8002a26:	401a      	ands	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d001      	beq.n	8002a34 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	0018      	movs	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	b008      	add	sp, #32
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	40021000 	.word	0x40021000
 8002a44:	00001388 	.word	0x00001388
 8002a48:	efffffff 	.word	0xefffffff
 8002a4c:	feffffff 	.word	0xfeffffff
 8002a50:	ffc2ffff 	.word	0xffc2ffff

08002a54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d101      	bne.n	8002a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e0b3      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a68:	4b5b      	ldr	r3, [pc, #364]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	4013      	ands	r3, r2
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d911      	bls.n	8002a9a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a76:	4b58      	ldr	r3, [pc, #352]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	4393      	bics	r3, r2
 8002a7e:	0019      	movs	r1, r3
 8002a80:	4b55      	ldr	r3, [pc, #340]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002a82:	683a      	ldr	r2, [r7, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a88:	4b53      	ldr	r3, [pc, #332]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	4013      	ands	r3, r2
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d001      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e09a      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d015      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d006      	beq.n	8002abc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002aae:	4b4b      	ldr	r3, [pc, #300]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	4b4a      	ldr	r3, [pc, #296]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002ab4:	21e0      	movs	r1, #224	; 0xe0
 8002ab6:	00c9      	lsls	r1, r1, #3
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002abc:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	22f0      	movs	r2, #240	; 0xf0
 8002ac2:	4393      	bics	r3, r2
 8002ac4:	0019      	movs	r1, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	4b44      	ldr	r3, [pc, #272]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002acc:	430a      	orrs	r2, r1
 8002ace:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d040      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	4b3e      	ldr	r3, [pc, #248]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	2380      	movs	r3, #128	; 0x80
 8002ae8:	029b      	lsls	r3, r3, #10
 8002aea:	4013      	ands	r3, r2
 8002aec:	d114      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e06e      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d107      	bne.n	8002b0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afa:	4b38      	ldr	r3, [pc, #224]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	2380      	movs	r3, #128	; 0x80
 8002b00:	049b      	lsls	r3, r3, #18
 8002b02:	4013      	ands	r3, r2
 8002b04:	d108      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e062      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b0a:	4b34      	ldr	r3, [pc, #208]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	4013      	ands	r3, r2
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e05b      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b18:	4b30      	ldr	r3, [pc, #192]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	4393      	bics	r3, r2
 8002b20:	0019      	movs	r1, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	4b2d      	ldr	r3, [pc, #180]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b2c:	f7fe f952 	bl	8000dd4 <HAL_GetTick>
 8002b30:	0003      	movs	r3, r0
 8002b32:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b34:	e009      	b.n	8002b4a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b36:	f7fe f94d 	bl	8000dd4 <HAL_GetTick>
 8002b3a:	0002      	movs	r2, r0
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	4a27      	ldr	r2, [pc, #156]	; (8002be0 <HAL_RCC_ClockConfig+0x18c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e042      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b4a:	4b24      	ldr	r3, [pc, #144]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	220c      	movs	r2, #12
 8002b50:	401a      	ands	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d1ec      	bne.n	8002b36 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b5c:	4b1e      	ldr	r3, [pc, #120]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2201      	movs	r2, #1
 8002b62:	4013      	ands	r3, r2
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d211      	bcs.n	8002b8e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6a:	4b1b      	ldr	r3, [pc, #108]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	4393      	bics	r3, r2
 8002b72:	0019      	movs	r1, r3
 8002b74:	4b18      	ldr	r3, [pc, #96]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7c:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <HAL_RCC_ClockConfig+0x184>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2201      	movs	r2, #1
 8002b82:	4013      	ands	r3, r2
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d001      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e020      	b.n	8002bd0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2204      	movs	r2, #4
 8002b94:	4013      	ands	r3, r2
 8002b96:	d009      	beq.n	8002bac <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b98:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	4a11      	ldr	r2, [pc, #68]	; (8002be4 <HAL_RCC_ClockConfig+0x190>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	0019      	movs	r1, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	4b0d      	ldr	r3, [pc, #52]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002bac:	f000 f820 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8002bb0:	0001      	movs	r1, r0
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <HAL_RCC_ClockConfig+0x188>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	091b      	lsrs	r3, r3, #4
 8002bb8:	220f      	movs	r2, #15
 8002bba:	4013      	ands	r3, r2
 8002bbc:	4a0a      	ldr	r2, [pc, #40]	; (8002be8 <HAL_RCC_ClockConfig+0x194>)
 8002bbe:	5cd3      	ldrb	r3, [r2, r3]
 8002bc0:	000a      	movs	r2, r1
 8002bc2:	40da      	lsrs	r2, r3
 8002bc4:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_RCC_ClockConfig+0x198>)
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f7fe f8bd 	bl	8000d48 <HAL_InitTick>
  
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	b004      	add	sp, #16
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	00001388 	.word	0x00001388
 8002be4:	fffff8ff 	.word	0xfffff8ff
 8002be8:	08005100 	.word	0x08005100
 8002bec:	20000000 	.word	0x20000000

08002bf0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b08f      	sub	sp, #60	; 0x3c
 8002bf4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002bf6:	2314      	movs	r3, #20
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	4a2b      	ldr	r2, [pc, #172]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bfc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bfe:	c313      	stmia	r3!, {r0, r1, r4}
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	4a29      	ldr	r2, [pc, #164]	; (8002cac <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c08:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002c0a:	c313      	stmia	r3!, {r0, r1, r4}
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c14:	2300      	movs	r3, #0
 8002c16:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c18:	2300      	movs	r3, #0
 8002c1a:	637b      	str	r3, [r7, #52]	; 0x34
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002c24:	4b22      	ldr	r3, [pc, #136]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2c:	220c      	movs	r2, #12
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b04      	cmp	r3, #4
 8002c32:	d002      	beq.n	8002c3a <HAL_RCC_GetSysClockFreq+0x4a>
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d003      	beq.n	8002c40 <HAL_RCC_GetSysClockFreq+0x50>
 8002c38:	e02d      	b.n	8002c96 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c3a:	4b1e      	ldr	r3, [pc, #120]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c3c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c3e:	e02d      	b.n	8002c9c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c42:	0c9b      	lsrs	r3, r3, #18
 8002c44:	220f      	movs	r2, #15
 8002c46:	4013      	ands	r3, r2
 8002c48:	2214      	movs	r2, #20
 8002c4a:	18ba      	adds	r2, r7, r2
 8002c4c:	5cd3      	ldrb	r3, [r2, r3]
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002c50:	4b17      	ldr	r3, [pc, #92]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	220f      	movs	r2, #15
 8002c56:	4013      	ands	r3, r2
 8002c58:	1d3a      	adds	r2, r7, #4
 8002c5a:	5cd3      	ldrb	r3, [r2, r3]
 8002c5c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002c5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c60:	2380      	movs	r3, #128	; 0x80
 8002c62:	025b      	lsls	r3, r3, #9
 8002c64:	4013      	ands	r3, r2
 8002c66:	d009      	beq.n	8002c7c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c6a:	4812      	ldr	r0, [pc, #72]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c6c:	f7fd fa56 	bl	800011c <__udivsi3>
 8002c70:	0003      	movs	r3, r0
 8002c72:	001a      	movs	r2, r3
 8002c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c76:	4353      	muls	r3, r2
 8002c78:	637b      	str	r3, [r7, #52]	; 0x34
 8002c7a:	e009      	b.n	8002c90 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002c7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c7e:	000a      	movs	r2, r1
 8002c80:	0152      	lsls	r2, r2, #5
 8002c82:	1a52      	subs	r2, r2, r1
 8002c84:	0193      	lsls	r3, r2, #6
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	185b      	adds	r3, r3, r1
 8002c8c:	021b      	lsls	r3, r3, #8
 8002c8e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c92:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c94:	e002      	b.n	8002c9c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c96:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c98:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c9a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c9e:	0018      	movs	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b00f      	add	sp, #60	; 0x3c
 8002ca4:	bd90      	pop	{r4, r7, pc}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	080050e0 	.word	0x080050e0
 8002cac:	080050f0 	.word	0x080050f0
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	007a1200 	.word	0x007a1200

08002cb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cbc:	4b02      	ldr	r3, [pc, #8]	; (8002cc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	20000000 	.word	0x20000000

08002ccc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002cd0:	f7ff fff2 	bl	8002cb8 <HAL_RCC_GetHCLKFreq>
 8002cd4:	0001      	movs	r1, r0
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	0a1b      	lsrs	r3, r3, #8
 8002cdc:	2207      	movs	r2, #7
 8002cde:	4013      	ands	r3, r2
 8002ce0:	4a04      	ldr	r2, [pc, #16]	; (8002cf4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ce2:	5cd3      	ldrb	r3, [r2, r3]
 8002ce4:	40d9      	lsrs	r1, r3
 8002ce6:	000b      	movs	r3, r1
}    
 8002ce8:	0018      	movs	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	08005110 	.word	0x08005110

08002cf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d00:	2300      	movs	r3, #0
 8002d02:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	025b      	lsls	r3, r3, #9
 8002d10:	4013      	ands	r3, r2
 8002d12:	d100      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002d14:	e08e      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002d16:	2017      	movs	r0, #23
 8002d18:	183b      	adds	r3, r7, r0
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1e:	4b57      	ldr	r3, [pc, #348]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d20:	69da      	ldr	r2, [r3, #28]
 8002d22:	2380      	movs	r3, #128	; 0x80
 8002d24:	055b      	lsls	r3, r3, #21
 8002d26:	4013      	ands	r3, r2
 8002d28:	d110      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d2a:	4b54      	ldr	r3, [pc, #336]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d30:	2180      	movs	r1, #128	; 0x80
 8002d32:	0549      	lsls	r1, r1, #21
 8002d34:	430a      	orrs	r2, r1
 8002d36:	61da      	str	r2, [r3, #28]
 8002d38:	4b50      	ldr	r3, [pc, #320]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d3a:	69da      	ldr	r2, [r3, #28]
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	055b      	lsls	r3, r3, #21
 8002d40:	4013      	ands	r3, r2
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d46:	183b      	adds	r3, r7, r0
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4c:	4b4c      	ldr	r3, [pc, #304]	; (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4013      	ands	r3, r2
 8002d56:	d11a      	bne.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d58:	4b49      	ldr	r3, [pc, #292]	; (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b48      	ldr	r3, [pc, #288]	; (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d5e:	2180      	movs	r1, #128	; 0x80
 8002d60:	0049      	lsls	r1, r1, #1
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d66:	f7fe f835 	bl	8000dd4 <HAL_GetTick>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d6e:	e008      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d70:	f7fe f830 	bl	8000dd4 <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	; 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e077      	b.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d82:	4b3f      	ldr	r3, [pc, #252]	; (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	; 0x80
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d8e:	4b3b      	ldr	r3, [pc, #236]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d90:	6a1a      	ldr	r2, [r3, #32]
 8002d92:	23c0      	movs	r3, #192	; 0xc0
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4013      	ands	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d034      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	23c0      	movs	r3, #192	; 0xc0
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4013      	ands	r3, r2
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d02c      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002db0:	4b32      	ldr	r3, [pc, #200]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4a33      	ldr	r2, [pc, #204]	; (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002dba:	4b30      	ldr	r3, [pc, #192]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dbc:	6a1a      	ldr	r2, [r3, #32]
 8002dbe:	4b2f      	ldr	r3, [pc, #188]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dc0:	2180      	movs	r1, #128	; 0x80
 8002dc2:	0249      	lsls	r1, r1, #9
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002dc8:	4b2c      	ldr	r3, [pc, #176]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dca:	6a1a      	ldr	r2, [r3, #32]
 8002dcc:	4b2b      	ldr	r3, [pc, #172]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dce:	492e      	ldr	r1, [pc, #184]	; (8002e88 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002dd0:	400a      	ands	r2, r1
 8002dd2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002dd4:	4b29      	ldr	r3, [pc, #164]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	4013      	ands	r3, r2
 8002de0:	d013      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de2:	f7fd fff7 	bl	8000dd4 <HAL_GetTick>
 8002de6:	0003      	movs	r3, r0
 8002de8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dea:	e009      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dec:	f7fd fff2 	bl	8000dd4 <HAL_GetTick>
 8002df0:	0002      	movs	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	4a25      	ldr	r2, [pc, #148]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e038      	b.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e00:	4b1e      	ldr	r3, [pc, #120]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	2202      	movs	r2, #2
 8002e06:	4013      	ands	r3, r2
 8002e08:	d0f0      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e0a:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	4a1d      	ldr	r2, [pc, #116]	; (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4b18      	ldr	r3, [pc, #96]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e1e:	2317      	movs	r3, #23
 8002e20:	18fb      	adds	r3, r7, r3
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d105      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e2a:	69da      	ldr	r2, [r3, #28]
 8002e2c:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e2e:	4918      	ldr	r1, [pc, #96]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002e30:	400a      	ands	r2, r1
 8002e32:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d009      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e3e:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	2203      	movs	r2, #3
 8002e44:	4393      	bics	r3, r2
 8002e46:	0019      	movs	r1, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	4b0b      	ldr	r3, [pc, #44]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2220      	movs	r2, #32
 8002e58:	4013      	ands	r3, r2
 8002e5a:	d009      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e5c:	4b07      	ldr	r3, [pc, #28]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e60:	2210      	movs	r2, #16
 8002e62:	4393      	bics	r3, r2
 8002e64:	0019      	movs	r1, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	4b04      	ldr	r3, [pc, #16]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	0018      	movs	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b006      	add	sp, #24
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	40007000 	.word	0x40007000
 8002e84:	fffffcff 	.word	0xfffffcff
 8002e88:	fffeffff 	.word	0xfffeffff
 8002e8c:	00001388 	.word	0x00001388
 8002e90:	efffffff 	.word	0xefffffff

08002e94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e044      	b.n	8002f30 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d107      	bne.n	8002ebe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2274      	movs	r2, #116	; 0x74
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fd fdc5 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2224      	movs	r2, #36	; 0x24
 8002ec2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2101      	movs	r1, #1
 8002ed0:	438a      	bics	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 f95e 	bl	8003198 <UART_SetConfig>
 8002edc:	0003      	movs	r3, r0
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e024      	b.n	8002f30 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f000 fa91 	bl	8003418 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	490d      	ldr	r1, [pc, #52]	; (8002f38 <HAL_UART_Init+0xa4>)
 8002f02:	400a      	ands	r2, r1
 8002f04:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2108      	movs	r1, #8
 8002f12:	438a      	bics	r2, r1
 8002f14:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2101      	movs	r1, #1
 8002f22:	430a      	orrs	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f000 fb29 	bl	8003580 <UART_CheckIdleState>
 8002f2e:	0003      	movs	r3, r0
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	fffff7ff 	.word	0xfffff7ff

08002f3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08a      	sub	sp, #40	; 0x28
 8002f40:	af02      	add	r7, sp, #8
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	603b      	str	r3, [r7, #0]
 8002f48:	1dbb      	adds	r3, r7, #6
 8002f4a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f50:	2b20      	cmp	r3, #32
 8002f52:	d000      	beq.n	8002f56 <HAL_UART_Transmit+0x1a>
 8002f54:	e096      	b.n	8003084 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <HAL_UART_Transmit+0x28>
 8002f5c:	1dbb      	adds	r3, r7, #6
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e08e      	b.n	8003086 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	015b      	lsls	r3, r3, #5
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d109      	bne.n	8002f88 <HAL_UART_Transmit+0x4c>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	4013      	ands	r3, r2
 8002f82:	d001      	beq.n	8002f88 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e07e      	b.n	8003086 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2274      	movs	r2, #116	; 0x74
 8002f8c:	5c9b      	ldrb	r3, [r3, r2]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d101      	bne.n	8002f96 <HAL_UART_Transmit+0x5a>
 8002f92:	2302      	movs	r3, #2
 8002f94:	e077      	b.n	8003086 <HAL_UART_Transmit+0x14a>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2274      	movs	r2, #116	; 0x74
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2280      	movs	r2, #128	; 0x80
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2221      	movs	r2, #33	; 0x21
 8002faa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fac:	f7fd ff12 	bl	8000dd4 <HAL_GetTick>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1dba      	adds	r2, r7, #6
 8002fb8:	2150      	movs	r1, #80	; 0x50
 8002fba:	8812      	ldrh	r2, [r2, #0]
 8002fbc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1dba      	adds	r2, r7, #6
 8002fc2:	2152      	movs	r1, #82	; 0x52
 8002fc4:	8812      	ldrh	r2, [r2, #0]
 8002fc6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	2380      	movs	r3, #128	; 0x80
 8002fce:	015b      	lsls	r3, r3, #5
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d108      	bne.n	8002fe6 <HAL_UART_Transmit+0xaa>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d104      	bne.n	8002fe6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	61bb      	str	r3, [r7, #24]
 8002fe4:	e003      	b.n	8002fee <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2274      	movs	r2, #116	; 0x74
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002ff6:	e02d      	b.n	8003054 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	0013      	movs	r3, r2
 8003002:	2200      	movs	r2, #0
 8003004:	2180      	movs	r1, #128	; 0x80
 8003006:	f000 fb03 	bl	8003610 <UART_WaitOnFlagUntilTimeout>
 800300a:	1e03      	subs	r3, r0, #0
 800300c:	d001      	beq.n	8003012 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e039      	b.n	8003086 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10b      	bne.n	8003030 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	881a      	ldrh	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	05d2      	lsls	r2, r2, #23
 8003022:	0dd2      	lsrs	r2, r2, #23
 8003024:	b292      	uxth	r2, r2
 8003026:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	3302      	adds	r3, #2
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	e008      	b.n	8003042 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	781a      	ldrb	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	b292      	uxth	r2, r2
 800303a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	3301      	adds	r3, #1
 8003040:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2252      	movs	r2, #82	; 0x52
 8003046:	5a9b      	ldrh	r3, [r3, r2]
 8003048:	b29b      	uxth	r3, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	b299      	uxth	r1, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2252      	movs	r2, #82	; 0x52
 8003052:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2252      	movs	r2, #82	; 0x52
 8003058:	5a9b      	ldrh	r3, [r3, r2]
 800305a:	b29b      	uxth	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1cb      	bne.n	8002ff8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	0013      	movs	r3, r2
 800306a:	2200      	movs	r2, #0
 800306c:	2140      	movs	r1, #64	; 0x40
 800306e:	f000 facf 	bl	8003610 <UART_WaitOnFlagUntilTimeout>
 8003072:	1e03      	subs	r3, r0, #0
 8003074:	d001      	beq.n	800307a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e005      	b.n	8003086 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	e000      	b.n	8003086 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003084:	2302      	movs	r3, #2
  }
}
 8003086:	0018      	movs	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	b008      	add	sp, #32
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b088      	sub	sp, #32
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	1dbb      	adds	r3, r7, #6
 800309a:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030a0:	2b20      	cmp	r3, #32
 80030a2:	d150      	bne.n	8003146 <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_UART_Receive_DMA+0x24>
 80030aa:	1dbb      	adds	r3, r7, #6
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e048      	b.n	8003148 <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	2380      	movs	r3, #128	; 0x80
 80030bc:	015b      	lsls	r3, r3, #5
 80030be:	429a      	cmp	r2, r3
 80030c0:	d109      	bne.n	80030d6 <HAL_UART_Receive_DMA+0x48>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d105      	bne.n	80030d6 <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	2201      	movs	r2, #1
 80030ce:	4013      	ands	r3, r2
 80030d0:	d001      	beq.n	80030d6 <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e038      	b.n	8003148 <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2274      	movs	r2, #116	; 0x74
 80030da:	5c9b      	ldrb	r3, [r3, r2]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <HAL_UART_Receive_DMA+0x56>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e031      	b.n	8003148 <HAL_UART_Receive_DMA+0xba>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2274      	movs	r2, #116	; 0x74
 80030e8:	2101      	movs	r1, #1
 80030ea:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	2380      	movs	r3, #128	; 0x80
 80030fa:	041b      	lsls	r3, r3, #16
 80030fc:	4013      	ands	r3, r2
 80030fe:	d019      	beq.n	8003134 <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003100:	f3ef 8310 	mrs	r3, PRIMASK
 8003104:	613b      	str	r3, [r7, #16]
  return(result);
 8003106:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003108:	61fb      	str	r3, [r7, #28]
 800310a:	2301      	movs	r3, #1
 800310c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f383 8810 	msr	PRIMASK, r3
}
 8003114:	46c0      	nop			; (mov r8, r8)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2180      	movs	r1, #128	; 0x80
 8003122:	04c9      	lsls	r1, r1, #19
 8003124:	430a      	orrs	r2, r1
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f383 8810 	msr	PRIMASK, r3
}
 8003132:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003134:	1dbb      	adds	r3, r7, #6
 8003136:	881a      	ldrh	r2, [r3, #0]
 8003138:	68b9      	ldr	r1, [r7, #8]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	0018      	movs	r0, r3
 800313e:	f000 fb2b 	bl	8003798 <UART_Start_Receive_DMA>
 8003142:	0003      	movs	r3, r0
 8003144:	e000      	b.n	8003148 <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003146:	2302      	movs	r3, #2
  }
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b008      	add	sp, #32
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003158:	46c0      	nop			; (mov r8, r8)
 800315a:	46bd      	mov	sp, r7
 800315c:	b002      	add	sp, #8
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003168:	46c0      	nop			; (mov r8, r8)
 800316a:	46bd      	mov	sp, r7
 800316c:	b002      	add	sp, #8
 800316e:	bd80      	pop	{r7, pc}

08003170 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003178:	46c0      	nop			; (mov r8, r8)
 800317a:	46bd      	mov	sp, r7
 800317c:	b002      	add	sp, #8
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	000a      	movs	r2, r1
 800318a:	1cbb      	adds	r3, r7, #2
 800318c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	46bd      	mov	sp, r7
 8003192:	b002      	add	sp, #8
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b088      	sub	sp, #32
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031a0:	231e      	movs	r3, #30
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2200      	movs	r2, #0
 80031a6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a8d      	ldr	r2, [pc, #564]	; (80033fc <UART_SetConfig+0x264>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	0019      	movs	r1, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4a88      	ldr	r2, [pc, #544]	; (8003400 <UART_SetConfig+0x268>)
 80031de:	4013      	ands	r3, r2
 80031e0:	0019      	movs	r1, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	4a7f      	ldr	r2, [pc, #508]	; (8003404 <UART_SetConfig+0x26c>)
 8003206:	4013      	ands	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	430a      	orrs	r2, r1
 8003212:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a7b      	ldr	r2, [pc, #492]	; (8003408 <UART_SetConfig+0x270>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d127      	bne.n	800326e <UART_SetConfig+0xd6>
 800321e:	4b7b      	ldr	r3, [pc, #492]	; (800340c <UART_SetConfig+0x274>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	2203      	movs	r2, #3
 8003224:	4013      	ands	r3, r2
 8003226:	2b03      	cmp	r3, #3
 8003228:	d00d      	beq.n	8003246 <UART_SetConfig+0xae>
 800322a:	d81b      	bhi.n	8003264 <UART_SetConfig+0xcc>
 800322c:	2b02      	cmp	r3, #2
 800322e:	d014      	beq.n	800325a <UART_SetConfig+0xc2>
 8003230:	d818      	bhi.n	8003264 <UART_SetConfig+0xcc>
 8003232:	2b00      	cmp	r3, #0
 8003234:	d002      	beq.n	800323c <UART_SetConfig+0xa4>
 8003236:	2b01      	cmp	r3, #1
 8003238:	d00a      	beq.n	8003250 <UART_SetConfig+0xb8>
 800323a:	e013      	b.n	8003264 <UART_SetConfig+0xcc>
 800323c:	231f      	movs	r3, #31
 800323e:	18fb      	adds	r3, r7, r3
 8003240:	2200      	movs	r2, #0
 8003242:	701a      	strb	r2, [r3, #0]
 8003244:	e021      	b.n	800328a <UART_SetConfig+0xf2>
 8003246:	231f      	movs	r3, #31
 8003248:	18fb      	adds	r3, r7, r3
 800324a:	2202      	movs	r2, #2
 800324c:	701a      	strb	r2, [r3, #0]
 800324e:	e01c      	b.n	800328a <UART_SetConfig+0xf2>
 8003250:	231f      	movs	r3, #31
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	2204      	movs	r2, #4
 8003256:	701a      	strb	r2, [r3, #0]
 8003258:	e017      	b.n	800328a <UART_SetConfig+0xf2>
 800325a:	231f      	movs	r3, #31
 800325c:	18fb      	adds	r3, r7, r3
 800325e:	2208      	movs	r2, #8
 8003260:	701a      	strb	r2, [r3, #0]
 8003262:	e012      	b.n	800328a <UART_SetConfig+0xf2>
 8003264:	231f      	movs	r3, #31
 8003266:	18fb      	adds	r3, r7, r3
 8003268:	2210      	movs	r2, #16
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e00d      	b.n	800328a <UART_SetConfig+0xf2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a67      	ldr	r2, [pc, #412]	; (8003410 <UART_SetConfig+0x278>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d104      	bne.n	8003282 <UART_SetConfig+0xea>
 8003278:	231f      	movs	r3, #31
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2200      	movs	r2, #0
 800327e:	701a      	strb	r2, [r3, #0]
 8003280:	e003      	b.n	800328a <UART_SetConfig+0xf2>
 8003282:	231f      	movs	r3, #31
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	2210      	movs	r2, #16
 8003288:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	021b      	lsls	r3, r3, #8
 8003292:	429a      	cmp	r2, r3
 8003294:	d15d      	bne.n	8003352 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003296:	231f      	movs	r3, #31
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b08      	cmp	r3, #8
 800329e:	d015      	beq.n	80032cc <UART_SetConfig+0x134>
 80032a0:	dc18      	bgt.n	80032d4 <UART_SetConfig+0x13c>
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d00d      	beq.n	80032c2 <UART_SetConfig+0x12a>
 80032a6:	dc15      	bgt.n	80032d4 <UART_SetConfig+0x13c>
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <UART_SetConfig+0x11a>
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d005      	beq.n	80032bc <UART_SetConfig+0x124>
 80032b0:	e010      	b.n	80032d4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032b2:	f7ff fd0b 	bl	8002ccc <HAL_RCC_GetPCLK1Freq>
 80032b6:	0003      	movs	r3, r0
 80032b8:	61bb      	str	r3, [r7, #24]
        break;
 80032ba:	e012      	b.n	80032e2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032bc:	4b55      	ldr	r3, [pc, #340]	; (8003414 <UART_SetConfig+0x27c>)
 80032be:	61bb      	str	r3, [r7, #24]
        break;
 80032c0:	e00f      	b.n	80032e2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032c2:	f7ff fc95 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 80032c6:	0003      	movs	r3, r0
 80032c8:	61bb      	str	r3, [r7, #24]
        break;
 80032ca:	e00a      	b.n	80032e2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032cc:	2380      	movs	r3, #128	; 0x80
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	61bb      	str	r3, [r7, #24]
        break;
 80032d2:	e006      	b.n	80032e2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032d8:	231e      	movs	r3, #30
 80032da:	18fb      	adds	r3, r7, r3
 80032dc:	2201      	movs	r2, #1
 80032de:	701a      	strb	r2, [r3, #0]
        break;
 80032e0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d100      	bne.n	80032ea <UART_SetConfig+0x152>
 80032e8:	e07b      	b.n	80033e2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	005a      	lsls	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	085b      	lsrs	r3, r3, #1
 80032f4:	18d2      	adds	r2, r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	0019      	movs	r1, r3
 80032fc:	0010      	movs	r0, r2
 80032fe:	f7fc ff0d 	bl	800011c <__udivsi3>
 8003302:	0003      	movs	r3, r0
 8003304:	b29b      	uxth	r3, r3
 8003306:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	2b0f      	cmp	r3, #15
 800330c:	d91c      	bls.n	8003348 <UART_SetConfig+0x1b0>
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	2380      	movs	r3, #128	; 0x80
 8003312:	025b      	lsls	r3, r3, #9
 8003314:	429a      	cmp	r2, r3
 8003316:	d217      	bcs.n	8003348 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	b29a      	uxth	r2, r3
 800331c:	200e      	movs	r0, #14
 800331e:	183b      	adds	r3, r7, r0
 8003320:	210f      	movs	r1, #15
 8003322:	438a      	bics	r2, r1
 8003324:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	085b      	lsrs	r3, r3, #1
 800332a:	b29b      	uxth	r3, r3
 800332c:	2207      	movs	r2, #7
 800332e:	4013      	ands	r3, r2
 8003330:	b299      	uxth	r1, r3
 8003332:	183b      	adds	r3, r7, r0
 8003334:	183a      	adds	r2, r7, r0
 8003336:	8812      	ldrh	r2, [r2, #0]
 8003338:	430a      	orrs	r2, r1
 800333a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	183a      	adds	r2, r7, r0
 8003342:	8812      	ldrh	r2, [r2, #0]
 8003344:	60da      	str	r2, [r3, #12]
 8003346:	e04c      	b.n	80033e2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003348:	231e      	movs	r3, #30
 800334a:	18fb      	adds	r3, r7, r3
 800334c:	2201      	movs	r2, #1
 800334e:	701a      	strb	r2, [r3, #0]
 8003350:	e047      	b.n	80033e2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003352:	231f      	movs	r3, #31
 8003354:	18fb      	adds	r3, r7, r3
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	2b08      	cmp	r3, #8
 800335a:	d015      	beq.n	8003388 <UART_SetConfig+0x1f0>
 800335c:	dc18      	bgt.n	8003390 <UART_SetConfig+0x1f8>
 800335e:	2b04      	cmp	r3, #4
 8003360:	d00d      	beq.n	800337e <UART_SetConfig+0x1e6>
 8003362:	dc15      	bgt.n	8003390 <UART_SetConfig+0x1f8>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <UART_SetConfig+0x1d6>
 8003368:	2b02      	cmp	r3, #2
 800336a:	d005      	beq.n	8003378 <UART_SetConfig+0x1e0>
 800336c:	e010      	b.n	8003390 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800336e:	f7ff fcad 	bl	8002ccc <HAL_RCC_GetPCLK1Freq>
 8003372:	0003      	movs	r3, r0
 8003374:	61bb      	str	r3, [r7, #24]
        break;
 8003376:	e012      	b.n	800339e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003378:	4b26      	ldr	r3, [pc, #152]	; (8003414 <UART_SetConfig+0x27c>)
 800337a:	61bb      	str	r3, [r7, #24]
        break;
 800337c:	e00f      	b.n	800339e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800337e:	f7ff fc37 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8003382:	0003      	movs	r3, r0
 8003384:	61bb      	str	r3, [r7, #24]
        break;
 8003386:	e00a      	b.n	800339e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003388:	2380      	movs	r3, #128	; 0x80
 800338a:	021b      	lsls	r3, r3, #8
 800338c:	61bb      	str	r3, [r7, #24]
        break;
 800338e:	e006      	b.n	800339e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003394:	231e      	movs	r3, #30
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	2201      	movs	r2, #1
 800339a:	701a      	strb	r2, [r3, #0]
        break;
 800339c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01e      	beq.n	80033e2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	085a      	lsrs	r2, r3, #1
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	18d2      	adds	r2, r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	0019      	movs	r1, r3
 80033b4:	0010      	movs	r0, r2
 80033b6:	f7fc feb1 	bl	800011c <__udivsi3>
 80033ba:	0003      	movs	r3, r0
 80033bc:	b29b      	uxth	r3, r3
 80033be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	2b0f      	cmp	r3, #15
 80033c4:	d909      	bls.n	80033da <UART_SetConfig+0x242>
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	2380      	movs	r3, #128	; 0x80
 80033ca:	025b      	lsls	r3, r3, #9
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d204      	bcs.n	80033da <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	e003      	b.n	80033e2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80033da:	231e      	movs	r3, #30
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80033ee:	231e      	movs	r3, #30
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	781b      	ldrb	r3, [r3, #0]
}
 80033f4:	0018      	movs	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b008      	add	sp, #32
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	ffff69f3 	.word	0xffff69f3
 8003400:	ffffcfff 	.word	0xffffcfff
 8003404:	fffff4ff 	.word	0xfffff4ff
 8003408:	40013800 	.word	0x40013800
 800340c:	40021000 	.word	0x40021000
 8003410:	40004400 	.word	0x40004400
 8003414:	007a1200 	.word	0x007a1200

08003418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	2201      	movs	r2, #1
 8003426:	4013      	ands	r3, r2
 8003428:	d00b      	beq.n	8003442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a4a      	ldr	r2, [pc, #296]	; (800355c <UART_AdvFeatureConfig+0x144>)
 8003432:	4013      	ands	r3, r2
 8003434:	0019      	movs	r1, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	2202      	movs	r2, #2
 8003448:	4013      	ands	r3, r2
 800344a:	d00b      	beq.n	8003464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	4a43      	ldr	r2, [pc, #268]	; (8003560 <UART_AdvFeatureConfig+0x148>)
 8003454:	4013      	ands	r3, r2
 8003456:	0019      	movs	r1, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	2204      	movs	r2, #4
 800346a:	4013      	ands	r3, r2
 800346c:	d00b      	beq.n	8003486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a3b      	ldr	r2, [pc, #236]	; (8003564 <UART_AdvFeatureConfig+0x14c>)
 8003476:	4013      	ands	r3, r2
 8003478:	0019      	movs	r1, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	2208      	movs	r2, #8
 800348c:	4013      	ands	r3, r2
 800348e:	d00b      	beq.n	80034a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	4a34      	ldr	r2, [pc, #208]	; (8003568 <UART_AdvFeatureConfig+0x150>)
 8003498:	4013      	ands	r3, r2
 800349a:	0019      	movs	r1, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	2210      	movs	r2, #16
 80034ae:	4013      	ands	r3, r2
 80034b0:	d00b      	beq.n	80034ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	4a2c      	ldr	r2, [pc, #176]	; (800356c <UART_AdvFeatureConfig+0x154>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	0019      	movs	r1, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	2220      	movs	r2, #32
 80034d0:	4013      	ands	r3, r2
 80034d2:	d00b      	beq.n	80034ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	4a25      	ldr	r2, [pc, #148]	; (8003570 <UART_AdvFeatureConfig+0x158>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	2240      	movs	r2, #64	; 0x40
 80034f2:	4013      	ands	r3, r2
 80034f4:	d01d      	beq.n	8003532 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4a1d      	ldr	r2, [pc, #116]	; (8003574 <UART_AdvFeatureConfig+0x15c>)
 80034fe:	4013      	ands	r3, r2
 8003500:	0019      	movs	r1, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	035b      	lsls	r3, r3, #13
 8003516:	429a      	cmp	r2, r3
 8003518:	d10b      	bne.n	8003532 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	4a15      	ldr	r2, [pc, #84]	; (8003578 <UART_AdvFeatureConfig+0x160>)
 8003522:	4013      	ands	r3, r2
 8003524:	0019      	movs	r1, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	2280      	movs	r2, #128	; 0x80
 8003538:	4013      	ands	r3, r2
 800353a:	d00b      	beq.n	8003554 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4a0e      	ldr	r2, [pc, #56]	; (800357c <UART_AdvFeatureConfig+0x164>)
 8003544:	4013      	ands	r3, r2
 8003546:	0019      	movs	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	605a      	str	r2, [r3, #4]
  }
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b002      	add	sp, #8
 800355a:	bd80      	pop	{r7, pc}
 800355c:	fffdffff 	.word	0xfffdffff
 8003560:	fffeffff 	.word	0xfffeffff
 8003564:	fffbffff 	.word	0xfffbffff
 8003568:	ffff7fff 	.word	0xffff7fff
 800356c:	ffffefff 	.word	0xffffefff
 8003570:	ffffdfff 	.word	0xffffdfff
 8003574:	ffefffff 	.word	0xffefffff
 8003578:	ff9fffff 	.word	0xff9fffff
 800357c:	fff7ffff 	.word	0xfff7ffff

08003580 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af02      	add	r7, sp, #8
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2280      	movs	r2, #128	; 0x80
 800358c:	2100      	movs	r1, #0
 800358e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003590:	f7fd fc20 	bl	8000dd4 <HAL_GetTick>
 8003594:	0003      	movs	r3, r0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2208      	movs	r2, #8
 80035a0:	4013      	ands	r3, r2
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d10c      	bne.n	80035c0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2280      	movs	r2, #128	; 0x80
 80035aa:	0391      	lsls	r1, r2, #14
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	4a17      	ldr	r2, [pc, #92]	; (800360c <UART_CheckIdleState+0x8c>)
 80035b0:	9200      	str	r2, [sp, #0]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f000 f82c 	bl	8003610 <UART_WaitOnFlagUntilTimeout>
 80035b8:	1e03      	subs	r3, r0, #0
 80035ba:	d001      	beq.n	80035c0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e021      	b.n	8003604 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2204      	movs	r2, #4
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d10c      	bne.n	80035e8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2280      	movs	r2, #128	; 0x80
 80035d2:	03d1      	lsls	r1, r2, #15
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	4a0d      	ldr	r2, [pc, #52]	; (800360c <UART_CheckIdleState+0x8c>)
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	2200      	movs	r2, #0
 80035dc:	f000 f818 	bl	8003610 <UART_WaitOnFlagUntilTimeout>
 80035e0:	1e03      	subs	r3, r0, #0
 80035e2:	d001      	beq.n	80035e8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e00d      	b.n	8003604 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2220      	movs	r2, #32
 80035f2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2274      	movs	r2, #116	; 0x74
 80035fe:	2100      	movs	r1, #0
 8003600:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	0018      	movs	r0, r3
 8003606:	46bd      	mov	sp, r7
 8003608:	b004      	add	sp, #16
 800360a:	bd80      	pop	{r7, pc}
 800360c:	01ffffff 	.word	0x01ffffff

08003610 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b094      	sub	sp, #80	; 0x50
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	603b      	str	r3, [r7, #0]
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003620:	e0a3      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003622:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003624:	3301      	adds	r3, #1
 8003626:	d100      	bne.n	800362a <UART_WaitOnFlagUntilTimeout+0x1a>
 8003628:	e09f      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7fd fbd3 	bl	8000dd4 <HAL_GetTick>
 800362e:	0002      	movs	r2, r0
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <UART_WaitOnFlagUntilTimeout+0x30>
 800363a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800363c:	2b00      	cmp	r3, #0
 800363e:	d13d      	bne.n	80036bc <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003640:	f3ef 8310 	mrs	r3, PRIMASK
 8003644:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003646:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003648:	647b      	str	r3, [r7, #68]	; 0x44
 800364a:	2301      	movs	r3, #1
 800364c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003650:	f383 8810 	msr	PRIMASK, r3
}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	494c      	ldr	r1, [pc, #304]	; (8003794 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003662:	400a      	ands	r2, r1
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003668:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800366a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800366c:	f383 8810 	msr	PRIMASK, r3
}
 8003670:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003672:	f3ef 8310 	mrs	r3, PRIMASK
 8003676:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367a:	643b      	str	r3, [r7, #64]	; 0x40
 800367c:	2301      	movs	r3, #1
 800367e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003682:	f383 8810 	msr	PRIMASK, r3
}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2101      	movs	r1, #1
 8003694:	438a      	bics	r2, r1
 8003696:	609a      	str	r2, [r3, #8]
 8003698:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800369a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800369e:	f383 8810 	msr	PRIMASK, r3
}
 80036a2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2220      	movs	r2, #32
 80036ae:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2274      	movs	r2, #116	; 0x74
 80036b4:	2100      	movs	r1, #0
 80036b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e067      	b.n	800378c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2204      	movs	r2, #4
 80036c4:	4013      	ands	r3, r2
 80036c6:	d050      	beq.n	800376a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	69da      	ldr	r2, [r3, #28]
 80036ce:	2380      	movs	r3, #128	; 0x80
 80036d0:	011b      	lsls	r3, r3, #4
 80036d2:	401a      	ands	r2, r3
 80036d4:	2380      	movs	r3, #128	; 0x80
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	429a      	cmp	r2, r3
 80036da:	d146      	bne.n	800376a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2280      	movs	r2, #128	; 0x80
 80036e2:	0112      	lsls	r2, r2, #4
 80036e4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036e6:	f3ef 8310 	mrs	r3, PRIMASK
 80036ea:	613b      	str	r3, [r7, #16]
  return(result);
 80036ec:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036f0:	2301      	movs	r3, #1
 80036f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f383 8810 	msr	PRIMASK, r3
}
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4923      	ldr	r1, [pc, #140]	; (8003794 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003708:	400a      	ands	r2, r1
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800370e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f383 8810 	msr	PRIMASK, r3
}
 8003716:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003718:	f3ef 8310 	mrs	r3, PRIMASK
 800371c:	61fb      	str	r3, [r7, #28]
  return(result);
 800371e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003720:	64bb      	str	r3, [r7, #72]	; 0x48
 8003722:	2301      	movs	r3, #1
 8003724:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	f383 8810 	msr	PRIMASK, r3
}
 800372c:	46c0      	nop			; (mov r8, r8)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2101      	movs	r1, #1
 800373a:	438a      	bics	r2, r1
 800373c:	609a      	str	r2, [r3, #8]
 800373e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003740:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	f383 8810 	msr	PRIMASK, r3
}
 8003748:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2220      	movs	r2, #32
 800374e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	2120      	movs	r1, #32
 800375c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2274      	movs	r2, #116	; 0x74
 8003762:	2100      	movs	r1, #0
 8003764:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e010      	b.n	800378c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	68ba      	ldr	r2, [r7, #8]
 8003772:	4013      	ands	r3, r2
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	425a      	negs	r2, r3
 800377a:	4153      	adcs	r3, r2
 800377c:	b2db      	uxtb	r3, r3
 800377e:	001a      	movs	r2, r3
 8003780:	1dfb      	adds	r3, r7, #7
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	429a      	cmp	r2, r3
 8003786:	d100      	bne.n	800378a <UART_WaitOnFlagUntilTimeout+0x17a>
 8003788:	e74b      	b.n	8003622 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	0018      	movs	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	b014      	add	sp, #80	; 0x50
 8003792:	bd80      	pop	{r7, pc}
 8003794:	fffffe5f 	.word	0xfffffe5f

08003798 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b090      	sub	sp, #64	; 0x40
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	1dbb      	adds	r3, r7, #6
 80037a4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1dba      	adds	r2, r7, #6
 80037b0:	2158      	movs	r1, #88	; 0x58
 80037b2:	8812      	ldrh	r2, [r2, #0]
 80037b4:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2280      	movs	r2, #128	; 0x80
 80037ba:	2100      	movs	r1, #0
 80037bc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2222      	movs	r2, #34	; 0x22
 80037c2:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d02b      	beq.n	8003824 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d0:	4a3f      	ldr	r2, [pc, #252]	; (80038d0 <UART_Start_Receive_DMA+0x138>)
 80037d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d8:	4a3e      	ldr	r2, [pc, #248]	; (80038d4 <UART_Start_Receive_DMA+0x13c>)
 80037da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e0:	4a3d      	ldr	r2, [pc, #244]	; (80038d8 <UART_Start_Receive_DMA+0x140>)
 80037e2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e8:	2200      	movs	r2, #0
 80037ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3324      	adds	r3, #36	; 0x24
 80037f6:	0019      	movs	r1, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fc:	001a      	movs	r2, r3
 80037fe:	1dbb      	adds	r3, r7, #6
 8003800:	881b      	ldrh	r3, [r3, #0]
 8003802:	f7fd fc17 	bl	8001034 <HAL_DMA_Start_IT>
 8003806:	1e03      	subs	r3, r0, #0
 8003808:	d00c      	beq.n	8003824 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2280      	movs	r2, #128	; 0x80
 800380e:	2110      	movs	r1, #16
 8003810:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2274      	movs	r2, #116	; 0x74
 8003816:	2100      	movs	r1, #0
 8003818:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2220      	movs	r2, #32
 800381e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e050      	b.n	80038c6 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2274      	movs	r2, #116	; 0x74
 8003828:	2100      	movs	r1, #0
 800382a:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382c:	f3ef 8310 	mrs	r3, PRIMASK
 8003830:	613b      	str	r3, [r7, #16]
  return(result);
 8003832:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003834:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003836:	2301      	movs	r3, #1
 8003838:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f383 8810 	msr	PRIMASK, r3
}
 8003840:	46c0      	nop			; (mov r8, r8)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	0049      	lsls	r1, r1, #1
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003856:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f383 8810 	msr	PRIMASK, r3
}
 800385e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003860:	f3ef 8310 	mrs	r3, PRIMASK
 8003864:	61fb      	str	r3, [r7, #28]
  return(result);
 8003866:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003868:	63bb      	str	r3, [r7, #56]	; 0x38
 800386a:	2301      	movs	r3, #1
 800386c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	f383 8810 	msr	PRIMASK, r3
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2101      	movs	r1, #1
 8003882:	430a      	orrs	r2, r1
 8003884:	609a      	str	r2, [r3, #8]
 8003886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003892:	f3ef 8310 	mrs	r3, PRIMASK
 8003896:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003898:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800389a:	637b      	str	r3, [r7, #52]	; 0x34
 800389c:	2301      	movs	r3, #1
 800389e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a2:	f383 8810 	msr	PRIMASK, r3
}
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2140      	movs	r1, #64	; 0x40
 80038b4:	430a      	orrs	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ba:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038be:	f383 8810 	msr	PRIMASK, r3
}
 80038c2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	0018      	movs	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	b010      	add	sp, #64	; 0x40
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	46c0      	nop			; (mov r8, r8)
 80038d0:	080039e9 	.word	0x080039e9
 80038d4:	08003b0d 	.word	0x08003b0d
 80038d8:	08003b49 	.word	0x08003b49

080038dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e4:	f3ef 8310 	mrs	r3, PRIMASK
 80038e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80038ea:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	2301      	movs	r3, #1
 80038f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	21c0      	movs	r1, #192	; 0xc0
 8003906:	438a      	bics	r2, r1
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	f383 8810 	msr	PRIMASK, r3
}
 8003914:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	679a      	str	r2, [r3, #120]	; 0x78
}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b006      	add	sp, #24
 8003922:	bd80      	pop	{r7, pc}

08003924 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08e      	sub	sp, #56	; 0x38
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392c:	f3ef 8310 	mrs	r3, PRIMASK
 8003930:	617b      	str	r3, [r7, #20]
  return(result);
 8003932:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003934:	637b      	str	r3, [r7, #52]	; 0x34
 8003936:	2301      	movs	r3, #1
 8003938:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	f383 8810 	msr	PRIMASK, r3
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4925      	ldr	r1, [pc, #148]	; (80039e4 <UART_EndRxTransfer+0xc0>)
 800394e:	400a      	ands	r2, r1
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003954:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	f383 8810 	msr	PRIMASK, r3
}
 800395c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800395e:	f3ef 8310 	mrs	r3, PRIMASK
 8003962:	623b      	str	r3, [r7, #32]
  return(result);
 8003964:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003966:	633b      	str	r3, [r7, #48]	; 0x30
 8003968:	2301      	movs	r3, #1
 800396a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	f383 8810 	msr	PRIMASK, r3
}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2101      	movs	r1, #1
 8003980:	438a      	bics	r2, r1
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003986:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800398a:	f383 8810 	msr	PRIMASK, r3
}
 800398e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003994:	2b01      	cmp	r3, #1
 8003996:	d118      	bne.n	80039ca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003998:	f3ef 8310 	mrs	r3, PRIMASK
 800399c:	60bb      	str	r3, [r7, #8]
  return(result);
 800399e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039a2:	2301      	movs	r3, #1
 80039a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f383 8810 	msr	PRIMASK, r3
}
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2110      	movs	r1, #16
 80039ba:	438a      	bics	r2, r1
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f383 8810 	msr	PRIMASK, r3
}
 80039c8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2220      	movs	r2, #32
 80039ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	665a      	str	r2, [r3, #100]	; 0x64
}
 80039dc:	46c0      	nop			; (mov r8, r8)
 80039de:	46bd      	mov	sp, r7
 80039e0:	b00e      	add	sp, #56	; 0x38
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	fffffedf 	.word	0xfffffedf

080039e8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b094      	sub	sp, #80	; 0x50
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	d06e      	beq.n	8003adc <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 80039fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a00:	225a      	movs	r2, #90	; 0x5a
 8003a02:	2100      	movs	r1, #0
 8003a04:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a06:	f3ef 8310 	mrs	r3, PRIMASK
 8003a0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8003a0c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a10:	2301      	movs	r3, #1
 8003a12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f383 8810 	msr	PRIMASK, r3
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4938      	ldr	r1, [pc, #224]	; (8003b08 <UART_DMAReceiveCplt+0x120>)
 8003a28:	400a      	ands	r2, r1
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a2e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	f383 8810 	msr	PRIMASK, r3
}
 8003a36:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a38:	f3ef 8310 	mrs	r3, PRIMASK
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a40:	647b      	str	r3, [r7, #68]	; 0x44
 8003a42:	2301      	movs	r3, #1
 8003a44:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a48:	f383 8810 	msr	PRIMASK, r3
}
 8003a4c:	46c0      	nop			; (mov r8, r8)
 8003a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	438a      	bics	r2, r1
 8003a5c:	609a      	str	r2, [r3, #8]
 8003a5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a64:	f383 8810 	msr	PRIMASK, r3
}
 8003a68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a72:	643b      	str	r3, [r7, #64]	; 0x40
 8003a74:	2301      	movs	r3, #1
 8003a76:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a7a:	f383 8810 	msr	PRIMASK, r3
}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2140      	movs	r1, #64	; 0x40
 8003a8c:	438a      	bics	r2, r1
 8003a8e:	609a      	str	r2, [r3, #8]
 8003a90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a96:	f383 8810 	msr	PRIMASK, r3
}
 8003a9a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d118      	bne.n	8003adc <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aaa:	f3ef 8310 	mrs	r3, PRIMASK
 8003aae:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f383 8810 	msr	PRIMASK, r3
}
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2110      	movs	r1, #16
 8003acc:	438a      	bics	r2, r1
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ad2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f383 8810 	msr	PRIMASK, r3
}
 8003ada:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003adc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d108      	bne.n	8003af6 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ae4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ae6:	2258      	movs	r2, #88	; 0x58
 8003ae8:	5a9a      	ldrh	r2, [r3, r2]
 8003aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aec:	0011      	movs	r1, r2
 8003aee:	0018      	movs	r0, r3
 8003af0:	f7ff fb46 	bl	8003180 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003af4:	e003      	b.n	8003afe <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8003af6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003af8:	0018      	movs	r0, r3
 8003afa:	f7ff fb29 	bl	8003150 <HAL_UART_RxCpltCallback>
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b014      	add	sp, #80	; 0x50
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	fffffeff 	.word	0xfffffeff

08003b0c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b18:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d10a      	bne.n	8003b38 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2258      	movs	r2, #88	; 0x58
 8003b26:	5a9b      	ldrh	r3, [r3, r2]
 8003b28:	085b      	lsrs	r3, r3, #1
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	0011      	movs	r1, r2
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7ff fb25 	bl	8003180 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b36:	e003      	b.n	8003b40 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f7ff fb10 	bl	8003160 <HAL_UART_RxHalfCpltCallback>
}
 8003b40:	46c0      	nop			; (mov r8, r8)
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b004      	add	sp, #16
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b54:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b5a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	2280      	movs	r2, #128	; 0x80
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b80      	cmp	r3, #128	; 0x80
 8003b6e:	d10a      	bne.n	8003b86 <UART_DMAError+0x3e>
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b21      	cmp	r3, #33	; 0x21
 8003b74:	d107      	bne.n	8003b86 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2252      	movs	r2, #82	; 0x52
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7ff feab 	bl	80038dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2240      	movs	r2, #64	; 0x40
 8003b8e:	4013      	ands	r3, r2
 8003b90:	2b40      	cmp	r3, #64	; 0x40
 8003b92:	d10a      	bne.n	8003baa <UART_DMAError+0x62>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2b22      	cmp	r3, #34	; 0x22
 8003b98:	d107      	bne.n	8003baa <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	225a      	movs	r2, #90	; 0x5a
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f7ff febd 	bl	8003924 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2280      	movs	r2, #128	; 0x80
 8003bae:	589b      	ldr	r3, [r3, r2]
 8003bb0:	2210      	movs	r2, #16
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2180      	movs	r1, #128	; 0x80
 8003bb8:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f7ff fad7 	bl	8003170 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b006      	add	sp, #24
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <atoi>:
 8003bca:	b510      	push	{r4, lr}
 8003bcc:	220a      	movs	r2, #10
 8003bce:	2100      	movs	r1, #0
 8003bd0:	f000 f9d6 	bl	8003f80 <strtol>
 8003bd4:	bd10      	pop	{r4, pc}
	...

08003bd8 <__errno>:
 8003bd8:	4b01      	ldr	r3, [pc, #4]	; (8003be0 <__errno+0x8>)
 8003bda:	6818      	ldr	r0, [r3, #0]
 8003bdc:	4770      	bx	lr
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	2000000c 	.word	0x2000000c

08003be4 <__libc_init_array>:
 8003be4:	b570      	push	{r4, r5, r6, lr}
 8003be6:	2600      	movs	r6, #0
 8003be8:	4d0c      	ldr	r5, [pc, #48]	; (8003c1c <__libc_init_array+0x38>)
 8003bea:	4c0d      	ldr	r4, [pc, #52]	; (8003c20 <__libc_init_array+0x3c>)
 8003bec:	1b64      	subs	r4, r4, r5
 8003bee:	10a4      	asrs	r4, r4, #2
 8003bf0:	42a6      	cmp	r6, r4
 8003bf2:	d109      	bne.n	8003c08 <__libc_init_array+0x24>
 8003bf4:	2600      	movs	r6, #0
 8003bf6:	f001 fa17 	bl	8005028 <_init>
 8003bfa:	4d0a      	ldr	r5, [pc, #40]	; (8003c24 <__libc_init_array+0x40>)
 8003bfc:	4c0a      	ldr	r4, [pc, #40]	; (8003c28 <__libc_init_array+0x44>)
 8003bfe:	1b64      	subs	r4, r4, r5
 8003c00:	10a4      	asrs	r4, r4, #2
 8003c02:	42a6      	cmp	r6, r4
 8003c04:	d105      	bne.n	8003c12 <__libc_init_array+0x2e>
 8003c06:	bd70      	pop	{r4, r5, r6, pc}
 8003c08:	00b3      	lsls	r3, r6, #2
 8003c0a:	58eb      	ldr	r3, [r5, r3]
 8003c0c:	4798      	blx	r3
 8003c0e:	3601      	adds	r6, #1
 8003c10:	e7ee      	b.n	8003bf0 <__libc_init_array+0xc>
 8003c12:	00b3      	lsls	r3, r6, #2
 8003c14:	58eb      	ldr	r3, [r5, r3]
 8003c16:	4798      	blx	r3
 8003c18:	3601      	adds	r6, #1
 8003c1a:	e7f2      	b.n	8003c02 <__libc_init_array+0x1e>
 8003c1c:	08005364 	.word	0x08005364
 8003c20:	08005364 	.word	0x08005364
 8003c24:	08005364 	.word	0x08005364
 8003c28:	08005368 	.word	0x08005368

08003c2c <memset>:
 8003c2c:	0003      	movs	r3, r0
 8003c2e:	1882      	adds	r2, r0, r2
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d100      	bne.n	8003c36 <memset+0xa>
 8003c34:	4770      	bx	lr
 8003c36:	7019      	strb	r1, [r3, #0]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	e7f9      	b.n	8003c30 <memset+0x4>

08003c3c <iprintf>:
 8003c3c:	b40f      	push	{r0, r1, r2, r3}
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <iprintf+0x30>)
 8003c40:	b513      	push	{r0, r1, r4, lr}
 8003c42:	681c      	ldr	r4, [r3, #0]
 8003c44:	2c00      	cmp	r4, #0
 8003c46:	d005      	beq.n	8003c54 <iprintf+0x18>
 8003c48:	69a3      	ldr	r3, [r4, #24]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d102      	bne.n	8003c54 <iprintf+0x18>
 8003c4e:	0020      	movs	r0, r4
 8003c50:	f000 fbbc 	bl	80043cc <__sinit>
 8003c54:	ab05      	add	r3, sp, #20
 8003c56:	0020      	movs	r0, r4
 8003c58:	9a04      	ldr	r2, [sp, #16]
 8003c5a:	68a1      	ldr	r1, [r4, #8]
 8003c5c:	9301      	str	r3, [sp, #4]
 8003c5e:	f000 fde9 	bl	8004834 <_vfiprintf_r>
 8003c62:	bc16      	pop	{r1, r2, r4}
 8003c64:	bc08      	pop	{r3}
 8003c66:	b004      	add	sp, #16
 8003c68:	4718      	bx	r3
 8003c6a:	46c0      	nop			; (mov r8, r8)
 8003c6c:	2000000c 	.word	0x2000000c

08003c70 <_puts_r>:
 8003c70:	b570      	push	{r4, r5, r6, lr}
 8003c72:	0005      	movs	r5, r0
 8003c74:	000e      	movs	r6, r1
 8003c76:	2800      	cmp	r0, #0
 8003c78:	d004      	beq.n	8003c84 <_puts_r+0x14>
 8003c7a:	6983      	ldr	r3, [r0, #24]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <_puts_r+0x14>
 8003c80:	f000 fba4 	bl	80043cc <__sinit>
 8003c84:	69ab      	ldr	r3, [r5, #24]
 8003c86:	68ac      	ldr	r4, [r5, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <_puts_r+0x22>
 8003c8c:	0028      	movs	r0, r5
 8003c8e:	f000 fb9d 	bl	80043cc <__sinit>
 8003c92:	4b2d      	ldr	r3, [pc, #180]	; (8003d48 <_puts_r+0xd8>)
 8003c94:	429c      	cmp	r4, r3
 8003c96:	d122      	bne.n	8003cde <_puts_r+0x6e>
 8003c98:	686c      	ldr	r4, [r5, #4]
 8003c9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c9c:	07db      	lsls	r3, r3, #31
 8003c9e:	d405      	bmi.n	8003cac <_puts_r+0x3c>
 8003ca0:	89a3      	ldrh	r3, [r4, #12]
 8003ca2:	059b      	lsls	r3, r3, #22
 8003ca4:	d402      	bmi.n	8003cac <_puts_r+0x3c>
 8003ca6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ca8:	f000 fc41 	bl	800452e <__retarget_lock_acquire_recursive>
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	071b      	lsls	r3, r3, #28
 8003cb0:	d502      	bpl.n	8003cb8 <_puts_r+0x48>
 8003cb2:	6923      	ldr	r3, [r4, #16]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d129      	bne.n	8003d0c <_puts_r+0x9c>
 8003cb8:	0021      	movs	r1, r4
 8003cba:	0028      	movs	r0, r5
 8003cbc:	f000 f9c2 	bl	8004044 <__swsetup_r>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d023      	beq.n	8003d0c <_puts_r+0x9c>
 8003cc4:	2501      	movs	r5, #1
 8003cc6:	426d      	negs	r5, r5
 8003cc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cca:	07db      	lsls	r3, r3, #31
 8003ccc:	d405      	bmi.n	8003cda <_puts_r+0x6a>
 8003cce:	89a3      	ldrh	r3, [r4, #12]
 8003cd0:	059b      	lsls	r3, r3, #22
 8003cd2:	d402      	bmi.n	8003cda <_puts_r+0x6a>
 8003cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cd6:	f000 fc2b 	bl	8004530 <__retarget_lock_release_recursive>
 8003cda:	0028      	movs	r0, r5
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
 8003cde:	4b1b      	ldr	r3, [pc, #108]	; (8003d4c <_puts_r+0xdc>)
 8003ce0:	429c      	cmp	r4, r3
 8003ce2:	d101      	bne.n	8003ce8 <_puts_r+0x78>
 8003ce4:	68ac      	ldr	r4, [r5, #8]
 8003ce6:	e7d8      	b.n	8003c9a <_puts_r+0x2a>
 8003ce8:	4b19      	ldr	r3, [pc, #100]	; (8003d50 <_puts_r+0xe0>)
 8003cea:	429c      	cmp	r4, r3
 8003cec:	d1d5      	bne.n	8003c9a <_puts_r+0x2a>
 8003cee:	68ec      	ldr	r4, [r5, #12]
 8003cf0:	e7d3      	b.n	8003c9a <_puts_r+0x2a>
 8003cf2:	3601      	adds	r6, #1
 8003cf4:	60a3      	str	r3, [r4, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	da04      	bge.n	8003d04 <_puts_r+0x94>
 8003cfa:	69a2      	ldr	r2, [r4, #24]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	dc16      	bgt.n	8003d2e <_puts_r+0xbe>
 8003d00:	290a      	cmp	r1, #10
 8003d02:	d014      	beq.n	8003d2e <_puts_r+0xbe>
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	6022      	str	r2, [r4, #0]
 8003d0a:	7019      	strb	r1, [r3, #0]
 8003d0c:	68a3      	ldr	r3, [r4, #8]
 8003d0e:	7831      	ldrb	r1, [r6, #0]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	2900      	cmp	r1, #0
 8003d14:	d1ed      	bne.n	8003cf2 <_puts_r+0x82>
 8003d16:	60a3      	str	r3, [r4, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	da0f      	bge.n	8003d3c <_puts_r+0xcc>
 8003d1c:	0028      	movs	r0, r5
 8003d1e:	0022      	movs	r2, r4
 8003d20:	310a      	adds	r1, #10
 8003d22:	f000 f939 	bl	8003f98 <__swbuf_r>
 8003d26:	250a      	movs	r5, #10
 8003d28:	1c43      	adds	r3, r0, #1
 8003d2a:	d1cd      	bne.n	8003cc8 <_puts_r+0x58>
 8003d2c:	e7ca      	b.n	8003cc4 <_puts_r+0x54>
 8003d2e:	0022      	movs	r2, r4
 8003d30:	0028      	movs	r0, r5
 8003d32:	f000 f931 	bl	8003f98 <__swbuf_r>
 8003d36:	1c43      	adds	r3, r0, #1
 8003d38:	d1e8      	bne.n	8003d0c <_puts_r+0x9c>
 8003d3a:	e7c3      	b.n	8003cc4 <_puts_r+0x54>
 8003d3c:	250a      	movs	r5, #10
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	6022      	str	r2, [r4, #0]
 8003d44:	701d      	strb	r5, [r3, #0]
 8003d46:	e7bf      	b.n	8003cc8 <_puts_r+0x58>
 8003d48:	080052f0 	.word	0x080052f0
 8003d4c:	08005310 	.word	0x08005310
 8003d50:	080052d0 	.word	0x080052d0

08003d54 <puts>:
 8003d54:	b510      	push	{r4, lr}
 8003d56:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <puts+0x10>)
 8003d58:	0001      	movs	r1, r0
 8003d5a:	6818      	ldr	r0, [r3, #0]
 8003d5c:	f7ff ff88 	bl	8003c70 <_puts_r>
 8003d60:	bd10      	pop	{r4, pc}
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	2000000c 	.word	0x2000000c

08003d68 <strcasecmp>:
 8003d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d6a:	0005      	movs	r5, r0
 8003d6c:	2400      	movs	r4, #0
 8003d6e:	2703      	movs	r7, #3
 8003d70:	4e09      	ldr	r6, [pc, #36]	; (8003d98 <strcasecmp+0x30>)
 8003d72:	5d2a      	ldrb	r2, [r5, r4]
 8003d74:	5cb3      	ldrb	r3, [r6, r2]
 8003d76:	403b      	ands	r3, r7
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d100      	bne.n	8003d7e <strcasecmp+0x16>
 8003d7c:	3220      	adds	r2, #32
 8003d7e:	5d0b      	ldrb	r3, [r1, r4]
 8003d80:	5cf0      	ldrb	r0, [r6, r3]
 8003d82:	4038      	ands	r0, r7
 8003d84:	2801      	cmp	r0, #1
 8003d86:	d100      	bne.n	8003d8a <strcasecmp+0x22>
 8003d88:	3320      	adds	r3, #32
 8003d8a:	1ad0      	subs	r0, r2, r3
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d102      	bne.n	8003d96 <strcasecmp+0x2e>
 8003d90:	3401      	adds	r4, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1ed      	bne.n	8003d72 <strcasecmp+0xa>
 8003d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d98:	080051cd 	.word	0x080051cd

08003d9c <strtok>:
 8003d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9e:	4b16      	ldr	r3, [pc, #88]	; (8003df8 <strtok+0x5c>)
 8003da0:	0005      	movs	r5, r0
 8003da2:	681f      	ldr	r7, [r3, #0]
 8003da4:	000e      	movs	r6, r1
 8003da6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8003da8:	2c00      	cmp	r4, #0
 8003daa:	d11d      	bne.n	8003de8 <strtok+0x4c>
 8003dac:	2050      	movs	r0, #80	; 0x50
 8003dae:	f000 fc2d 	bl	800460c <malloc>
 8003db2:	1e02      	subs	r2, r0, #0
 8003db4:	65b8      	str	r0, [r7, #88]	; 0x58
 8003db6:	d104      	bne.n	8003dc2 <strtok+0x26>
 8003db8:	2157      	movs	r1, #87	; 0x57
 8003dba:	4b10      	ldr	r3, [pc, #64]	; (8003dfc <strtok+0x60>)
 8003dbc:	4810      	ldr	r0, [pc, #64]	; (8003e00 <strtok+0x64>)
 8003dbe:	f000 f9b9 	bl	8004134 <__assert_func>
 8003dc2:	6004      	str	r4, [r0, #0]
 8003dc4:	6044      	str	r4, [r0, #4]
 8003dc6:	6084      	str	r4, [r0, #8]
 8003dc8:	60c4      	str	r4, [r0, #12]
 8003dca:	6104      	str	r4, [r0, #16]
 8003dcc:	6144      	str	r4, [r0, #20]
 8003dce:	6184      	str	r4, [r0, #24]
 8003dd0:	6284      	str	r4, [r0, #40]	; 0x28
 8003dd2:	62c4      	str	r4, [r0, #44]	; 0x2c
 8003dd4:	6304      	str	r4, [r0, #48]	; 0x30
 8003dd6:	6344      	str	r4, [r0, #52]	; 0x34
 8003dd8:	6384      	str	r4, [r0, #56]	; 0x38
 8003dda:	63c4      	str	r4, [r0, #60]	; 0x3c
 8003ddc:	6404      	str	r4, [r0, #64]	; 0x40
 8003dde:	6444      	str	r4, [r0, #68]	; 0x44
 8003de0:	6484      	str	r4, [r0, #72]	; 0x48
 8003de2:	64c4      	str	r4, [r0, #76]	; 0x4c
 8003de4:	7704      	strb	r4, [r0, #28]
 8003de6:	6244      	str	r4, [r0, #36]	; 0x24
 8003de8:	0031      	movs	r1, r6
 8003dea:	0028      	movs	r0, r5
 8003dec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003dee:	2301      	movs	r3, #1
 8003df0:	f000 f808 	bl	8003e04 <__strtok_r>
 8003df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	2000000c 	.word	0x2000000c
 8003dfc:	0800511c 	.word	0x0800511c
 8003e00:	08005133 	.word	0x08005133

08003e04 <__strtok_r>:
 8003e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d102      	bne.n	8003e10 <__strtok_r+0xc>
 8003e0a:	6810      	ldr	r0, [r2, #0]
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	d013      	beq.n	8003e38 <__strtok_r+0x34>
 8003e10:	0004      	movs	r4, r0
 8003e12:	0020      	movs	r0, r4
 8003e14:	000e      	movs	r6, r1
 8003e16:	7805      	ldrb	r5, [r0, #0]
 8003e18:	3401      	adds	r4, #1
 8003e1a:	7837      	ldrb	r7, [r6, #0]
 8003e1c:	2f00      	cmp	r7, #0
 8003e1e:	d104      	bne.n	8003e2a <__strtok_r+0x26>
 8003e20:	2d00      	cmp	r5, #0
 8003e22:	d10f      	bne.n	8003e44 <__strtok_r+0x40>
 8003e24:	0028      	movs	r0, r5
 8003e26:	6015      	str	r5, [r2, #0]
 8003e28:	e006      	b.n	8003e38 <__strtok_r+0x34>
 8003e2a:	3601      	adds	r6, #1
 8003e2c:	42bd      	cmp	r5, r7
 8003e2e:	d1f4      	bne.n	8003e1a <__strtok_r+0x16>
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1ee      	bne.n	8003e12 <__strtok_r+0xe>
 8003e34:	6014      	str	r4, [r2, #0]
 8003e36:	7003      	strb	r3, [r0, #0]
 8003e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e3a:	002f      	movs	r7, r5
 8003e3c:	e00f      	b.n	8003e5e <__strtok_r+0x5a>
 8003e3e:	3301      	adds	r3, #1
 8003e40:	2e00      	cmp	r6, #0
 8003e42:	d104      	bne.n	8003e4e <__strtok_r+0x4a>
 8003e44:	0023      	movs	r3, r4
 8003e46:	3401      	adds	r4, #1
 8003e48:	781d      	ldrb	r5, [r3, #0]
 8003e4a:	0027      	movs	r7, r4
 8003e4c:	000b      	movs	r3, r1
 8003e4e:	781e      	ldrb	r6, [r3, #0]
 8003e50:	42b5      	cmp	r5, r6
 8003e52:	d1f4      	bne.n	8003e3e <__strtok_r+0x3a>
 8003e54:	2d00      	cmp	r5, #0
 8003e56:	d0f0      	beq.n	8003e3a <__strtok_r+0x36>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	3c01      	subs	r4, #1
 8003e5c:	7023      	strb	r3, [r4, #0]
 8003e5e:	6017      	str	r7, [r2, #0]
 8003e60:	e7ea      	b.n	8003e38 <__strtok_r+0x34>
	...

08003e64 <_strtol_l.constprop.0>:
 8003e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e66:	b087      	sub	sp, #28
 8003e68:	001e      	movs	r6, r3
 8003e6a:	9005      	str	r0, [sp, #20]
 8003e6c:	9101      	str	r1, [sp, #4]
 8003e6e:	9202      	str	r2, [sp, #8]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d045      	beq.n	8003f00 <_strtol_l.constprop.0+0x9c>
 8003e74:	000b      	movs	r3, r1
 8003e76:	2e24      	cmp	r6, #36	; 0x24
 8003e78:	d842      	bhi.n	8003f00 <_strtol_l.constprop.0+0x9c>
 8003e7a:	4a3f      	ldr	r2, [pc, #252]	; (8003f78 <_strtol_l.constprop.0+0x114>)
 8003e7c:	2108      	movs	r1, #8
 8003e7e:	4694      	mov	ip, r2
 8003e80:	001a      	movs	r2, r3
 8003e82:	4660      	mov	r0, ip
 8003e84:	7814      	ldrb	r4, [r2, #0]
 8003e86:	3301      	adds	r3, #1
 8003e88:	5d00      	ldrb	r0, [r0, r4]
 8003e8a:	001d      	movs	r5, r3
 8003e8c:	0007      	movs	r7, r0
 8003e8e:	400f      	ands	r7, r1
 8003e90:	4208      	tst	r0, r1
 8003e92:	d1f5      	bne.n	8003e80 <_strtol_l.constprop.0+0x1c>
 8003e94:	2c2d      	cmp	r4, #45	; 0x2d
 8003e96:	d13a      	bne.n	8003f0e <_strtol_l.constprop.0+0xaa>
 8003e98:	2701      	movs	r7, #1
 8003e9a:	781c      	ldrb	r4, [r3, #0]
 8003e9c:	1c95      	adds	r5, r2, #2
 8003e9e:	2e00      	cmp	r6, #0
 8003ea0:	d065      	beq.n	8003f6e <_strtol_l.constprop.0+0x10a>
 8003ea2:	2e10      	cmp	r6, #16
 8003ea4:	d109      	bne.n	8003eba <_strtol_l.constprop.0+0x56>
 8003ea6:	2c30      	cmp	r4, #48	; 0x30
 8003ea8:	d107      	bne.n	8003eba <_strtol_l.constprop.0+0x56>
 8003eaa:	2220      	movs	r2, #32
 8003eac:	782b      	ldrb	r3, [r5, #0]
 8003eae:	4393      	bics	r3, r2
 8003eb0:	2b58      	cmp	r3, #88	; 0x58
 8003eb2:	d157      	bne.n	8003f64 <_strtol_l.constprop.0+0x100>
 8003eb4:	2610      	movs	r6, #16
 8003eb6:	786c      	ldrb	r4, [r5, #1]
 8003eb8:	3502      	adds	r5, #2
 8003eba:	4b30      	ldr	r3, [pc, #192]	; (8003f7c <_strtol_l.constprop.0+0x118>)
 8003ebc:	0031      	movs	r1, r6
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	9303      	str	r3, [sp, #12]
 8003ec4:	f7fc f9b0 	bl	8000228 <__aeabi_uidivmod>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	2201      	movs	r2, #1
 8003ecc:	4684      	mov	ip, r0
 8003ece:	0018      	movs	r0, r3
 8003ed0:	9104      	str	r1, [sp, #16]
 8003ed2:	4252      	negs	r2, r2
 8003ed4:	0021      	movs	r1, r4
 8003ed6:	3930      	subs	r1, #48	; 0x30
 8003ed8:	2909      	cmp	r1, #9
 8003eda:	d81d      	bhi.n	8003f18 <_strtol_l.constprop.0+0xb4>
 8003edc:	000c      	movs	r4, r1
 8003ede:	42a6      	cmp	r6, r4
 8003ee0:	dd28      	ble.n	8003f34 <_strtol_l.constprop.0+0xd0>
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	db24      	blt.n	8003f30 <_strtol_l.constprop.0+0xcc>
 8003ee6:	0013      	movs	r3, r2
 8003ee8:	4584      	cmp	ip, r0
 8003eea:	d306      	bcc.n	8003efa <_strtol_l.constprop.0+0x96>
 8003eec:	d102      	bne.n	8003ef4 <_strtol_l.constprop.0+0x90>
 8003eee:	9904      	ldr	r1, [sp, #16]
 8003ef0:	42a1      	cmp	r1, r4
 8003ef2:	db02      	blt.n	8003efa <_strtol_l.constprop.0+0x96>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	4370      	muls	r0, r6
 8003ef8:	1820      	adds	r0, r4, r0
 8003efa:	782c      	ldrb	r4, [r5, #0]
 8003efc:	3501      	adds	r5, #1
 8003efe:	e7e9      	b.n	8003ed4 <_strtol_l.constprop.0+0x70>
 8003f00:	f7ff fe6a 	bl	8003bd8 <__errno>
 8003f04:	2316      	movs	r3, #22
 8003f06:	6003      	str	r3, [r0, #0]
 8003f08:	2000      	movs	r0, #0
 8003f0a:	b007      	add	sp, #28
 8003f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f0e:	2c2b      	cmp	r4, #43	; 0x2b
 8003f10:	d1c5      	bne.n	8003e9e <_strtol_l.constprop.0+0x3a>
 8003f12:	781c      	ldrb	r4, [r3, #0]
 8003f14:	1c95      	adds	r5, r2, #2
 8003f16:	e7c2      	b.n	8003e9e <_strtol_l.constprop.0+0x3a>
 8003f18:	0021      	movs	r1, r4
 8003f1a:	3941      	subs	r1, #65	; 0x41
 8003f1c:	2919      	cmp	r1, #25
 8003f1e:	d801      	bhi.n	8003f24 <_strtol_l.constprop.0+0xc0>
 8003f20:	3c37      	subs	r4, #55	; 0x37
 8003f22:	e7dc      	b.n	8003ede <_strtol_l.constprop.0+0x7a>
 8003f24:	0021      	movs	r1, r4
 8003f26:	3961      	subs	r1, #97	; 0x61
 8003f28:	2919      	cmp	r1, #25
 8003f2a:	d803      	bhi.n	8003f34 <_strtol_l.constprop.0+0xd0>
 8003f2c:	3c57      	subs	r4, #87	; 0x57
 8003f2e:	e7d6      	b.n	8003ede <_strtol_l.constprop.0+0x7a>
 8003f30:	0013      	movs	r3, r2
 8003f32:	e7e2      	b.n	8003efa <_strtol_l.constprop.0+0x96>
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	da09      	bge.n	8003f4c <_strtol_l.constprop.0+0xe8>
 8003f38:	2322      	movs	r3, #34	; 0x22
 8003f3a:	9a05      	ldr	r2, [sp, #20]
 8003f3c:	9803      	ldr	r0, [sp, #12]
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	9b02      	ldr	r3, [sp, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0e1      	beq.n	8003f0a <_strtol_l.constprop.0+0xa6>
 8003f46:	1e6b      	subs	r3, r5, #1
 8003f48:	9301      	str	r3, [sp, #4]
 8003f4a:	e007      	b.n	8003f5c <_strtol_l.constprop.0+0xf8>
 8003f4c:	2f00      	cmp	r7, #0
 8003f4e:	d000      	beq.n	8003f52 <_strtol_l.constprop.0+0xee>
 8003f50:	4240      	negs	r0, r0
 8003f52:	9a02      	ldr	r2, [sp, #8]
 8003f54:	2a00      	cmp	r2, #0
 8003f56:	d0d8      	beq.n	8003f0a <_strtol_l.constprop.0+0xa6>
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f4      	bne.n	8003f46 <_strtol_l.constprop.0+0xe2>
 8003f5c:	9b02      	ldr	r3, [sp, #8]
 8003f5e:	9a01      	ldr	r2, [sp, #4]
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e7d2      	b.n	8003f0a <_strtol_l.constprop.0+0xa6>
 8003f64:	2430      	movs	r4, #48	; 0x30
 8003f66:	2e00      	cmp	r6, #0
 8003f68:	d1a7      	bne.n	8003eba <_strtol_l.constprop.0+0x56>
 8003f6a:	3608      	adds	r6, #8
 8003f6c:	e7a5      	b.n	8003eba <_strtol_l.constprop.0+0x56>
 8003f6e:	2c30      	cmp	r4, #48	; 0x30
 8003f70:	d09b      	beq.n	8003eaa <_strtol_l.constprop.0+0x46>
 8003f72:	260a      	movs	r6, #10
 8003f74:	e7a1      	b.n	8003eba <_strtol_l.constprop.0+0x56>
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	080051cd 	.word	0x080051cd
 8003f7c:	7fffffff 	.word	0x7fffffff

08003f80 <strtol>:
 8003f80:	b510      	push	{r4, lr}
 8003f82:	0013      	movs	r3, r2
 8003f84:	000a      	movs	r2, r1
 8003f86:	0001      	movs	r1, r0
 8003f88:	4802      	ldr	r0, [pc, #8]	; (8003f94 <strtol+0x14>)
 8003f8a:	6800      	ldr	r0, [r0, #0]
 8003f8c:	f7ff ff6a 	bl	8003e64 <_strtol_l.constprop.0>
 8003f90:	bd10      	pop	{r4, pc}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	2000000c 	.word	0x2000000c

08003f98 <__swbuf_r>:
 8003f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9a:	0005      	movs	r5, r0
 8003f9c:	000e      	movs	r6, r1
 8003f9e:	0014      	movs	r4, r2
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	d004      	beq.n	8003fae <__swbuf_r+0x16>
 8003fa4:	6983      	ldr	r3, [r0, #24]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <__swbuf_r+0x16>
 8003faa:	f000 fa0f 	bl	80043cc <__sinit>
 8003fae:	4b22      	ldr	r3, [pc, #136]	; (8004038 <__swbuf_r+0xa0>)
 8003fb0:	429c      	cmp	r4, r3
 8003fb2:	d12e      	bne.n	8004012 <__swbuf_r+0x7a>
 8003fb4:	686c      	ldr	r4, [r5, #4]
 8003fb6:	69a3      	ldr	r3, [r4, #24]
 8003fb8:	60a3      	str	r3, [r4, #8]
 8003fba:	89a3      	ldrh	r3, [r4, #12]
 8003fbc:	071b      	lsls	r3, r3, #28
 8003fbe:	d532      	bpl.n	8004026 <__swbuf_r+0x8e>
 8003fc0:	6923      	ldr	r3, [r4, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d02f      	beq.n	8004026 <__swbuf_r+0x8e>
 8003fc6:	6823      	ldr	r3, [r4, #0]
 8003fc8:	6922      	ldr	r2, [r4, #16]
 8003fca:	b2f7      	uxtb	r7, r6
 8003fcc:	1a98      	subs	r0, r3, r2
 8003fce:	6963      	ldr	r3, [r4, #20]
 8003fd0:	b2f6      	uxtb	r6, r6
 8003fd2:	4283      	cmp	r3, r0
 8003fd4:	dc05      	bgt.n	8003fe2 <__swbuf_r+0x4a>
 8003fd6:	0021      	movs	r1, r4
 8003fd8:	0028      	movs	r0, r5
 8003fda:	f000 f955 	bl	8004288 <_fflush_r>
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d127      	bne.n	8004032 <__swbuf_r+0x9a>
 8003fe2:	68a3      	ldr	r3, [r4, #8]
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	60a3      	str	r3, [r4, #8]
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	6022      	str	r2, [r4, #0]
 8003ff0:	701f      	strb	r7, [r3, #0]
 8003ff2:	6963      	ldr	r3, [r4, #20]
 8003ff4:	4283      	cmp	r3, r0
 8003ff6:	d004      	beq.n	8004002 <__swbuf_r+0x6a>
 8003ff8:	89a3      	ldrh	r3, [r4, #12]
 8003ffa:	07db      	lsls	r3, r3, #31
 8003ffc:	d507      	bpl.n	800400e <__swbuf_r+0x76>
 8003ffe:	2e0a      	cmp	r6, #10
 8004000:	d105      	bne.n	800400e <__swbuf_r+0x76>
 8004002:	0021      	movs	r1, r4
 8004004:	0028      	movs	r0, r5
 8004006:	f000 f93f 	bl	8004288 <_fflush_r>
 800400a:	2800      	cmp	r0, #0
 800400c:	d111      	bne.n	8004032 <__swbuf_r+0x9a>
 800400e:	0030      	movs	r0, r6
 8004010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004012:	4b0a      	ldr	r3, [pc, #40]	; (800403c <__swbuf_r+0xa4>)
 8004014:	429c      	cmp	r4, r3
 8004016:	d101      	bne.n	800401c <__swbuf_r+0x84>
 8004018:	68ac      	ldr	r4, [r5, #8]
 800401a:	e7cc      	b.n	8003fb6 <__swbuf_r+0x1e>
 800401c:	4b08      	ldr	r3, [pc, #32]	; (8004040 <__swbuf_r+0xa8>)
 800401e:	429c      	cmp	r4, r3
 8004020:	d1c9      	bne.n	8003fb6 <__swbuf_r+0x1e>
 8004022:	68ec      	ldr	r4, [r5, #12]
 8004024:	e7c7      	b.n	8003fb6 <__swbuf_r+0x1e>
 8004026:	0021      	movs	r1, r4
 8004028:	0028      	movs	r0, r5
 800402a:	f000 f80b 	bl	8004044 <__swsetup_r>
 800402e:	2800      	cmp	r0, #0
 8004030:	d0c9      	beq.n	8003fc6 <__swbuf_r+0x2e>
 8004032:	2601      	movs	r6, #1
 8004034:	4276      	negs	r6, r6
 8004036:	e7ea      	b.n	800400e <__swbuf_r+0x76>
 8004038:	080052f0 	.word	0x080052f0
 800403c:	08005310 	.word	0x08005310
 8004040:	080052d0 	.word	0x080052d0

08004044 <__swsetup_r>:
 8004044:	4b37      	ldr	r3, [pc, #220]	; (8004124 <__swsetup_r+0xe0>)
 8004046:	b570      	push	{r4, r5, r6, lr}
 8004048:	681d      	ldr	r5, [r3, #0]
 800404a:	0006      	movs	r6, r0
 800404c:	000c      	movs	r4, r1
 800404e:	2d00      	cmp	r5, #0
 8004050:	d005      	beq.n	800405e <__swsetup_r+0x1a>
 8004052:	69ab      	ldr	r3, [r5, #24]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d102      	bne.n	800405e <__swsetup_r+0x1a>
 8004058:	0028      	movs	r0, r5
 800405a:	f000 f9b7 	bl	80043cc <__sinit>
 800405e:	4b32      	ldr	r3, [pc, #200]	; (8004128 <__swsetup_r+0xe4>)
 8004060:	429c      	cmp	r4, r3
 8004062:	d10f      	bne.n	8004084 <__swsetup_r+0x40>
 8004064:	686c      	ldr	r4, [r5, #4]
 8004066:	230c      	movs	r3, #12
 8004068:	5ee2      	ldrsh	r2, [r4, r3]
 800406a:	b293      	uxth	r3, r2
 800406c:	0711      	lsls	r1, r2, #28
 800406e:	d42d      	bmi.n	80040cc <__swsetup_r+0x88>
 8004070:	06d9      	lsls	r1, r3, #27
 8004072:	d411      	bmi.n	8004098 <__swsetup_r+0x54>
 8004074:	2309      	movs	r3, #9
 8004076:	2001      	movs	r0, #1
 8004078:	6033      	str	r3, [r6, #0]
 800407a:	3337      	adds	r3, #55	; 0x37
 800407c:	4313      	orrs	r3, r2
 800407e:	81a3      	strh	r3, [r4, #12]
 8004080:	4240      	negs	r0, r0
 8004082:	bd70      	pop	{r4, r5, r6, pc}
 8004084:	4b29      	ldr	r3, [pc, #164]	; (800412c <__swsetup_r+0xe8>)
 8004086:	429c      	cmp	r4, r3
 8004088:	d101      	bne.n	800408e <__swsetup_r+0x4a>
 800408a:	68ac      	ldr	r4, [r5, #8]
 800408c:	e7eb      	b.n	8004066 <__swsetup_r+0x22>
 800408e:	4b28      	ldr	r3, [pc, #160]	; (8004130 <__swsetup_r+0xec>)
 8004090:	429c      	cmp	r4, r3
 8004092:	d1e8      	bne.n	8004066 <__swsetup_r+0x22>
 8004094:	68ec      	ldr	r4, [r5, #12]
 8004096:	e7e6      	b.n	8004066 <__swsetup_r+0x22>
 8004098:	075b      	lsls	r3, r3, #29
 800409a:	d513      	bpl.n	80040c4 <__swsetup_r+0x80>
 800409c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800409e:	2900      	cmp	r1, #0
 80040a0:	d008      	beq.n	80040b4 <__swsetup_r+0x70>
 80040a2:	0023      	movs	r3, r4
 80040a4:	3344      	adds	r3, #68	; 0x44
 80040a6:	4299      	cmp	r1, r3
 80040a8:	d002      	beq.n	80040b0 <__swsetup_r+0x6c>
 80040aa:	0030      	movs	r0, r6
 80040ac:	f000 fab8 	bl	8004620 <_free_r>
 80040b0:	2300      	movs	r3, #0
 80040b2:	6363      	str	r3, [r4, #52]	; 0x34
 80040b4:	2224      	movs	r2, #36	; 0x24
 80040b6:	89a3      	ldrh	r3, [r4, #12]
 80040b8:	4393      	bics	r3, r2
 80040ba:	81a3      	strh	r3, [r4, #12]
 80040bc:	2300      	movs	r3, #0
 80040be:	6063      	str	r3, [r4, #4]
 80040c0:	6923      	ldr	r3, [r4, #16]
 80040c2:	6023      	str	r3, [r4, #0]
 80040c4:	2308      	movs	r3, #8
 80040c6:	89a2      	ldrh	r2, [r4, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	81a3      	strh	r3, [r4, #12]
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10b      	bne.n	80040ea <__swsetup_r+0xa6>
 80040d2:	21a0      	movs	r1, #160	; 0xa0
 80040d4:	2280      	movs	r2, #128	; 0x80
 80040d6:	89a3      	ldrh	r3, [r4, #12]
 80040d8:	0089      	lsls	r1, r1, #2
 80040da:	0092      	lsls	r2, r2, #2
 80040dc:	400b      	ands	r3, r1
 80040de:	4293      	cmp	r3, r2
 80040e0:	d003      	beq.n	80040ea <__swsetup_r+0xa6>
 80040e2:	0021      	movs	r1, r4
 80040e4:	0030      	movs	r0, r6
 80040e6:	f000 fa4d 	bl	8004584 <__smakebuf_r>
 80040ea:	220c      	movs	r2, #12
 80040ec:	5ea3      	ldrsh	r3, [r4, r2]
 80040ee:	2001      	movs	r0, #1
 80040f0:	001a      	movs	r2, r3
 80040f2:	b299      	uxth	r1, r3
 80040f4:	4002      	ands	r2, r0
 80040f6:	4203      	tst	r3, r0
 80040f8:	d00f      	beq.n	800411a <__swsetup_r+0xd6>
 80040fa:	2200      	movs	r2, #0
 80040fc:	60a2      	str	r2, [r4, #8]
 80040fe:	6962      	ldr	r2, [r4, #20]
 8004100:	4252      	negs	r2, r2
 8004102:	61a2      	str	r2, [r4, #24]
 8004104:	2000      	movs	r0, #0
 8004106:	6922      	ldr	r2, [r4, #16]
 8004108:	4282      	cmp	r2, r0
 800410a:	d1ba      	bne.n	8004082 <__swsetup_r+0x3e>
 800410c:	060a      	lsls	r2, r1, #24
 800410e:	d5b8      	bpl.n	8004082 <__swsetup_r+0x3e>
 8004110:	2240      	movs	r2, #64	; 0x40
 8004112:	4313      	orrs	r3, r2
 8004114:	81a3      	strh	r3, [r4, #12]
 8004116:	3801      	subs	r0, #1
 8004118:	e7b3      	b.n	8004082 <__swsetup_r+0x3e>
 800411a:	0788      	lsls	r0, r1, #30
 800411c:	d400      	bmi.n	8004120 <__swsetup_r+0xdc>
 800411e:	6962      	ldr	r2, [r4, #20]
 8004120:	60a2      	str	r2, [r4, #8]
 8004122:	e7ef      	b.n	8004104 <__swsetup_r+0xc0>
 8004124:	2000000c 	.word	0x2000000c
 8004128:	080052f0 	.word	0x080052f0
 800412c:	08005310 	.word	0x08005310
 8004130:	080052d0 	.word	0x080052d0

08004134 <__assert_func>:
 8004134:	b530      	push	{r4, r5, lr}
 8004136:	0014      	movs	r4, r2
 8004138:	001a      	movs	r2, r3
 800413a:	4b09      	ldr	r3, [pc, #36]	; (8004160 <__assert_func+0x2c>)
 800413c:	0005      	movs	r5, r0
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	b085      	sub	sp, #20
 8004142:	68d8      	ldr	r0, [r3, #12]
 8004144:	4b07      	ldr	r3, [pc, #28]	; (8004164 <__assert_func+0x30>)
 8004146:	2c00      	cmp	r4, #0
 8004148:	d101      	bne.n	800414e <__assert_func+0x1a>
 800414a:	4b07      	ldr	r3, [pc, #28]	; (8004168 <__assert_func+0x34>)
 800414c:	001c      	movs	r4, r3
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	9100      	str	r1, [sp, #0]
 8004152:	002b      	movs	r3, r5
 8004154:	4905      	ldr	r1, [pc, #20]	; (800416c <__assert_func+0x38>)
 8004156:	9402      	str	r4, [sp, #8]
 8004158:	f000 f9b8 	bl	80044cc <fiprintf>
 800415c:	f000 fe98 	bl	8004e90 <abort>
 8004160:	2000000c 	.word	0x2000000c
 8004164:	08005190 	.word	0x08005190
 8004168:	080051cb 	.word	0x080051cb
 800416c:	0800519d 	.word	0x0800519d

08004170 <__sflush_r>:
 8004170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004172:	898b      	ldrh	r3, [r1, #12]
 8004174:	0005      	movs	r5, r0
 8004176:	000c      	movs	r4, r1
 8004178:	071a      	lsls	r2, r3, #28
 800417a:	d45f      	bmi.n	800423c <__sflush_r+0xcc>
 800417c:	684a      	ldr	r2, [r1, #4]
 800417e:	2a00      	cmp	r2, #0
 8004180:	dc04      	bgt.n	800418c <__sflush_r+0x1c>
 8004182:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004184:	2a00      	cmp	r2, #0
 8004186:	dc01      	bgt.n	800418c <__sflush_r+0x1c>
 8004188:	2000      	movs	r0, #0
 800418a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800418c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800418e:	2f00      	cmp	r7, #0
 8004190:	d0fa      	beq.n	8004188 <__sflush_r+0x18>
 8004192:	2200      	movs	r2, #0
 8004194:	2180      	movs	r1, #128	; 0x80
 8004196:	682e      	ldr	r6, [r5, #0]
 8004198:	602a      	str	r2, [r5, #0]
 800419a:	001a      	movs	r2, r3
 800419c:	0149      	lsls	r1, r1, #5
 800419e:	400a      	ands	r2, r1
 80041a0:	420b      	tst	r3, r1
 80041a2:	d034      	beq.n	800420e <__sflush_r+0x9e>
 80041a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041a6:	89a3      	ldrh	r3, [r4, #12]
 80041a8:	075b      	lsls	r3, r3, #29
 80041aa:	d506      	bpl.n	80041ba <__sflush_r+0x4a>
 80041ac:	6863      	ldr	r3, [r4, #4]
 80041ae:	1ac0      	subs	r0, r0, r3
 80041b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <__sflush_r+0x4a>
 80041b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041b8:	1ac0      	subs	r0, r0, r3
 80041ba:	0002      	movs	r2, r0
 80041bc:	6a21      	ldr	r1, [r4, #32]
 80041be:	2300      	movs	r3, #0
 80041c0:	0028      	movs	r0, r5
 80041c2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80041c4:	47b8      	blx	r7
 80041c6:	89a1      	ldrh	r1, [r4, #12]
 80041c8:	1c43      	adds	r3, r0, #1
 80041ca:	d106      	bne.n	80041da <__sflush_r+0x6a>
 80041cc:	682b      	ldr	r3, [r5, #0]
 80041ce:	2b1d      	cmp	r3, #29
 80041d0:	d831      	bhi.n	8004236 <__sflush_r+0xc6>
 80041d2:	4a2c      	ldr	r2, [pc, #176]	; (8004284 <__sflush_r+0x114>)
 80041d4:	40da      	lsrs	r2, r3
 80041d6:	07d3      	lsls	r3, r2, #31
 80041d8:	d52d      	bpl.n	8004236 <__sflush_r+0xc6>
 80041da:	2300      	movs	r3, #0
 80041dc:	6063      	str	r3, [r4, #4]
 80041de:	6923      	ldr	r3, [r4, #16]
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	04cb      	lsls	r3, r1, #19
 80041e4:	d505      	bpl.n	80041f2 <__sflush_r+0x82>
 80041e6:	1c43      	adds	r3, r0, #1
 80041e8:	d102      	bne.n	80041f0 <__sflush_r+0x80>
 80041ea:	682b      	ldr	r3, [r5, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d100      	bne.n	80041f2 <__sflush_r+0x82>
 80041f0:	6560      	str	r0, [r4, #84]	; 0x54
 80041f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041f4:	602e      	str	r6, [r5, #0]
 80041f6:	2900      	cmp	r1, #0
 80041f8:	d0c6      	beq.n	8004188 <__sflush_r+0x18>
 80041fa:	0023      	movs	r3, r4
 80041fc:	3344      	adds	r3, #68	; 0x44
 80041fe:	4299      	cmp	r1, r3
 8004200:	d002      	beq.n	8004208 <__sflush_r+0x98>
 8004202:	0028      	movs	r0, r5
 8004204:	f000 fa0c 	bl	8004620 <_free_r>
 8004208:	2000      	movs	r0, #0
 800420a:	6360      	str	r0, [r4, #52]	; 0x34
 800420c:	e7bd      	b.n	800418a <__sflush_r+0x1a>
 800420e:	2301      	movs	r3, #1
 8004210:	0028      	movs	r0, r5
 8004212:	6a21      	ldr	r1, [r4, #32]
 8004214:	47b8      	blx	r7
 8004216:	1c43      	adds	r3, r0, #1
 8004218:	d1c5      	bne.n	80041a6 <__sflush_r+0x36>
 800421a:	682b      	ldr	r3, [r5, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0c2      	beq.n	80041a6 <__sflush_r+0x36>
 8004220:	2b1d      	cmp	r3, #29
 8004222:	d001      	beq.n	8004228 <__sflush_r+0xb8>
 8004224:	2b16      	cmp	r3, #22
 8004226:	d101      	bne.n	800422c <__sflush_r+0xbc>
 8004228:	602e      	str	r6, [r5, #0]
 800422a:	e7ad      	b.n	8004188 <__sflush_r+0x18>
 800422c:	2340      	movs	r3, #64	; 0x40
 800422e:	89a2      	ldrh	r2, [r4, #12]
 8004230:	4313      	orrs	r3, r2
 8004232:	81a3      	strh	r3, [r4, #12]
 8004234:	e7a9      	b.n	800418a <__sflush_r+0x1a>
 8004236:	2340      	movs	r3, #64	; 0x40
 8004238:	430b      	orrs	r3, r1
 800423a:	e7fa      	b.n	8004232 <__sflush_r+0xc2>
 800423c:	690f      	ldr	r7, [r1, #16]
 800423e:	2f00      	cmp	r7, #0
 8004240:	d0a2      	beq.n	8004188 <__sflush_r+0x18>
 8004242:	680a      	ldr	r2, [r1, #0]
 8004244:	600f      	str	r7, [r1, #0]
 8004246:	1bd2      	subs	r2, r2, r7
 8004248:	9201      	str	r2, [sp, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	079b      	lsls	r3, r3, #30
 800424e:	d100      	bne.n	8004252 <__sflush_r+0xe2>
 8004250:	694a      	ldr	r2, [r1, #20]
 8004252:	60a2      	str	r2, [r4, #8]
 8004254:	9b01      	ldr	r3, [sp, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	dc00      	bgt.n	800425c <__sflush_r+0xec>
 800425a:	e795      	b.n	8004188 <__sflush_r+0x18>
 800425c:	003a      	movs	r2, r7
 800425e:	0028      	movs	r0, r5
 8004260:	9b01      	ldr	r3, [sp, #4]
 8004262:	6a21      	ldr	r1, [r4, #32]
 8004264:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004266:	47b0      	blx	r6
 8004268:	2800      	cmp	r0, #0
 800426a:	dc06      	bgt.n	800427a <__sflush_r+0x10a>
 800426c:	2340      	movs	r3, #64	; 0x40
 800426e:	2001      	movs	r0, #1
 8004270:	89a2      	ldrh	r2, [r4, #12]
 8004272:	4240      	negs	r0, r0
 8004274:	4313      	orrs	r3, r2
 8004276:	81a3      	strh	r3, [r4, #12]
 8004278:	e787      	b.n	800418a <__sflush_r+0x1a>
 800427a:	9b01      	ldr	r3, [sp, #4]
 800427c:	183f      	adds	r7, r7, r0
 800427e:	1a1b      	subs	r3, r3, r0
 8004280:	9301      	str	r3, [sp, #4]
 8004282:	e7e7      	b.n	8004254 <__sflush_r+0xe4>
 8004284:	20400001 	.word	0x20400001

08004288 <_fflush_r>:
 8004288:	690b      	ldr	r3, [r1, #16]
 800428a:	b570      	push	{r4, r5, r6, lr}
 800428c:	0005      	movs	r5, r0
 800428e:	000c      	movs	r4, r1
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <_fflush_r+0x12>
 8004294:	2500      	movs	r5, #0
 8004296:	0028      	movs	r0, r5
 8004298:	bd70      	pop	{r4, r5, r6, pc}
 800429a:	2800      	cmp	r0, #0
 800429c:	d004      	beq.n	80042a8 <_fflush_r+0x20>
 800429e:	6983      	ldr	r3, [r0, #24]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <_fflush_r+0x20>
 80042a4:	f000 f892 	bl	80043cc <__sinit>
 80042a8:	4b14      	ldr	r3, [pc, #80]	; (80042fc <_fflush_r+0x74>)
 80042aa:	429c      	cmp	r4, r3
 80042ac:	d11b      	bne.n	80042e6 <_fflush_r+0x5e>
 80042ae:	686c      	ldr	r4, [r5, #4]
 80042b0:	220c      	movs	r2, #12
 80042b2:	5ea3      	ldrsh	r3, [r4, r2]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0ed      	beq.n	8004294 <_fflush_r+0xc>
 80042b8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80042ba:	07d2      	lsls	r2, r2, #31
 80042bc:	d404      	bmi.n	80042c8 <_fflush_r+0x40>
 80042be:	059b      	lsls	r3, r3, #22
 80042c0:	d402      	bmi.n	80042c8 <_fflush_r+0x40>
 80042c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042c4:	f000 f933 	bl	800452e <__retarget_lock_acquire_recursive>
 80042c8:	0028      	movs	r0, r5
 80042ca:	0021      	movs	r1, r4
 80042cc:	f7ff ff50 	bl	8004170 <__sflush_r>
 80042d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042d2:	0005      	movs	r5, r0
 80042d4:	07db      	lsls	r3, r3, #31
 80042d6:	d4de      	bmi.n	8004296 <_fflush_r+0xe>
 80042d8:	89a3      	ldrh	r3, [r4, #12]
 80042da:	059b      	lsls	r3, r3, #22
 80042dc:	d4db      	bmi.n	8004296 <_fflush_r+0xe>
 80042de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042e0:	f000 f926 	bl	8004530 <__retarget_lock_release_recursive>
 80042e4:	e7d7      	b.n	8004296 <_fflush_r+0xe>
 80042e6:	4b06      	ldr	r3, [pc, #24]	; (8004300 <_fflush_r+0x78>)
 80042e8:	429c      	cmp	r4, r3
 80042ea:	d101      	bne.n	80042f0 <_fflush_r+0x68>
 80042ec:	68ac      	ldr	r4, [r5, #8]
 80042ee:	e7df      	b.n	80042b0 <_fflush_r+0x28>
 80042f0:	4b04      	ldr	r3, [pc, #16]	; (8004304 <_fflush_r+0x7c>)
 80042f2:	429c      	cmp	r4, r3
 80042f4:	d1dc      	bne.n	80042b0 <_fflush_r+0x28>
 80042f6:	68ec      	ldr	r4, [r5, #12]
 80042f8:	e7da      	b.n	80042b0 <_fflush_r+0x28>
 80042fa:	46c0      	nop			; (mov r8, r8)
 80042fc:	080052f0 	.word	0x080052f0
 8004300:	08005310 	.word	0x08005310
 8004304:	080052d0 	.word	0x080052d0

08004308 <std>:
 8004308:	2300      	movs	r3, #0
 800430a:	b510      	push	{r4, lr}
 800430c:	0004      	movs	r4, r0
 800430e:	6003      	str	r3, [r0, #0]
 8004310:	6043      	str	r3, [r0, #4]
 8004312:	6083      	str	r3, [r0, #8]
 8004314:	8181      	strh	r1, [r0, #12]
 8004316:	6643      	str	r3, [r0, #100]	; 0x64
 8004318:	0019      	movs	r1, r3
 800431a:	81c2      	strh	r2, [r0, #14]
 800431c:	6103      	str	r3, [r0, #16]
 800431e:	6143      	str	r3, [r0, #20]
 8004320:	6183      	str	r3, [r0, #24]
 8004322:	2208      	movs	r2, #8
 8004324:	305c      	adds	r0, #92	; 0x5c
 8004326:	f7ff fc81 	bl	8003c2c <memset>
 800432a:	4b05      	ldr	r3, [pc, #20]	; (8004340 <std+0x38>)
 800432c:	6224      	str	r4, [r4, #32]
 800432e:	6263      	str	r3, [r4, #36]	; 0x24
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <std+0x3c>)
 8004332:	62a3      	str	r3, [r4, #40]	; 0x28
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <std+0x40>)
 8004336:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004338:	4b04      	ldr	r3, [pc, #16]	; (800434c <std+0x44>)
 800433a:	6323      	str	r3, [r4, #48]	; 0x30
 800433c:	bd10      	pop	{r4, pc}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	08004dd1 	.word	0x08004dd1
 8004344:	08004df9 	.word	0x08004df9
 8004348:	08004e31 	.word	0x08004e31
 800434c:	08004e5d 	.word	0x08004e5d

08004350 <_cleanup_r>:
 8004350:	b510      	push	{r4, lr}
 8004352:	4902      	ldr	r1, [pc, #8]	; (800435c <_cleanup_r+0xc>)
 8004354:	f000 f8ca 	bl	80044ec <_fwalk_reent>
 8004358:	bd10      	pop	{r4, pc}
 800435a:	46c0      	nop			; (mov r8, r8)
 800435c:	08004289 	.word	0x08004289

08004360 <__sfmoreglue>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	2568      	movs	r5, #104	; 0x68
 8004364:	1e4a      	subs	r2, r1, #1
 8004366:	4355      	muls	r5, r2
 8004368:	000e      	movs	r6, r1
 800436a:	0029      	movs	r1, r5
 800436c:	3174      	adds	r1, #116	; 0x74
 800436e:	f000 f9c3 	bl	80046f8 <_malloc_r>
 8004372:	1e04      	subs	r4, r0, #0
 8004374:	d008      	beq.n	8004388 <__sfmoreglue+0x28>
 8004376:	2100      	movs	r1, #0
 8004378:	002a      	movs	r2, r5
 800437a:	6001      	str	r1, [r0, #0]
 800437c:	6046      	str	r6, [r0, #4]
 800437e:	300c      	adds	r0, #12
 8004380:	60a0      	str	r0, [r4, #8]
 8004382:	3268      	adds	r2, #104	; 0x68
 8004384:	f7ff fc52 	bl	8003c2c <memset>
 8004388:	0020      	movs	r0, r4
 800438a:	bd70      	pop	{r4, r5, r6, pc}

0800438c <__sfp_lock_acquire>:
 800438c:	b510      	push	{r4, lr}
 800438e:	4802      	ldr	r0, [pc, #8]	; (8004398 <__sfp_lock_acquire+0xc>)
 8004390:	f000 f8cd 	bl	800452e <__retarget_lock_acquire_recursive>
 8004394:	bd10      	pop	{r4, pc}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	200002f1 	.word	0x200002f1

0800439c <__sfp_lock_release>:
 800439c:	b510      	push	{r4, lr}
 800439e:	4802      	ldr	r0, [pc, #8]	; (80043a8 <__sfp_lock_release+0xc>)
 80043a0:	f000 f8c6 	bl	8004530 <__retarget_lock_release_recursive>
 80043a4:	bd10      	pop	{r4, pc}
 80043a6:	46c0      	nop			; (mov r8, r8)
 80043a8:	200002f1 	.word	0x200002f1

080043ac <__sinit_lock_acquire>:
 80043ac:	b510      	push	{r4, lr}
 80043ae:	4802      	ldr	r0, [pc, #8]	; (80043b8 <__sinit_lock_acquire+0xc>)
 80043b0:	f000 f8bd 	bl	800452e <__retarget_lock_acquire_recursive>
 80043b4:	bd10      	pop	{r4, pc}
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	200002f2 	.word	0x200002f2

080043bc <__sinit_lock_release>:
 80043bc:	b510      	push	{r4, lr}
 80043be:	4802      	ldr	r0, [pc, #8]	; (80043c8 <__sinit_lock_release+0xc>)
 80043c0:	f000 f8b6 	bl	8004530 <__retarget_lock_release_recursive>
 80043c4:	bd10      	pop	{r4, pc}
 80043c6:	46c0      	nop			; (mov r8, r8)
 80043c8:	200002f2 	.word	0x200002f2

080043cc <__sinit>:
 80043cc:	b513      	push	{r0, r1, r4, lr}
 80043ce:	0004      	movs	r4, r0
 80043d0:	f7ff ffec 	bl	80043ac <__sinit_lock_acquire>
 80043d4:	69a3      	ldr	r3, [r4, #24]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <__sinit+0x14>
 80043da:	f7ff ffef 	bl	80043bc <__sinit_lock_release>
 80043de:	bd13      	pop	{r0, r1, r4, pc}
 80043e0:	64a3      	str	r3, [r4, #72]	; 0x48
 80043e2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80043e4:	6523      	str	r3, [r4, #80]	; 0x50
 80043e6:	4b13      	ldr	r3, [pc, #76]	; (8004434 <__sinit+0x68>)
 80043e8:	4a13      	ldr	r2, [pc, #76]	; (8004438 <__sinit+0x6c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80043ee:	9301      	str	r3, [sp, #4]
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	d101      	bne.n	80043f8 <__sinit+0x2c>
 80043f4:	2301      	movs	r3, #1
 80043f6:	61a3      	str	r3, [r4, #24]
 80043f8:	0020      	movs	r0, r4
 80043fa:	f000 f81f 	bl	800443c <__sfp>
 80043fe:	6060      	str	r0, [r4, #4]
 8004400:	0020      	movs	r0, r4
 8004402:	f000 f81b 	bl	800443c <__sfp>
 8004406:	60a0      	str	r0, [r4, #8]
 8004408:	0020      	movs	r0, r4
 800440a:	f000 f817 	bl	800443c <__sfp>
 800440e:	2200      	movs	r2, #0
 8004410:	2104      	movs	r1, #4
 8004412:	60e0      	str	r0, [r4, #12]
 8004414:	6860      	ldr	r0, [r4, #4]
 8004416:	f7ff ff77 	bl	8004308 <std>
 800441a:	2201      	movs	r2, #1
 800441c:	2109      	movs	r1, #9
 800441e:	68a0      	ldr	r0, [r4, #8]
 8004420:	f7ff ff72 	bl	8004308 <std>
 8004424:	2202      	movs	r2, #2
 8004426:	2112      	movs	r1, #18
 8004428:	68e0      	ldr	r0, [r4, #12]
 800442a:	f7ff ff6d 	bl	8004308 <std>
 800442e:	2301      	movs	r3, #1
 8004430:	61a3      	str	r3, [r4, #24]
 8004432:	e7d2      	b.n	80043da <__sinit+0xe>
 8004434:	08005118 	.word	0x08005118
 8004438:	08004351 	.word	0x08004351

0800443c <__sfp>:
 800443c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800443e:	0007      	movs	r7, r0
 8004440:	f7ff ffa4 	bl	800438c <__sfp_lock_acquire>
 8004444:	4b1f      	ldr	r3, [pc, #124]	; (80044c4 <__sfp+0x88>)
 8004446:	681e      	ldr	r6, [r3, #0]
 8004448:	69b3      	ldr	r3, [r6, #24]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <__sfp+0x18>
 800444e:	0030      	movs	r0, r6
 8004450:	f7ff ffbc 	bl	80043cc <__sinit>
 8004454:	3648      	adds	r6, #72	; 0x48
 8004456:	68b4      	ldr	r4, [r6, #8]
 8004458:	6873      	ldr	r3, [r6, #4]
 800445a:	3b01      	subs	r3, #1
 800445c:	d504      	bpl.n	8004468 <__sfp+0x2c>
 800445e:	6833      	ldr	r3, [r6, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d022      	beq.n	80044aa <__sfp+0x6e>
 8004464:	6836      	ldr	r6, [r6, #0]
 8004466:	e7f6      	b.n	8004456 <__sfp+0x1a>
 8004468:	220c      	movs	r2, #12
 800446a:	5ea5      	ldrsh	r5, [r4, r2]
 800446c:	2d00      	cmp	r5, #0
 800446e:	d11a      	bne.n	80044a6 <__sfp+0x6a>
 8004470:	0020      	movs	r0, r4
 8004472:	4b15      	ldr	r3, [pc, #84]	; (80044c8 <__sfp+0x8c>)
 8004474:	3058      	adds	r0, #88	; 0x58
 8004476:	60e3      	str	r3, [r4, #12]
 8004478:	6665      	str	r5, [r4, #100]	; 0x64
 800447a:	f000 f857 	bl	800452c <__retarget_lock_init_recursive>
 800447e:	f7ff ff8d 	bl	800439c <__sfp_lock_release>
 8004482:	0020      	movs	r0, r4
 8004484:	2208      	movs	r2, #8
 8004486:	0029      	movs	r1, r5
 8004488:	6025      	str	r5, [r4, #0]
 800448a:	60a5      	str	r5, [r4, #8]
 800448c:	6065      	str	r5, [r4, #4]
 800448e:	6125      	str	r5, [r4, #16]
 8004490:	6165      	str	r5, [r4, #20]
 8004492:	61a5      	str	r5, [r4, #24]
 8004494:	305c      	adds	r0, #92	; 0x5c
 8004496:	f7ff fbc9 	bl	8003c2c <memset>
 800449a:	6365      	str	r5, [r4, #52]	; 0x34
 800449c:	63a5      	str	r5, [r4, #56]	; 0x38
 800449e:	64a5      	str	r5, [r4, #72]	; 0x48
 80044a0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80044a2:	0020      	movs	r0, r4
 80044a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044a6:	3468      	adds	r4, #104	; 0x68
 80044a8:	e7d7      	b.n	800445a <__sfp+0x1e>
 80044aa:	2104      	movs	r1, #4
 80044ac:	0038      	movs	r0, r7
 80044ae:	f7ff ff57 	bl	8004360 <__sfmoreglue>
 80044b2:	1e04      	subs	r4, r0, #0
 80044b4:	6030      	str	r0, [r6, #0]
 80044b6:	d1d5      	bne.n	8004464 <__sfp+0x28>
 80044b8:	f7ff ff70 	bl	800439c <__sfp_lock_release>
 80044bc:	230c      	movs	r3, #12
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	e7ef      	b.n	80044a2 <__sfp+0x66>
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	08005118 	.word	0x08005118
 80044c8:	ffff0001 	.word	0xffff0001

080044cc <fiprintf>:
 80044cc:	b40e      	push	{r1, r2, r3}
 80044ce:	b503      	push	{r0, r1, lr}
 80044d0:	0001      	movs	r1, r0
 80044d2:	ab03      	add	r3, sp, #12
 80044d4:	4804      	ldr	r0, [pc, #16]	; (80044e8 <fiprintf+0x1c>)
 80044d6:	cb04      	ldmia	r3!, {r2}
 80044d8:	6800      	ldr	r0, [r0, #0]
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	f000 f9aa 	bl	8004834 <_vfiprintf_r>
 80044e0:	b002      	add	sp, #8
 80044e2:	bc08      	pop	{r3}
 80044e4:	b003      	add	sp, #12
 80044e6:	4718      	bx	r3
 80044e8:	2000000c 	.word	0x2000000c

080044ec <_fwalk_reent>:
 80044ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044ee:	0004      	movs	r4, r0
 80044f0:	0006      	movs	r6, r0
 80044f2:	2700      	movs	r7, #0
 80044f4:	9101      	str	r1, [sp, #4]
 80044f6:	3448      	adds	r4, #72	; 0x48
 80044f8:	6863      	ldr	r3, [r4, #4]
 80044fa:	68a5      	ldr	r5, [r4, #8]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	9b00      	ldr	r3, [sp, #0]
 8004500:	3b01      	subs	r3, #1
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	d504      	bpl.n	8004510 <_fwalk_reent+0x24>
 8004506:	6824      	ldr	r4, [r4, #0]
 8004508:	2c00      	cmp	r4, #0
 800450a:	d1f5      	bne.n	80044f8 <_fwalk_reent+0xc>
 800450c:	0038      	movs	r0, r7
 800450e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004510:	89ab      	ldrh	r3, [r5, #12]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d908      	bls.n	8004528 <_fwalk_reent+0x3c>
 8004516:	220e      	movs	r2, #14
 8004518:	5eab      	ldrsh	r3, [r5, r2]
 800451a:	3301      	adds	r3, #1
 800451c:	d004      	beq.n	8004528 <_fwalk_reent+0x3c>
 800451e:	0029      	movs	r1, r5
 8004520:	0030      	movs	r0, r6
 8004522:	9b01      	ldr	r3, [sp, #4]
 8004524:	4798      	blx	r3
 8004526:	4307      	orrs	r7, r0
 8004528:	3568      	adds	r5, #104	; 0x68
 800452a:	e7e8      	b.n	80044fe <_fwalk_reent+0x12>

0800452c <__retarget_lock_init_recursive>:
 800452c:	4770      	bx	lr

0800452e <__retarget_lock_acquire_recursive>:
 800452e:	4770      	bx	lr

08004530 <__retarget_lock_release_recursive>:
 8004530:	4770      	bx	lr
	...

08004534 <__swhatbuf_r>:
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	000e      	movs	r6, r1
 8004538:	001d      	movs	r5, r3
 800453a:	230e      	movs	r3, #14
 800453c:	5ec9      	ldrsh	r1, [r1, r3]
 800453e:	0014      	movs	r4, r2
 8004540:	b096      	sub	sp, #88	; 0x58
 8004542:	2900      	cmp	r1, #0
 8004544:	da08      	bge.n	8004558 <__swhatbuf_r+0x24>
 8004546:	220c      	movs	r2, #12
 8004548:	5eb3      	ldrsh	r3, [r6, r2]
 800454a:	2200      	movs	r2, #0
 800454c:	602a      	str	r2, [r5, #0]
 800454e:	061b      	lsls	r3, r3, #24
 8004550:	d411      	bmi.n	8004576 <__swhatbuf_r+0x42>
 8004552:	2380      	movs	r3, #128	; 0x80
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	e00f      	b.n	8004578 <__swhatbuf_r+0x44>
 8004558:	466a      	mov	r2, sp
 800455a:	f000 fcb3 	bl	8004ec4 <_fstat_r>
 800455e:	2800      	cmp	r0, #0
 8004560:	dbf1      	blt.n	8004546 <__swhatbuf_r+0x12>
 8004562:	23f0      	movs	r3, #240	; 0xf0
 8004564:	9901      	ldr	r1, [sp, #4]
 8004566:	021b      	lsls	r3, r3, #8
 8004568:	4019      	ands	r1, r3
 800456a:	4b05      	ldr	r3, [pc, #20]	; (8004580 <__swhatbuf_r+0x4c>)
 800456c:	18c9      	adds	r1, r1, r3
 800456e:	424b      	negs	r3, r1
 8004570:	4159      	adcs	r1, r3
 8004572:	6029      	str	r1, [r5, #0]
 8004574:	e7ed      	b.n	8004552 <__swhatbuf_r+0x1e>
 8004576:	2340      	movs	r3, #64	; 0x40
 8004578:	2000      	movs	r0, #0
 800457a:	6023      	str	r3, [r4, #0]
 800457c:	b016      	add	sp, #88	; 0x58
 800457e:	bd70      	pop	{r4, r5, r6, pc}
 8004580:	ffffe000 	.word	0xffffe000

08004584 <__smakebuf_r>:
 8004584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004586:	2602      	movs	r6, #2
 8004588:	898b      	ldrh	r3, [r1, #12]
 800458a:	0005      	movs	r5, r0
 800458c:	000c      	movs	r4, r1
 800458e:	4233      	tst	r3, r6
 8004590:	d006      	beq.n	80045a0 <__smakebuf_r+0x1c>
 8004592:	0023      	movs	r3, r4
 8004594:	3347      	adds	r3, #71	; 0x47
 8004596:	6023      	str	r3, [r4, #0]
 8004598:	6123      	str	r3, [r4, #16]
 800459a:	2301      	movs	r3, #1
 800459c:	6163      	str	r3, [r4, #20]
 800459e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80045a0:	466a      	mov	r2, sp
 80045a2:	ab01      	add	r3, sp, #4
 80045a4:	f7ff ffc6 	bl	8004534 <__swhatbuf_r>
 80045a8:	9900      	ldr	r1, [sp, #0]
 80045aa:	0007      	movs	r7, r0
 80045ac:	0028      	movs	r0, r5
 80045ae:	f000 f8a3 	bl	80046f8 <_malloc_r>
 80045b2:	2800      	cmp	r0, #0
 80045b4:	d108      	bne.n	80045c8 <__smakebuf_r+0x44>
 80045b6:	220c      	movs	r2, #12
 80045b8:	5ea3      	ldrsh	r3, [r4, r2]
 80045ba:	059a      	lsls	r2, r3, #22
 80045bc:	d4ef      	bmi.n	800459e <__smakebuf_r+0x1a>
 80045be:	2203      	movs	r2, #3
 80045c0:	4393      	bics	r3, r2
 80045c2:	431e      	orrs	r6, r3
 80045c4:	81a6      	strh	r6, [r4, #12]
 80045c6:	e7e4      	b.n	8004592 <__smakebuf_r+0xe>
 80045c8:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <__smakebuf_r+0x84>)
 80045ca:	62ab      	str	r3, [r5, #40]	; 0x28
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	89a2      	ldrh	r2, [r4, #12]
 80045d0:	6020      	str	r0, [r4, #0]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	81a3      	strh	r3, [r4, #12]
 80045d6:	9b00      	ldr	r3, [sp, #0]
 80045d8:	6120      	str	r0, [r4, #16]
 80045da:	6163      	str	r3, [r4, #20]
 80045dc:	9b01      	ldr	r3, [sp, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00d      	beq.n	80045fe <__smakebuf_r+0x7a>
 80045e2:	0028      	movs	r0, r5
 80045e4:	230e      	movs	r3, #14
 80045e6:	5ee1      	ldrsh	r1, [r4, r3]
 80045e8:	f000 fc7e 	bl	8004ee8 <_isatty_r>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d006      	beq.n	80045fe <__smakebuf_r+0x7a>
 80045f0:	2203      	movs	r2, #3
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	4393      	bics	r3, r2
 80045f6:	001a      	movs	r2, r3
 80045f8:	2301      	movs	r3, #1
 80045fa:	4313      	orrs	r3, r2
 80045fc:	81a3      	strh	r3, [r4, #12]
 80045fe:	89a0      	ldrh	r0, [r4, #12]
 8004600:	4307      	orrs	r7, r0
 8004602:	81a7      	strh	r7, [r4, #12]
 8004604:	e7cb      	b.n	800459e <__smakebuf_r+0x1a>
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	08004351 	.word	0x08004351

0800460c <malloc>:
 800460c:	b510      	push	{r4, lr}
 800460e:	4b03      	ldr	r3, [pc, #12]	; (800461c <malloc+0x10>)
 8004610:	0001      	movs	r1, r0
 8004612:	6818      	ldr	r0, [r3, #0]
 8004614:	f000 f870 	bl	80046f8 <_malloc_r>
 8004618:	bd10      	pop	{r4, pc}
 800461a:	46c0      	nop			; (mov r8, r8)
 800461c:	2000000c 	.word	0x2000000c

08004620 <_free_r>:
 8004620:	b570      	push	{r4, r5, r6, lr}
 8004622:	0005      	movs	r5, r0
 8004624:	2900      	cmp	r1, #0
 8004626:	d010      	beq.n	800464a <_free_r+0x2a>
 8004628:	1f0c      	subs	r4, r1, #4
 800462a:	6823      	ldr	r3, [r4, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	da00      	bge.n	8004632 <_free_r+0x12>
 8004630:	18e4      	adds	r4, r4, r3
 8004632:	0028      	movs	r0, r5
 8004634:	f000 fc8a 	bl	8004f4c <__malloc_lock>
 8004638:	4a1d      	ldr	r2, [pc, #116]	; (80046b0 <_free_r+0x90>)
 800463a:	6813      	ldr	r3, [r2, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d105      	bne.n	800464c <_free_r+0x2c>
 8004640:	6063      	str	r3, [r4, #4]
 8004642:	6014      	str	r4, [r2, #0]
 8004644:	0028      	movs	r0, r5
 8004646:	f000 fc89 	bl	8004f5c <__malloc_unlock>
 800464a:	bd70      	pop	{r4, r5, r6, pc}
 800464c:	42a3      	cmp	r3, r4
 800464e:	d908      	bls.n	8004662 <_free_r+0x42>
 8004650:	6821      	ldr	r1, [r4, #0]
 8004652:	1860      	adds	r0, r4, r1
 8004654:	4283      	cmp	r3, r0
 8004656:	d1f3      	bne.n	8004640 <_free_r+0x20>
 8004658:	6818      	ldr	r0, [r3, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	1841      	adds	r1, r0, r1
 800465e:	6021      	str	r1, [r4, #0]
 8004660:	e7ee      	b.n	8004640 <_free_r+0x20>
 8004662:	001a      	movs	r2, r3
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <_free_r+0x4e>
 800466a:	42a3      	cmp	r3, r4
 800466c:	d9f9      	bls.n	8004662 <_free_r+0x42>
 800466e:	6811      	ldr	r1, [r2, #0]
 8004670:	1850      	adds	r0, r2, r1
 8004672:	42a0      	cmp	r0, r4
 8004674:	d10b      	bne.n	800468e <_free_r+0x6e>
 8004676:	6820      	ldr	r0, [r4, #0]
 8004678:	1809      	adds	r1, r1, r0
 800467a:	1850      	adds	r0, r2, r1
 800467c:	6011      	str	r1, [r2, #0]
 800467e:	4283      	cmp	r3, r0
 8004680:	d1e0      	bne.n	8004644 <_free_r+0x24>
 8004682:	6818      	ldr	r0, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	1841      	adds	r1, r0, r1
 8004688:	6011      	str	r1, [r2, #0]
 800468a:	6053      	str	r3, [r2, #4]
 800468c:	e7da      	b.n	8004644 <_free_r+0x24>
 800468e:	42a0      	cmp	r0, r4
 8004690:	d902      	bls.n	8004698 <_free_r+0x78>
 8004692:	230c      	movs	r3, #12
 8004694:	602b      	str	r3, [r5, #0]
 8004696:	e7d5      	b.n	8004644 <_free_r+0x24>
 8004698:	6821      	ldr	r1, [r4, #0]
 800469a:	1860      	adds	r0, r4, r1
 800469c:	4283      	cmp	r3, r0
 800469e:	d103      	bne.n	80046a8 <_free_r+0x88>
 80046a0:	6818      	ldr	r0, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	1841      	adds	r1, r0, r1
 80046a6:	6021      	str	r1, [r4, #0]
 80046a8:	6063      	str	r3, [r4, #4]
 80046aa:	6054      	str	r4, [r2, #4]
 80046ac:	e7ca      	b.n	8004644 <_free_r+0x24>
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	200002f4 	.word	0x200002f4

080046b4 <sbrk_aligned>:
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	4e0f      	ldr	r6, [pc, #60]	; (80046f4 <sbrk_aligned+0x40>)
 80046b8:	000d      	movs	r5, r1
 80046ba:	6831      	ldr	r1, [r6, #0]
 80046bc:	0004      	movs	r4, r0
 80046be:	2900      	cmp	r1, #0
 80046c0:	d102      	bne.n	80046c8 <sbrk_aligned+0x14>
 80046c2:	f000 fb73 	bl	8004dac <_sbrk_r>
 80046c6:	6030      	str	r0, [r6, #0]
 80046c8:	0029      	movs	r1, r5
 80046ca:	0020      	movs	r0, r4
 80046cc:	f000 fb6e 	bl	8004dac <_sbrk_r>
 80046d0:	1c43      	adds	r3, r0, #1
 80046d2:	d00a      	beq.n	80046ea <sbrk_aligned+0x36>
 80046d4:	2303      	movs	r3, #3
 80046d6:	1cc5      	adds	r5, r0, #3
 80046d8:	439d      	bics	r5, r3
 80046da:	42a8      	cmp	r0, r5
 80046dc:	d007      	beq.n	80046ee <sbrk_aligned+0x3a>
 80046de:	1a29      	subs	r1, r5, r0
 80046e0:	0020      	movs	r0, r4
 80046e2:	f000 fb63 	bl	8004dac <_sbrk_r>
 80046e6:	1c43      	adds	r3, r0, #1
 80046e8:	d101      	bne.n	80046ee <sbrk_aligned+0x3a>
 80046ea:	2501      	movs	r5, #1
 80046ec:	426d      	negs	r5, r5
 80046ee:	0028      	movs	r0, r5
 80046f0:	bd70      	pop	{r4, r5, r6, pc}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	200002f8 	.word	0x200002f8

080046f8 <_malloc_r>:
 80046f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046fa:	2203      	movs	r2, #3
 80046fc:	1ccb      	adds	r3, r1, #3
 80046fe:	4393      	bics	r3, r2
 8004700:	3308      	adds	r3, #8
 8004702:	0006      	movs	r6, r0
 8004704:	001f      	movs	r7, r3
 8004706:	2b0c      	cmp	r3, #12
 8004708:	d232      	bcs.n	8004770 <_malloc_r+0x78>
 800470a:	270c      	movs	r7, #12
 800470c:	42b9      	cmp	r1, r7
 800470e:	d831      	bhi.n	8004774 <_malloc_r+0x7c>
 8004710:	0030      	movs	r0, r6
 8004712:	f000 fc1b 	bl	8004f4c <__malloc_lock>
 8004716:	4d32      	ldr	r5, [pc, #200]	; (80047e0 <_malloc_r+0xe8>)
 8004718:	682b      	ldr	r3, [r5, #0]
 800471a:	001c      	movs	r4, r3
 800471c:	2c00      	cmp	r4, #0
 800471e:	d12e      	bne.n	800477e <_malloc_r+0x86>
 8004720:	0039      	movs	r1, r7
 8004722:	0030      	movs	r0, r6
 8004724:	f7ff ffc6 	bl	80046b4 <sbrk_aligned>
 8004728:	0004      	movs	r4, r0
 800472a:	1c43      	adds	r3, r0, #1
 800472c:	d11e      	bne.n	800476c <_malloc_r+0x74>
 800472e:	682c      	ldr	r4, [r5, #0]
 8004730:	0025      	movs	r5, r4
 8004732:	2d00      	cmp	r5, #0
 8004734:	d14a      	bne.n	80047cc <_malloc_r+0xd4>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	0029      	movs	r1, r5
 800473a:	18e3      	adds	r3, r4, r3
 800473c:	0030      	movs	r0, r6
 800473e:	9301      	str	r3, [sp, #4]
 8004740:	f000 fb34 	bl	8004dac <_sbrk_r>
 8004744:	9b01      	ldr	r3, [sp, #4]
 8004746:	4283      	cmp	r3, r0
 8004748:	d143      	bne.n	80047d2 <_malloc_r+0xda>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	3703      	adds	r7, #3
 800474e:	1aff      	subs	r7, r7, r3
 8004750:	2303      	movs	r3, #3
 8004752:	439f      	bics	r7, r3
 8004754:	3708      	adds	r7, #8
 8004756:	2f0c      	cmp	r7, #12
 8004758:	d200      	bcs.n	800475c <_malloc_r+0x64>
 800475a:	270c      	movs	r7, #12
 800475c:	0039      	movs	r1, r7
 800475e:	0030      	movs	r0, r6
 8004760:	f7ff ffa8 	bl	80046b4 <sbrk_aligned>
 8004764:	1c43      	adds	r3, r0, #1
 8004766:	d034      	beq.n	80047d2 <_malloc_r+0xda>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	19df      	adds	r7, r3, r7
 800476c:	6027      	str	r7, [r4, #0]
 800476e:	e013      	b.n	8004798 <_malloc_r+0xa0>
 8004770:	2b00      	cmp	r3, #0
 8004772:	dacb      	bge.n	800470c <_malloc_r+0x14>
 8004774:	230c      	movs	r3, #12
 8004776:	2500      	movs	r5, #0
 8004778:	6033      	str	r3, [r6, #0]
 800477a:	0028      	movs	r0, r5
 800477c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800477e:	6822      	ldr	r2, [r4, #0]
 8004780:	1bd1      	subs	r1, r2, r7
 8004782:	d420      	bmi.n	80047c6 <_malloc_r+0xce>
 8004784:	290b      	cmp	r1, #11
 8004786:	d917      	bls.n	80047b8 <_malloc_r+0xc0>
 8004788:	19e2      	adds	r2, r4, r7
 800478a:	6027      	str	r7, [r4, #0]
 800478c:	42a3      	cmp	r3, r4
 800478e:	d111      	bne.n	80047b4 <_malloc_r+0xbc>
 8004790:	602a      	str	r2, [r5, #0]
 8004792:	6863      	ldr	r3, [r4, #4]
 8004794:	6011      	str	r1, [r2, #0]
 8004796:	6053      	str	r3, [r2, #4]
 8004798:	0030      	movs	r0, r6
 800479a:	0025      	movs	r5, r4
 800479c:	f000 fbde 	bl	8004f5c <__malloc_unlock>
 80047a0:	2207      	movs	r2, #7
 80047a2:	350b      	adds	r5, #11
 80047a4:	1d23      	adds	r3, r4, #4
 80047a6:	4395      	bics	r5, r2
 80047a8:	1aea      	subs	r2, r5, r3
 80047aa:	429d      	cmp	r5, r3
 80047ac:	d0e5      	beq.n	800477a <_malloc_r+0x82>
 80047ae:	1b5b      	subs	r3, r3, r5
 80047b0:	50a3      	str	r3, [r4, r2]
 80047b2:	e7e2      	b.n	800477a <_malloc_r+0x82>
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	e7ec      	b.n	8004792 <_malloc_r+0x9a>
 80047b8:	6862      	ldr	r2, [r4, #4]
 80047ba:	42a3      	cmp	r3, r4
 80047bc:	d101      	bne.n	80047c2 <_malloc_r+0xca>
 80047be:	602a      	str	r2, [r5, #0]
 80047c0:	e7ea      	b.n	8004798 <_malloc_r+0xa0>
 80047c2:	605a      	str	r2, [r3, #4]
 80047c4:	e7e8      	b.n	8004798 <_malloc_r+0xa0>
 80047c6:	0023      	movs	r3, r4
 80047c8:	6864      	ldr	r4, [r4, #4]
 80047ca:	e7a7      	b.n	800471c <_malloc_r+0x24>
 80047cc:	002c      	movs	r4, r5
 80047ce:	686d      	ldr	r5, [r5, #4]
 80047d0:	e7af      	b.n	8004732 <_malloc_r+0x3a>
 80047d2:	230c      	movs	r3, #12
 80047d4:	0030      	movs	r0, r6
 80047d6:	6033      	str	r3, [r6, #0]
 80047d8:	f000 fbc0 	bl	8004f5c <__malloc_unlock>
 80047dc:	e7cd      	b.n	800477a <_malloc_r+0x82>
 80047de:	46c0      	nop			; (mov r8, r8)
 80047e0:	200002f4 	.word	0x200002f4

080047e4 <__sfputc_r>:
 80047e4:	6893      	ldr	r3, [r2, #8]
 80047e6:	b510      	push	{r4, lr}
 80047e8:	3b01      	subs	r3, #1
 80047ea:	6093      	str	r3, [r2, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	da04      	bge.n	80047fa <__sfputc_r+0x16>
 80047f0:	6994      	ldr	r4, [r2, #24]
 80047f2:	42a3      	cmp	r3, r4
 80047f4:	db07      	blt.n	8004806 <__sfputc_r+0x22>
 80047f6:	290a      	cmp	r1, #10
 80047f8:	d005      	beq.n	8004806 <__sfputc_r+0x22>
 80047fa:	6813      	ldr	r3, [r2, #0]
 80047fc:	1c58      	adds	r0, r3, #1
 80047fe:	6010      	str	r0, [r2, #0]
 8004800:	7019      	strb	r1, [r3, #0]
 8004802:	0008      	movs	r0, r1
 8004804:	bd10      	pop	{r4, pc}
 8004806:	f7ff fbc7 	bl	8003f98 <__swbuf_r>
 800480a:	0001      	movs	r1, r0
 800480c:	e7f9      	b.n	8004802 <__sfputc_r+0x1e>

0800480e <__sfputs_r>:
 800480e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004810:	0006      	movs	r6, r0
 8004812:	000f      	movs	r7, r1
 8004814:	0014      	movs	r4, r2
 8004816:	18d5      	adds	r5, r2, r3
 8004818:	42ac      	cmp	r4, r5
 800481a:	d101      	bne.n	8004820 <__sfputs_r+0x12>
 800481c:	2000      	movs	r0, #0
 800481e:	e007      	b.n	8004830 <__sfputs_r+0x22>
 8004820:	7821      	ldrb	r1, [r4, #0]
 8004822:	003a      	movs	r2, r7
 8004824:	0030      	movs	r0, r6
 8004826:	f7ff ffdd 	bl	80047e4 <__sfputc_r>
 800482a:	3401      	adds	r4, #1
 800482c:	1c43      	adds	r3, r0, #1
 800482e:	d1f3      	bne.n	8004818 <__sfputs_r+0xa>
 8004830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004834 <_vfiprintf_r>:
 8004834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004836:	b0a1      	sub	sp, #132	; 0x84
 8004838:	0006      	movs	r6, r0
 800483a:	000c      	movs	r4, r1
 800483c:	001f      	movs	r7, r3
 800483e:	9203      	str	r2, [sp, #12]
 8004840:	2800      	cmp	r0, #0
 8004842:	d004      	beq.n	800484e <_vfiprintf_r+0x1a>
 8004844:	6983      	ldr	r3, [r0, #24]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <_vfiprintf_r+0x1a>
 800484a:	f7ff fdbf 	bl	80043cc <__sinit>
 800484e:	4b8e      	ldr	r3, [pc, #568]	; (8004a88 <_vfiprintf_r+0x254>)
 8004850:	429c      	cmp	r4, r3
 8004852:	d11c      	bne.n	800488e <_vfiprintf_r+0x5a>
 8004854:	6874      	ldr	r4, [r6, #4]
 8004856:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004858:	07db      	lsls	r3, r3, #31
 800485a:	d405      	bmi.n	8004868 <_vfiprintf_r+0x34>
 800485c:	89a3      	ldrh	r3, [r4, #12]
 800485e:	059b      	lsls	r3, r3, #22
 8004860:	d402      	bmi.n	8004868 <_vfiprintf_r+0x34>
 8004862:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004864:	f7ff fe63 	bl	800452e <__retarget_lock_acquire_recursive>
 8004868:	89a3      	ldrh	r3, [r4, #12]
 800486a:	071b      	lsls	r3, r3, #28
 800486c:	d502      	bpl.n	8004874 <_vfiprintf_r+0x40>
 800486e:	6923      	ldr	r3, [r4, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d11d      	bne.n	80048b0 <_vfiprintf_r+0x7c>
 8004874:	0021      	movs	r1, r4
 8004876:	0030      	movs	r0, r6
 8004878:	f7ff fbe4 	bl	8004044 <__swsetup_r>
 800487c:	2800      	cmp	r0, #0
 800487e:	d017      	beq.n	80048b0 <_vfiprintf_r+0x7c>
 8004880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004882:	07db      	lsls	r3, r3, #31
 8004884:	d50d      	bpl.n	80048a2 <_vfiprintf_r+0x6e>
 8004886:	2001      	movs	r0, #1
 8004888:	4240      	negs	r0, r0
 800488a:	b021      	add	sp, #132	; 0x84
 800488c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800488e:	4b7f      	ldr	r3, [pc, #508]	; (8004a8c <_vfiprintf_r+0x258>)
 8004890:	429c      	cmp	r4, r3
 8004892:	d101      	bne.n	8004898 <_vfiprintf_r+0x64>
 8004894:	68b4      	ldr	r4, [r6, #8]
 8004896:	e7de      	b.n	8004856 <_vfiprintf_r+0x22>
 8004898:	4b7d      	ldr	r3, [pc, #500]	; (8004a90 <_vfiprintf_r+0x25c>)
 800489a:	429c      	cmp	r4, r3
 800489c:	d1db      	bne.n	8004856 <_vfiprintf_r+0x22>
 800489e:	68f4      	ldr	r4, [r6, #12]
 80048a0:	e7d9      	b.n	8004856 <_vfiprintf_r+0x22>
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	059b      	lsls	r3, r3, #22
 80048a6:	d4ee      	bmi.n	8004886 <_vfiprintf_r+0x52>
 80048a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80048aa:	f7ff fe41 	bl	8004530 <__retarget_lock_release_recursive>
 80048ae:	e7ea      	b.n	8004886 <_vfiprintf_r+0x52>
 80048b0:	2300      	movs	r3, #0
 80048b2:	ad08      	add	r5, sp, #32
 80048b4:	616b      	str	r3, [r5, #20]
 80048b6:	3320      	adds	r3, #32
 80048b8:	766b      	strb	r3, [r5, #25]
 80048ba:	3310      	adds	r3, #16
 80048bc:	76ab      	strb	r3, [r5, #26]
 80048be:	9707      	str	r7, [sp, #28]
 80048c0:	9f03      	ldr	r7, [sp, #12]
 80048c2:	783b      	ldrb	r3, [r7, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <_vfiprintf_r+0x98>
 80048c8:	2b25      	cmp	r3, #37	; 0x25
 80048ca:	d14e      	bne.n	800496a <_vfiprintf_r+0x136>
 80048cc:	9b03      	ldr	r3, [sp, #12]
 80048ce:	1afb      	subs	r3, r7, r3
 80048d0:	9305      	str	r3, [sp, #20]
 80048d2:	9b03      	ldr	r3, [sp, #12]
 80048d4:	429f      	cmp	r7, r3
 80048d6:	d00d      	beq.n	80048f4 <_vfiprintf_r+0xc0>
 80048d8:	9b05      	ldr	r3, [sp, #20]
 80048da:	0021      	movs	r1, r4
 80048dc:	0030      	movs	r0, r6
 80048de:	9a03      	ldr	r2, [sp, #12]
 80048e0:	f7ff ff95 	bl	800480e <__sfputs_r>
 80048e4:	1c43      	adds	r3, r0, #1
 80048e6:	d100      	bne.n	80048ea <_vfiprintf_r+0xb6>
 80048e8:	e0b5      	b.n	8004a56 <_vfiprintf_r+0x222>
 80048ea:	696a      	ldr	r2, [r5, #20]
 80048ec:	9b05      	ldr	r3, [sp, #20]
 80048ee:	4694      	mov	ip, r2
 80048f0:	4463      	add	r3, ip
 80048f2:	616b      	str	r3, [r5, #20]
 80048f4:	783b      	ldrb	r3, [r7, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d100      	bne.n	80048fc <_vfiprintf_r+0xc8>
 80048fa:	e0ac      	b.n	8004a56 <_vfiprintf_r+0x222>
 80048fc:	2201      	movs	r2, #1
 80048fe:	1c7b      	adds	r3, r7, #1
 8004900:	9303      	str	r3, [sp, #12]
 8004902:	2300      	movs	r3, #0
 8004904:	4252      	negs	r2, r2
 8004906:	606a      	str	r2, [r5, #4]
 8004908:	a904      	add	r1, sp, #16
 800490a:	3254      	adds	r2, #84	; 0x54
 800490c:	1852      	adds	r2, r2, r1
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	60eb      	str	r3, [r5, #12]
 8004912:	60ab      	str	r3, [r5, #8]
 8004914:	7013      	strb	r3, [r2, #0]
 8004916:	65ab      	str	r3, [r5, #88]	; 0x58
 8004918:	9b03      	ldr	r3, [sp, #12]
 800491a:	2205      	movs	r2, #5
 800491c:	7819      	ldrb	r1, [r3, #0]
 800491e:	485d      	ldr	r0, [pc, #372]	; (8004a94 <_vfiprintf_r+0x260>)
 8004920:	f000 fb08 	bl	8004f34 <memchr>
 8004924:	9b03      	ldr	r3, [sp, #12]
 8004926:	1c5f      	adds	r7, r3, #1
 8004928:	2800      	cmp	r0, #0
 800492a:	d120      	bne.n	800496e <_vfiprintf_r+0x13a>
 800492c:	682a      	ldr	r2, [r5, #0]
 800492e:	06d3      	lsls	r3, r2, #27
 8004930:	d504      	bpl.n	800493c <_vfiprintf_r+0x108>
 8004932:	2353      	movs	r3, #83	; 0x53
 8004934:	a904      	add	r1, sp, #16
 8004936:	185b      	adds	r3, r3, r1
 8004938:	2120      	movs	r1, #32
 800493a:	7019      	strb	r1, [r3, #0]
 800493c:	0713      	lsls	r3, r2, #28
 800493e:	d504      	bpl.n	800494a <_vfiprintf_r+0x116>
 8004940:	2353      	movs	r3, #83	; 0x53
 8004942:	a904      	add	r1, sp, #16
 8004944:	185b      	adds	r3, r3, r1
 8004946:	212b      	movs	r1, #43	; 0x2b
 8004948:	7019      	strb	r1, [r3, #0]
 800494a:	9b03      	ldr	r3, [sp, #12]
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b2a      	cmp	r3, #42	; 0x2a
 8004950:	d016      	beq.n	8004980 <_vfiprintf_r+0x14c>
 8004952:	2100      	movs	r1, #0
 8004954:	68eb      	ldr	r3, [r5, #12]
 8004956:	9f03      	ldr	r7, [sp, #12]
 8004958:	783a      	ldrb	r2, [r7, #0]
 800495a:	1c78      	adds	r0, r7, #1
 800495c:	3a30      	subs	r2, #48	; 0x30
 800495e:	4684      	mov	ip, r0
 8004960:	2a09      	cmp	r2, #9
 8004962:	d94f      	bls.n	8004a04 <_vfiprintf_r+0x1d0>
 8004964:	2900      	cmp	r1, #0
 8004966:	d111      	bne.n	800498c <_vfiprintf_r+0x158>
 8004968:	e017      	b.n	800499a <_vfiprintf_r+0x166>
 800496a:	3701      	adds	r7, #1
 800496c:	e7a9      	b.n	80048c2 <_vfiprintf_r+0x8e>
 800496e:	4b49      	ldr	r3, [pc, #292]	; (8004a94 <_vfiprintf_r+0x260>)
 8004970:	682a      	ldr	r2, [r5, #0]
 8004972:	1ac0      	subs	r0, r0, r3
 8004974:	2301      	movs	r3, #1
 8004976:	4083      	lsls	r3, r0
 8004978:	4313      	orrs	r3, r2
 800497a:	602b      	str	r3, [r5, #0]
 800497c:	9703      	str	r7, [sp, #12]
 800497e:	e7cb      	b.n	8004918 <_vfiprintf_r+0xe4>
 8004980:	9b07      	ldr	r3, [sp, #28]
 8004982:	1d19      	adds	r1, r3, #4
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	9107      	str	r1, [sp, #28]
 8004988:	2b00      	cmp	r3, #0
 800498a:	db01      	blt.n	8004990 <_vfiprintf_r+0x15c>
 800498c:	930b      	str	r3, [sp, #44]	; 0x2c
 800498e:	e004      	b.n	800499a <_vfiprintf_r+0x166>
 8004990:	425b      	negs	r3, r3
 8004992:	60eb      	str	r3, [r5, #12]
 8004994:	2302      	movs	r3, #2
 8004996:	4313      	orrs	r3, r2
 8004998:	602b      	str	r3, [r5, #0]
 800499a:	783b      	ldrb	r3, [r7, #0]
 800499c:	2b2e      	cmp	r3, #46	; 0x2e
 800499e:	d10a      	bne.n	80049b6 <_vfiprintf_r+0x182>
 80049a0:	787b      	ldrb	r3, [r7, #1]
 80049a2:	2b2a      	cmp	r3, #42	; 0x2a
 80049a4:	d137      	bne.n	8004a16 <_vfiprintf_r+0x1e2>
 80049a6:	9b07      	ldr	r3, [sp, #28]
 80049a8:	3702      	adds	r7, #2
 80049aa:	1d1a      	adds	r2, r3, #4
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	9207      	str	r2, [sp, #28]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	db2d      	blt.n	8004a10 <_vfiprintf_r+0x1dc>
 80049b4:	9309      	str	r3, [sp, #36]	; 0x24
 80049b6:	2203      	movs	r2, #3
 80049b8:	7839      	ldrb	r1, [r7, #0]
 80049ba:	4837      	ldr	r0, [pc, #220]	; (8004a98 <_vfiprintf_r+0x264>)
 80049bc:	f000 faba 	bl	8004f34 <memchr>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d007      	beq.n	80049d4 <_vfiprintf_r+0x1a0>
 80049c4:	4b34      	ldr	r3, [pc, #208]	; (8004a98 <_vfiprintf_r+0x264>)
 80049c6:	682a      	ldr	r2, [r5, #0]
 80049c8:	1ac0      	subs	r0, r0, r3
 80049ca:	2340      	movs	r3, #64	; 0x40
 80049cc:	4083      	lsls	r3, r0
 80049ce:	4313      	orrs	r3, r2
 80049d0:	3701      	adds	r7, #1
 80049d2:	602b      	str	r3, [r5, #0]
 80049d4:	7839      	ldrb	r1, [r7, #0]
 80049d6:	1c7b      	adds	r3, r7, #1
 80049d8:	2206      	movs	r2, #6
 80049da:	4830      	ldr	r0, [pc, #192]	; (8004a9c <_vfiprintf_r+0x268>)
 80049dc:	9303      	str	r3, [sp, #12]
 80049de:	7629      	strb	r1, [r5, #24]
 80049e0:	f000 faa8 	bl	8004f34 <memchr>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	d045      	beq.n	8004a74 <_vfiprintf_r+0x240>
 80049e8:	4b2d      	ldr	r3, [pc, #180]	; (8004aa0 <_vfiprintf_r+0x26c>)
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d127      	bne.n	8004a3e <_vfiprintf_r+0x20a>
 80049ee:	2207      	movs	r2, #7
 80049f0:	9b07      	ldr	r3, [sp, #28]
 80049f2:	3307      	adds	r3, #7
 80049f4:	4393      	bics	r3, r2
 80049f6:	3308      	adds	r3, #8
 80049f8:	9307      	str	r3, [sp, #28]
 80049fa:	696b      	ldr	r3, [r5, #20]
 80049fc:	9a04      	ldr	r2, [sp, #16]
 80049fe:	189b      	adds	r3, r3, r2
 8004a00:	616b      	str	r3, [r5, #20]
 8004a02:	e75d      	b.n	80048c0 <_vfiprintf_r+0x8c>
 8004a04:	210a      	movs	r1, #10
 8004a06:	434b      	muls	r3, r1
 8004a08:	4667      	mov	r7, ip
 8004a0a:	189b      	adds	r3, r3, r2
 8004a0c:	3909      	subs	r1, #9
 8004a0e:	e7a3      	b.n	8004958 <_vfiprintf_r+0x124>
 8004a10:	2301      	movs	r3, #1
 8004a12:	425b      	negs	r3, r3
 8004a14:	e7ce      	b.n	80049b4 <_vfiprintf_r+0x180>
 8004a16:	2300      	movs	r3, #0
 8004a18:	001a      	movs	r2, r3
 8004a1a:	3701      	adds	r7, #1
 8004a1c:	606b      	str	r3, [r5, #4]
 8004a1e:	7839      	ldrb	r1, [r7, #0]
 8004a20:	1c78      	adds	r0, r7, #1
 8004a22:	3930      	subs	r1, #48	; 0x30
 8004a24:	4684      	mov	ip, r0
 8004a26:	2909      	cmp	r1, #9
 8004a28:	d903      	bls.n	8004a32 <_vfiprintf_r+0x1fe>
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0c3      	beq.n	80049b6 <_vfiprintf_r+0x182>
 8004a2e:	9209      	str	r2, [sp, #36]	; 0x24
 8004a30:	e7c1      	b.n	80049b6 <_vfiprintf_r+0x182>
 8004a32:	230a      	movs	r3, #10
 8004a34:	435a      	muls	r2, r3
 8004a36:	4667      	mov	r7, ip
 8004a38:	1852      	adds	r2, r2, r1
 8004a3a:	3b09      	subs	r3, #9
 8004a3c:	e7ef      	b.n	8004a1e <_vfiprintf_r+0x1ea>
 8004a3e:	ab07      	add	r3, sp, #28
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	0022      	movs	r2, r4
 8004a44:	0029      	movs	r1, r5
 8004a46:	0030      	movs	r0, r6
 8004a48:	4b16      	ldr	r3, [pc, #88]	; (8004aa4 <_vfiprintf_r+0x270>)
 8004a4a:	e000      	b.n	8004a4e <_vfiprintf_r+0x21a>
 8004a4c:	bf00      	nop
 8004a4e:	9004      	str	r0, [sp, #16]
 8004a50:	9b04      	ldr	r3, [sp, #16]
 8004a52:	3301      	adds	r3, #1
 8004a54:	d1d1      	bne.n	80049fa <_vfiprintf_r+0x1c6>
 8004a56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a58:	07db      	lsls	r3, r3, #31
 8004a5a:	d405      	bmi.n	8004a68 <_vfiprintf_r+0x234>
 8004a5c:	89a3      	ldrh	r3, [r4, #12]
 8004a5e:	059b      	lsls	r3, r3, #22
 8004a60:	d402      	bmi.n	8004a68 <_vfiprintf_r+0x234>
 8004a62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a64:	f7ff fd64 	bl	8004530 <__retarget_lock_release_recursive>
 8004a68:	89a3      	ldrh	r3, [r4, #12]
 8004a6a:	065b      	lsls	r3, r3, #25
 8004a6c:	d500      	bpl.n	8004a70 <_vfiprintf_r+0x23c>
 8004a6e:	e70a      	b.n	8004886 <_vfiprintf_r+0x52>
 8004a70:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004a72:	e70a      	b.n	800488a <_vfiprintf_r+0x56>
 8004a74:	ab07      	add	r3, sp, #28
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	0022      	movs	r2, r4
 8004a7a:	0029      	movs	r1, r5
 8004a7c:	0030      	movs	r0, r6
 8004a7e:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <_vfiprintf_r+0x270>)
 8004a80:	f000 f882 	bl	8004b88 <_printf_i>
 8004a84:	e7e3      	b.n	8004a4e <_vfiprintf_r+0x21a>
 8004a86:	46c0      	nop			; (mov r8, r8)
 8004a88:	080052f0 	.word	0x080052f0
 8004a8c:	08005310 	.word	0x08005310
 8004a90:	080052d0 	.word	0x080052d0
 8004a94:	08005330 	.word	0x08005330
 8004a98:	08005336 	.word	0x08005336
 8004a9c:	0800533a 	.word	0x0800533a
 8004aa0:	00000000 	.word	0x00000000
 8004aa4:	0800480f 	.word	0x0800480f

08004aa8 <_printf_common>:
 8004aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aaa:	0015      	movs	r5, r2
 8004aac:	9301      	str	r3, [sp, #4]
 8004aae:	688a      	ldr	r2, [r1, #8]
 8004ab0:	690b      	ldr	r3, [r1, #16]
 8004ab2:	000c      	movs	r4, r1
 8004ab4:	9000      	str	r0, [sp, #0]
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	da00      	bge.n	8004abc <_printf_common+0x14>
 8004aba:	0013      	movs	r3, r2
 8004abc:	0022      	movs	r2, r4
 8004abe:	602b      	str	r3, [r5, #0]
 8004ac0:	3243      	adds	r2, #67	; 0x43
 8004ac2:	7812      	ldrb	r2, [r2, #0]
 8004ac4:	2a00      	cmp	r2, #0
 8004ac6:	d001      	beq.n	8004acc <_printf_common+0x24>
 8004ac8:	3301      	adds	r3, #1
 8004aca:	602b      	str	r3, [r5, #0]
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	069b      	lsls	r3, r3, #26
 8004ad0:	d502      	bpl.n	8004ad8 <_printf_common+0x30>
 8004ad2:	682b      	ldr	r3, [r5, #0]
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	602b      	str	r3, [r5, #0]
 8004ad8:	6822      	ldr	r2, [r4, #0]
 8004ada:	2306      	movs	r3, #6
 8004adc:	0017      	movs	r7, r2
 8004ade:	401f      	ands	r7, r3
 8004ae0:	421a      	tst	r2, r3
 8004ae2:	d027      	beq.n	8004b34 <_printf_common+0x8c>
 8004ae4:	0023      	movs	r3, r4
 8004ae6:	3343      	adds	r3, #67	; 0x43
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	1e5a      	subs	r2, r3, #1
 8004aec:	4193      	sbcs	r3, r2
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	0692      	lsls	r2, r2, #26
 8004af2:	d430      	bmi.n	8004b56 <_printf_common+0xae>
 8004af4:	0022      	movs	r2, r4
 8004af6:	9901      	ldr	r1, [sp, #4]
 8004af8:	9800      	ldr	r0, [sp, #0]
 8004afa:	9e08      	ldr	r6, [sp, #32]
 8004afc:	3243      	adds	r2, #67	; 0x43
 8004afe:	47b0      	blx	r6
 8004b00:	1c43      	adds	r3, r0, #1
 8004b02:	d025      	beq.n	8004b50 <_printf_common+0xa8>
 8004b04:	2306      	movs	r3, #6
 8004b06:	6820      	ldr	r0, [r4, #0]
 8004b08:	682a      	ldr	r2, [r5, #0]
 8004b0a:	68e1      	ldr	r1, [r4, #12]
 8004b0c:	2500      	movs	r5, #0
 8004b0e:	4003      	ands	r3, r0
 8004b10:	2b04      	cmp	r3, #4
 8004b12:	d103      	bne.n	8004b1c <_printf_common+0x74>
 8004b14:	1a8d      	subs	r5, r1, r2
 8004b16:	43eb      	mvns	r3, r5
 8004b18:	17db      	asrs	r3, r3, #31
 8004b1a:	401d      	ands	r5, r3
 8004b1c:	68a3      	ldr	r3, [r4, #8]
 8004b1e:	6922      	ldr	r2, [r4, #16]
 8004b20:	4293      	cmp	r3, r2
 8004b22:	dd01      	ble.n	8004b28 <_printf_common+0x80>
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	18ed      	adds	r5, r5, r3
 8004b28:	2700      	movs	r7, #0
 8004b2a:	42bd      	cmp	r5, r7
 8004b2c:	d120      	bne.n	8004b70 <_printf_common+0xc8>
 8004b2e:	2000      	movs	r0, #0
 8004b30:	e010      	b.n	8004b54 <_printf_common+0xac>
 8004b32:	3701      	adds	r7, #1
 8004b34:	68e3      	ldr	r3, [r4, #12]
 8004b36:	682a      	ldr	r2, [r5, #0]
 8004b38:	1a9b      	subs	r3, r3, r2
 8004b3a:	42bb      	cmp	r3, r7
 8004b3c:	ddd2      	ble.n	8004ae4 <_printf_common+0x3c>
 8004b3e:	0022      	movs	r2, r4
 8004b40:	2301      	movs	r3, #1
 8004b42:	9901      	ldr	r1, [sp, #4]
 8004b44:	9800      	ldr	r0, [sp, #0]
 8004b46:	9e08      	ldr	r6, [sp, #32]
 8004b48:	3219      	adds	r2, #25
 8004b4a:	47b0      	blx	r6
 8004b4c:	1c43      	adds	r3, r0, #1
 8004b4e:	d1f0      	bne.n	8004b32 <_printf_common+0x8a>
 8004b50:	2001      	movs	r0, #1
 8004b52:	4240      	negs	r0, r0
 8004b54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b56:	2030      	movs	r0, #48	; 0x30
 8004b58:	18e1      	adds	r1, r4, r3
 8004b5a:	3143      	adds	r1, #67	; 0x43
 8004b5c:	7008      	strb	r0, [r1, #0]
 8004b5e:	0021      	movs	r1, r4
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	3145      	adds	r1, #69	; 0x45
 8004b64:	7809      	ldrb	r1, [r1, #0]
 8004b66:	18a2      	adds	r2, r4, r2
 8004b68:	3243      	adds	r2, #67	; 0x43
 8004b6a:	3302      	adds	r3, #2
 8004b6c:	7011      	strb	r1, [r2, #0]
 8004b6e:	e7c1      	b.n	8004af4 <_printf_common+0x4c>
 8004b70:	0022      	movs	r2, r4
 8004b72:	2301      	movs	r3, #1
 8004b74:	9901      	ldr	r1, [sp, #4]
 8004b76:	9800      	ldr	r0, [sp, #0]
 8004b78:	9e08      	ldr	r6, [sp, #32]
 8004b7a:	321a      	adds	r2, #26
 8004b7c:	47b0      	blx	r6
 8004b7e:	1c43      	adds	r3, r0, #1
 8004b80:	d0e6      	beq.n	8004b50 <_printf_common+0xa8>
 8004b82:	3701      	adds	r7, #1
 8004b84:	e7d1      	b.n	8004b2a <_printf_common+0x82>
	...

08004b88 <_printf_i>:
 8004b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b8a:	b08b      	sub	sp, #44	; 0x2c
 8004b8c:	9206      	str	r2, [sp, #24]
 8004b8e:	000a      	movs	r2, r1
 8004b90:	3243      	adds	r2, #67	; 0x43
 8004b92:	9307      	str	r3, [sp, #28]
 8004b94:	9005      	str	r0, [sp, #20]
 8004b96:	9204      	str	r2, [sp, #16]
 8004b98:	7e0a      	ldrb	r2, [r1, #24]
 8004b9a:	000c      	movs	r4, r1
 8004b9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004b9e:	2a78      	cmp	r2, #120	; 0x78
 8004ba0:	d807      	bhi.n	8004bb2 <_printf_i+0x2a>
 8004ba2:	2a62      	cmp	r2, #98	; 0x62
 8004ba4:	d809      	bhi.n	8004bba <_printf_i+0x32>
 8004ba6:	2a00      	cmp	r2, #0
 8004ba8:	d100      	bne.n	8004bac <_printf_i+0x24>
 8004baa:	e0c1      	b.n	8004d30 <_printf_i+0x1a8>
 8004bac:	2a58      	cmp	r2, #88	; 0x58
 8004bae:	d100      	bne.n	8004bb2 <_printf_i+0x2a>
 8004bb0:	e08c      	b.n	8004ccc <_printf_i+0x144>
 8004bb2:	0026      	movs	r6, r4
 8004bb4:	3642      	adds	r6, #66	; 0x42
 8004bb6:	7032      	strb	r2, [r6, #0]
 8004bb8:	e022      	b.n	8004c00 <_printf_i+0x78>
 8004bba:	0010      	movs	r0, r2
 8004bbc:	3863      	subs	r0, #99	; 0x63
 8004bbe:	2815      	cmp	r0, #21
 8004bc0:	d8f7      	bhi.n	8004bb2 <_printf_i+0x2a>
 8004bc2:	f7fb faa1 	bl	8000108 <__gnu_thumb1_case_shi>
 8004bc6:	0016      	.short	0x0016
 8004bc8:	fff6001f 	.word	0xfff6001f
 8004bcc:	fff6fff6 	.word	0xfff6fff6
 8004bd0:	001ffff6 	.word	0x001ffff6
 8004bd4:	fff6fff6 	.word	0xfff6fff6
 8004bd8:	fff6fff6 	.word	0xfff6fff6
 8004bdc:	003600a8 	.word	0x003600a8
 8004be0:	fff6009a 	.word	0xfff6009a
 8004be4:	00b9fff6 	.word	0x00b9fff6
 8004be8:	0036fff6 	.word	0x0036fff6
 8004bec:	fff6fff6 	.word	0xfff6fff6
 8004bf0:	009e      	.short	0x009e
 8004bf2:	0026      	movs	r6, r4
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	3642      	adds	r6, #66	; 0x42
 8004bf8:	1d11      	adds	r1, r2, #4
 8004bfa:	6019      	str	r1, [r3, #0]
 8004bfc:	6813      	ldr	r3, [r2, #0]
 8004bfe:	7033      	strb	r3, [r6, #0]
 8004c00:	2301      	movs	r3, #1
 8004c02:	e0a7      	b.n	8004d54 <_printf_i+0x1cc>
 8004c04:	6808      	ldr	r0, [r1, #0]
 8004c06:	6819      	ldr	r1, [r3, #0]
 8004c08:	1d0a      	adds	r2, r1, #4
 8004c0a:	0605      	lsls	r5, r0, #24
 8004c0c:	d50b      	bpl.n	8004c26 <_printf_i+0x9e>
 8004c0e:	680d      	ldr	r5, [r1, #0]
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	2d00      	cmp	r5, #0
 8004c14:	da03      	bge.n	8004c1e <_printf_i+0x96>
 8004c16:	232d      	movs	r3, #45	; 0x2d
 8004c18:	9a04      	ldr	r2, [sp, #16]
 8004c1a:	426d      	negs	r5, r5
 8004c1c:	7013      	strb	r3, [r2, #0]
 8004c1e:	4b61      	ldr	r3, [pc, #388]	; (8004da4 <_printf_i+0x21c>)
 8004c20:	270a      	movs	r7, #10
 8004c22:	9303      	str	r3, [sp, #12]
 8004c24:	e01b      	b.n	8004c5e <_printf_i+0xd6>
 8004c26:	680d      	ldr	r5, [r1, #0]
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	0641      	lsls	r1, r0, #25
 8004c2c:	d5f1      	bpl.n	8004c12 <_printf_i+0x8a>
 8004c2e:	b22d      	sxth	r5, r5
 8004c30:	e7ef      	b.n	8004c12 <_printf_i+0x8a>
 8004c32:	680d      	ldr	r5, [r1, #0]
 8004c34:	6819      	ldr	r1, [r3, #0]
 8004c36:	1d08      	adds	r0, r1, #4
 8004c38:	6018      	str	r0, [r3, #0]
 8004c3a:	062e      	lsls	r6, r5, #24
 8004c3c:	d501      	bpl.n	8004c42 <_printf_i+0xba>
 8004c3e:	680d      	ldr	r5, [r1, #0]
 8004c40:	e003      	b.n	8004c4a <_printf_i+0xc2>
 8004c42:	066d      	lsls	r5, r5, #25
 8004c44:	d5fb      	bpl.n	8004c3e <_printf_i+0xb6>
 8004c46:	680d      	ldr	r5, [r1, #0]
 8004c48:	b2ad      	uxth	r5, r5
 8004c4a:	4b56      	ldr	r3, [pc, #344]	; (8004da4 <_printf_i+0x21c>)
 8004c4c:	2708      	movs	r7, #8
 8004c4e:	9303      	str	r3, [sp, #12]
 8004c50:	2a6f      	cmp	r2, #111	; 0x6f
 8004c52:	d000      	beq.n	8004c56 <_printf_i+0xce>
 8004c54:	3702      	adds	r7, #2
 8004c56:	0023      	movs	r3, r4
 8004c58:	2200      	movs	r2, #0
 8004c5a:	3343      	adds	r3, #67	; 0x43
 8004c5c:	701a      	strb	r2, [r3, #0]
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	60a3      	str	r3, [r4, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	db03      	blt.n	8004c6e <_printf_i+0xe6>
 8004c66:	2204      	movs	r2, #4
 8004c68:	6821      	ldr	r1, [r4, #0]
 8004c6a:	4391      	bics	r1, r2
 8004c6c:	6021      	str	r1, [r4, #0]
 8004c6e:	2d00      	cmp	r5, #0
 8004c70:	d102      	bne.n	8004c78 <_printf_i+0xf0>
 8004c72:	9e04      	ldr	r6, [sp, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00c      	beq.n	8004c92 <_printf_i+0x10a>
 8004c78:	9e04      	ldr	r6, [sp, #16]
 8004c7a:	0028      	movs	r0, r5
 8004c7c:	0039      	movs	r1, r7
 8004c7e:	f7fb fad3 	bl	8000228 <__aeabi_uidivmod>
 8004c82:	9b03      	ldr	r3, [sp, #12]
 8004c84:	3e01      	subs	r6, #1
 8004c86:	5c5b      	ldrb	r3, [r3, r1]
 8004c88:	7033      	strb	r3, [r6, #0]
 8004c8a:	002b      	movs	r3, r5
 8004c8c:	0005      	movs	r5, r0
 8004c8e:	429f      	cmp	r7, r3
 8004c90:	d9f3      	bls.n	8004c7a <_printf_i+0xf2>
 8004c92:	2f08      	cmp	r7, #8
 8004c94:	d109      	bne.n	8004caa <_printf_i+0x122>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	07db      	lsls	r3, r3, #31
 8004c9a:	d506      	bpl.n	8004caa <_printf_i+0x122>
 8004c9c:	6863      	ldr	r3, [r4, #4]
 8004c9e:	6922      	ldr	r2, [r4, #16]
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	dc02      	bgt.n	8004caa <_printf_i+0x122>
 8004ca4:	2330      	movs	r3, #48	; 0x30
 8004ca6:	3e01      	subs	r6, #1
 8004ca8:	7033      	strb	r3, [r6, #0]
 8004caa:	9b04      	ldr	r3, [sp, #16]
 8004cac:	1b9b      	subs	r3, r3, r6
 8004cae:	6123      	str	r3, [r4, #16]
 8004cb0:	9b07      	ldr	r3, [sp, #28]
 8004cb2:	0021      	movs	r1, r4
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	9805      	ldr	r0, [sp, #20]
 8004cb8:	9b06      	ldr	r3, [sp, #24]
 8004cba:	aa09      	add	r2, sp, #36	; 0x24
 8004cbc:	f7ff fef4 	bl	8004aa8 <_printf_common>
 8004cc0:	1c43      	adds	r3, r0, #1
 8004cc2:	d14c      	bne.n	8004d5e <_printf_i+0x1d6>
 8004cc4:	2001      	movs	r0, #1
 8004cc6:	4240      	negs	r0, r0
 8004cc8:	b00b      	add	sp, #44	; 0x2c
 8004cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ccc:	3145      	adds	r1, #69	; 0x45
 8004cce:	700a      	strb	r2, [r1, #0]
 8004cd0:	4a34      	ldr	r2, [pc, #208]	; (8004da4 <_printf_i+0x21c>)
 8004cd2:	9203      	str	r2, [sp, #12]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	6821      	ldr	r1, [r4, #0]
 8004cd8:	ca20      	ldmia	r2!, {r5}
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	0608      	lsls	r0, r1, #24
 8004cde:	d516      	bpl.n	8004d0e <_printf_i+0x186>
 8004ce0:	07cb      	lsls	r3, r1, #31
 8004ce2:	d502      	bpl.n	8004cea <_printf_i+0x162>
 8004ce4:	2320      	movs	r3, #32
 8004ce6:	4319      	orrs	r1, r3
 8004ce8:	6021      	str	r1, [r4, #0]
 8004cea:	2710      	movs	r7, #16
 8004cec:	2d00      	cmp	r5, #0
 8004cee:	d1b2      	bne.n	8004c56 <_printf_i+0xce>
 8004cf0:	2320      	movs	r3, #32
 8004cf2:	6822      	ldr	r2, [r4, #0]
 8004cf4:	439a      	bics	r2, r3
 8004cf6:	6022      	str	r2, [r4, #0]
 8004cf8:	e7ad      	b.n	8004c56 <_printf_i+0xce>
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	6809      	ldr	r1, [r1, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	6022      	str	r2, [r4, #0]
 8004d02:	0022      	movs	r2, r4
 8004d04:	2178      	movs	r1, #120	; 0x78
 8004d06:	3245      	adds	r2, #69	; 0x45
 8004d08:	7011      	strb	r1, [r2, #0]
 8004d0a:	4a27      	ldr	r2, [pc, #156]	; (8004da8 <_printf_i+0x220>)
 8004d0c:	e7e1      	b.n	8004cd2 <_printf_i+0x14a>
 8004d0e:	0648      	lsls	r0, r1, #25
 8004d10:	d5e6      	bpl.n	8004ce0 <_printf_i+0x158>
 8004d12:	b2ad      	uxth	r5, r5
 8004d14:	e7e4      	b.n	8004ce0 <_printf_i+0x158>
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	680d      	ldr	r5, [r1, #0]
 8004d1a:	1d10      	adds	r0, r2, #4
 8004d1c:	6949      	ldr	r1, [r1, #20]
 8004d1e:	6018      	str	r0, [r3, #0]
 8004d20:	6813      	ldr	r3, [r2, #0]
 8004d22:	062e      	lsls	r6, r5, #24
 8004d24:	d501      	bpl.n	8004d2a <_printf_i+0x1a2>
 8004d26:	6019      	str	r1, [r3, #0]
 8004d28:	e002      	b.n	8004d30 <_printf_i+0x1a8>
 8004d2a:	066d      	lsls	r5, r5, #25
 8004d2c:	d5fb      	bpl.n	8004d26 <_printf_i+0x19e>
 8004d2e:	8019      	strh	r1, [r3, #0]
 8004d30:	2300      	movs	r3, #0
 8004d32:	9e04      	ldr	r6, [sp, #16]
 8004d34:	6123      	str	r3, [r4, #16]
 8004d36:	e7bb      	b.n	8004cb0 <_printf_i+0x128>
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	1d11      	adds	r1, r2, #4
 8004d3c:	6019      	str	r1, [r3, #0]
 8004d3e:	6816      	ldr	r6, [r2, #0]
 8004d40:	2100      	movs	r1, #0
 8004d42:	0030      	movs	r0, r6
 8004d44:	6862      	ldr	r2, [r4, #4]
 8004d46:	f000 f8f5 	bl	8004f34 <memchr>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d001      	beq.n	8004d52 <_printf_i+0x1ca>
 8004d4e:	1b80      	subs	r0, r0, r6
 8004d50:	6060      	str	r0, [r4, #4]
 8004d52:	6863      	ldr	r3, [r4, #4]
 8004d54:	6123      	str	r3, [r4, #16]
 8004d56:	2300      	movs	r3, #0
 8004d58:	9a04      	ldr	r2, [sp, #16]
 8004d5a:	7013      	strb	r3, [r2, #0]
 8004d5c:	e7a8      	b.n	8004cb0 <_printf_i+0x128>
 8004d5e:	6923      	ldr	r3, [r4, #16]
 8004d60:	0032      	movs	r2, r6
 8004d62:	9906      	ldr	r1, [sp, #24]
 8004d64:	9805      	ldr	r0, [sp, #20]
 8004d66:	9d07      	ldr	r5, [sp, #28]
 8004d68:	47a8      	blx	r5
 8004d6a:	1c43      	adds	r3, r0, #1
 8004d6c:	d0aa      	beq.n	8004cc4 <_printf_i+0x13c>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	079b      	lsls	r3, r3, #30
 8004d72:	d415      	bmi.n	8004da0 <_printf_i+0x218>
 8004d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d76:	68e0      	ldr	r0, [r4, #12]
 8004d78:	4298      	cmp	r0, r3
 8004d7a:	daa5      	bge.n	8004cc8 <_printf_i+0x140>
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	e7a3      	b.n	8004cc8 <_printf_i+0x140>
 8004d80:	0022      	movs	r2, r4
 8004d82:	2301      	movs	r3, #1
 8004d84:	9906      	ldr	r1, [sp, #24]
 8004d86:	9805      	ldr	r0, [sp, #20]
 8004d88:	9e07      	ldr	r6, [sp, #28]
 8004d8a:	3219      	adds	r2, #25
 8004d8c:	47b0      	blx	r6
 8004d8e:	1c43      	adds	r3, r0, #1
 8004d90:	d098      	beq.n	8004cc4 <_printf_i+0x13c>
 8004d92:	3501      	adds	r5, #1
 8004d94:	68e3      	ldr	r3, [r4, #12]
 8004d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	42ab      	cmp	r3, r5
 8004d9c:	dcf0      	bgt.n	8004d80 <_printf_i+0x1f8>
 8004d9e:	e7e9      	b.n	8004d74 <_printf_i+0x1ec>
 8004da0:	2500      	movs	r5, #0
 8004da2:	e7f7      	b.n	8004d94 <_printf_i+0x20c>
 8004da4:	08005341 	.word	0x08005341
 8004da8:	08005352 	.word	0x08005352

08004dac <_sbrk_r>:
 8004dac:	2300      	movs	r3, #0
 8004dae:	b570      	push	{r4, r5, r6, lr}
 8004db0:	4d06      	ldr	r5, [pc, #24]	; (8004dcc <_sbrk_r+0x20>)
 8004db2:	0004      	movs	r4, r0
 8004db4:	0008      	movs	r0, r1
 8004db6:	602b      	str	r3, [r5, #0]
 8004db8:	f7fb ff4c 	bl	8000c54 <_sbrk>
 8004dbc:	1c43      	adds	r3, r0, #1
 8004dbe:	d103      	bne.n	8004dc8 <_sbrk_r+0x1c>
 8004dc0:	682b      	ldr	r3, [r5, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d000      	beq.n	8004dc8 <_sbrk_r+0x1c>
 8004dc6:	6023      	str	r3, [r4, #0]
 8004dc8:	bd70      	pop	{r4, r5, r6, pc}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	200002fc 	.word	0x200002fc

08004dd0 <__sread>:
 8004dd0:	b570      	push	{r4, r5, r6, lr}
 8004dd2:	000c      	movs	r4, r1
 8004dd4:	250e      	movs	r5, #14
 8004dd6:	5f49      	ldrsh	r1, [r1, r5]
 8004dd8:	f000 f8c8 	bl	8004f6c <_read_r>
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	db03      	blt.n	8004de8 <__sread+0x18>
 8004de0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004de2:	181b      	adds	r3, r3, r0
 8004de4:	6563      	str	r3, [r4, #84]	; 0x54
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	89a3      	ldrh	r3, [r4, #12]
 8004dea:	4a02      	ldr	r2, [pc, #8]	; (8004df4 <__sread+0x24>)
 8004dec:	4013      	ands	r3, r2
 8004dee:	81a3      	strh	r3, [r4, #12]
 8004df0:	e7f9      	b.n	8004de6 <__sread+0x16>
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	ffffefff 	.word	0xffffefff

08004df8 <__swrite>:
 8004df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfa:	001f      	movs	r7, r3
 8004dfc:	898b      	ldrh	r3, [r1, #12]
 8004dfe:	0005      	movs	r5, r0
 8004e00:	000c      	movs	r4, r1
 8004e02:	0016      	movs	r6, r2
 8004e04:	05db      	lsls	r3, r3, #23
 8004e06:	d505      	bpl.n	8004e14 <__swrite+0x1c>
 8004e08:	230e      	movs	r3, #14
 8004e0a:	5ec9      	ldrsh	r1, [r1, r3]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2302      	movs	r3, #2
 8004e10:	f000 f87c 	bl	8004f0c <_lseek_r>
 8004e14:	89a3      	ldrh	r3, [r4, #12]
 8004e16:	4a05      	ldr	r2, [pc, #20]	; (8004e2c <__swrite+0x34>)
 8004e18:	0028      	movs	r0, r5
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	81a3      	strh	r3, [r4, #12]
 8004e1e:	0032      	movs	r2, r6
 8004e20:	230e      	movs	r3, #14
 8004e22:	5ee1      	ldrsh	r1, [r4, r3]
 8004e24:	003b      	movs	r3, r7
 8004e26:	f000 f81f 	bl	8004e68 <_write_r>
 8004e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e2c:	ffffefff 	.word	0xffffefff

08004e30 <__sseek>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	000c      	movs	r4, r1
 8004e34:	250e      	movs	r5, #14
 8004e36:	5f49      	ldrsh	r1, [r1, r5]
 8004e38:	f000 f868 	bl	8004f0c <_lseek_r>
 8004e3c:	89a3      	ldrh	r3, [r4, #12]
 8004e3e:	1c42      	adds	r2, r0, #1
 8004e40:	d103      	bne.n	8004e4a <__sseek+0x1a>
 8004e42:	4a05      	ldr	r2, [pc, #20]	; (8004e58 <__sseek+0x28>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	81a3      	strh	r3, [r4, #12]
 8004e48:	bd70      	pop	{r4, r5, r6, pc}
 8004e4a:	2280      	movs	r2, #128	; 0x80
 8004e4c:	0152      	lsls	r2, r2, #5
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	81a3      	strh	r3, [r4, #12]
 8004e52:	6560      	str	r0, [r4, #84]	; 0x54
 8004e54:	e7f8      	b.n	8004e48 <__sseek+0x18>
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	ffffefff 	.word	0xffffefff

08004e5c <__sclose>:
 8004e5c:	b510      	push	{r4, lr}
 8004e5e:	230e      	movs	r3, #14
 8004e60:	5ec9      	ldrsh	r1, [r1, r3]
 8004e62:	f000 f81d 	bl	8004ea0 <_close_r>
 8004e66:	bd10      	pop	{r4, pc}

08004e68 <_write_r>:
 8004e68:	b570      	push	{r4, r5, r6, lr}
 8004e6a:	0004      	movs	r4, r0
 8004e6c:	0008      	movs	r0, r1
 8004e6e:	0011      	movs	r1, r2
 8004e70:	001a      	movs	r2, r3
 8004e72:	2300      	movs	r3, #0
 8004e74:	4d05      	ldr	r5, [pc, #20]	; (8004e8c <_write_r+0x24>)
 8004e76:	602b      	str	r3, [r5, #0]
 8004e78:	f7fb f9dc 	bl	8000234 <_write>
 8004e7c:	1c43      	adds	r3, r0, #1
 8004e7e:	d103      	bne.n	8004e88 <_write_r+0x20>
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d000      	beq.n	8004e88 <_write_r+0x20>
 8004e86:	6023      	str	r3, [r4, #0]
 8004e88:	bd70      	pop	{r4, r5, r6, pc}
 8004e8a:	46c0      	nop			; (mov r8, r8)
 8004e8c:	200002fc 	.word	0x200002fc

08004e90 <abort>:
 8004e90:	2006      	movs	r0, #6
 8004e92:	b510      	push	{r4, lr}
 8004e94:	f000 f8a8 	bl	8004fe8 <raise>
 8004e98:	2001      	movs	r0, #1
 8004e9a:	f7fb fe85 	bl	8000ba8 <_exit>
	...

08004ea0 <_close_r>:
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	b570      	push	{r4, r5, r6, lr}
 8004ea4:	4d06      	ldr	r5, [pc, #24]	; (8004ec0 <_close_r+0x20>)
 8004ea6:	0004      	movs	r4, r0
 8004ea8:	0008      	movs	r0, r1
 8004eaa:	602b      	str	r3, [r5, #0]
 8004eac:	f7fb fea5 	bl	8000bfa <_close>
 8004eb0:	1c43      	adds	r3, r0, #1
 8004eb2:	d103      	bne.n	8004ebc <_close_r+0x1c>
 8004eb4:	682b      	ldr	r3, [r5, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d000      	beq.n	8004ebc <_close_r+0x1c>
 8004eba:	6023      	str	r3, [r4, #0]
 8004ebc:	bd70      	pop	{r4, r5, r6, pc}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	200002fc 	.word	0x200002fc

08004ec4 <_fstat_r>:
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	b570      	push	{r4, r5, r6, lr}
 8004ec8:	4d06      	ldr	r5, [pc, #24]	; (8004ee4 <_fstat_r+0x20>)
 8004eca:	0004      	movs	r4, r0
 8004ecc:	0008      	movs	r0, r1
 8004ece:	0011      	movs	r1, r2
 8004ed0:	602b      	str	r3, [r5, #0]
 8004ed2:	f7fb fe9c 	bl	8000c0e <_fstat>
 8004ed6:	1c43      	adds	r3, r0, #1
 8004ed8:	d103      	bne.n	8004ee2 <_fstat_r+0x1e>
 8004eda:	682b      	ldr	r3, [r5, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d000      	beq.n	8004ee2 <_fstat_r+0x1e>
 8004ee0:	6023      	str	r3, [r4, #0]
 8004ee2:	bd70      	pop	{r4, r5, r6, pc}
 8004ee4:	200002fc 	.word	0x200002fc

08004ee8 <_isatty_r>:
 8004ee8:	2300      	movs	r3, #0
 8004eea:	b570      	push	{r4, r5, r6, lr}
 8004eec:	4d06      	ldr	r5, [pc, #24]	; (8004f08 <_isatty_r+0x20>)
 8004eee:	0004      	movs	r4, r0
 8004ef0:	0008      	movs	r0, r1
 8004ef2:	602b      	str	r3, [r5, #0]
 8004ef4:	f7fb fe99 	bl	8000c2a <_isatty>
 8004ef8:	1c43      	adds	r3, r0, #1
 8004efa:	d103      	bne.n	8004f04 <_isatty_r+0x1c>
 8004efc:	682b      	ldr	r3, [r5, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d000      	beq.n	8004f04 <_isatty_r+0x1c>
 8004f02:	6023      	str	r3, [r4, #0]
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
 8004f06:	46c0      	nop			; (mov r8, r8)
 8004f08:	200002fc 	.word	0x200002fc

08004f0c <_lseek_r>:
 8004f0c:	b570      	push	{r4, r5, r6, lr}
 8004f0e:	0004      	movs	r4, r0
 8004f10:	0008      	movs	r0, r1
 8004f12:	0011      	movs	r1, r2
 8004f14:	001a      	movs	r2, r3
 8004f16:	2300      	movs	r3, #0
 8004f18:	4d05      	ldr	r5, [pc, #20]	; (8004f30 <_lseek_r+0x24>)
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	f7fb fe8e 	bl	8000c3c <_lseek>
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	d103      	bne.n	8004f2c <_lseek_r+0x20>
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d000      	beq.n	8004f2c <_lseek_r+0x20>
 8004f2a:	6023      	str	r3, [r4, #0]
 8004f2c:	bd70      	pop	{r4, r5, r6, pc}
 8004f2e:	46c0      	nop			; (mov r8, r8)
 8004f30:	200002fc 	.word	0x200002fc

08004f34 <memchr>:
 8004f34:	b2c9      	uxtb	r1, r1
 8004f36:	1882      	adds	r2, r0, r2
 8004f38:	4290      	cmp	r0, r2
 8004f3a:	d101      	bne.n	8004f40 <memchr+0xc>
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	4770      	bx	lr
 8004f40:	7803      	ldrb	r3, [r0, #0]
 8004f42:	428b      	cmp	r3, r1
 8004f44:	d0fb      	beq.n	8004f3e <memchr+0xa>
 8004f46:	3001      	adds	r0, #1
 8004f48:	e7f6      	b.n	8004f38 <memchr+0x4>
	...

08004f4c <__malloc_lock>:
 8004f4c:	b510      	push	{r4, lr}
 8004f4e:	4802      	ldr	r0, [pc, #8]	; (8004f58 <__malloc_lock+0xc>)
 8004f50:	f7ff faed 	bl	800452e <__retarget_lock_acquire_recursive>
 8004f54:	bd10      	pop	{r4, pc}
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	200002f0 	.word	0x200002f0

08004f5c <__malloc_unlock>:
 8004f5c:	b510      	push	{r4, lr}
 8004f5e:	4802      	ldr	r0, [pc, #8]	; (8004f68 <__malloc_unlock+0xc>)
 8004f60:	f7ff fae6 	bl	8004530 <__retarget_lock_release_recursive>
 8004f64:	bd10      	pop	{r4, pc}
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	200002f0 	.word	0x200002f0

08004f6c <_read_r>:
 8004f6c:	b570      	push	{r4, r5, r6, lr}
 8004f6e:	0004      	movs	r4, r0
 8004f70:	0008      	movs	r0, r1
 8004f72:	0011      	movs	r1, r2
 8004f74:	001a      	movs	r2, r3
 8004f76:	2300      	movs	r3, #0
 8004f78:	4d05      	ldr	r5, [pc, #20]	; (8004f90 <_read_r+0x24>)
 8004f7a:	602b      	str	r3, [r5, #0]
 8004f7c:	f7fb fe20 	bl	8000bc0 <_read>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	d103      	bne.n	8004f8c <_read_r+0x20>
 8004f84:	682b      	ldr	r3, [r5, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d000      	beq.n	8004f8c <_read_r+0x20>
 8004f8a:	6023      	str	r3, [r4, #0]
 8004f8c:	bd70      	pop	{r4, r5, r6, pc}
 8004f8e:	46c0      	nop			; (mov r8, r8)
 8004f90:	200002fc 	.word	0x200002fc

08004f94 <_raise_r>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	0004      	movs	r4, r0
 8004f98:	000d      	movs	r5, r1
 8004f9a:	291f      	cmp	r1, #31
 8004f9c:	d904      	bls.n	8004fa8 <_raise_r+0x14>
 8004f9e:	2316      	movs	r3, #22
 8004fa0:	6003      	str	r3, [r0, #0]
 8004fa2:	2001      	movs	r0, #1
 8004fa4:	4240      	negs	r0, r0
 8004fa6:	bd70      	pop	{r4, r5, r6, pc}
 8004fa8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d004      	beq.n	8004fb8 <_raise_r+0x24>
 8004fae:	008a      	lsls	r2, r1, #2
 8004fb0:	189b      	adds	r3, r3, r2
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	2a00      	cmp	r2, #0
 8004fb6:	d108      	bne.n	8004fca <_raise_r+0x36>
 8004fb8:	0020      	movs	r0, r4
 8004fba:	f000 f831 	bl	8005020 <_getpid_r>
 8004fbe:	002a      	movs	r2, r5
 8004fc0:	0001      	movs	r1, r0
 8004fc2:	0020      	movs	r0, r4
 8004fc4:	f000 f81a 	bl	8004ffc <_kill_r>
 8004fc8:	e7ed      	b.n	8004fa6 <_raise_r+0x12>
 8004fca:	2000      	movs	r0, #0
 8004fcc:	2a01      	cmp	r2, #1
 8004fce:	d0ea      	beq.n	8004fa6 <_raise_r+0x12>
 8004fd0:	1c51      	adds	r1, r2, #1
 8004fd2:	d103      	bne.n	8004fdc <_raise_r+0x48>
 8004fd4:	2316      	movs	r3, #22
 8004fd6:	3001      	adds	r0, #1
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	e7e4      	b.n	8004fa6 <_raise_r+0x12>
 8004fdc:	2400      	movs	r4, #0
 8004fde:	0028      	movs	r0, r5
 8004fe0:	601c      	str	r4, [r3, #0]
 8004fe2:	4790      	blx	r2
 8004fe4:	0020      	movs	r0, r4
 8004fe6:	e7de      	b.n	8004fa6 <_raise_r+0x12>

08004fe8 <raise>:
 8004fe8:	b510      	push	{r4, lr}
 8004fea:	4b03      	ldr	r3, [pc, #12]	; (8004ff8 <raise+0x10>)
 8004fec:	0001      	movs	r1, r0
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	f7ff ffd0 	bl	8004f94 <_raise_r>
 8004ff4:	bd10      	pop	{r4, pc}
 8004ff6:	46c0      	nop			; (mov r8, r8)
 8004ff8:	2000000c 	.word	0x2000000c

08004ffc <_kill_r>:
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	b570      	push	{r4, r5, r6, lr}
 8005000:	4d06      	ldr	r5, [pc, #24]	; (800501c <_kill_r+0x20>)
 8005002:	0004      	movs	r4, r0
 8005004:	0008      	movs	r0, r1
 8005006:	0011      	movs	r1, r2
 8005008:	602b      	str	r3, [r5, #0]
 800500a:	f7fb fdbd 	bl	8000b88 <_kill>
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	d103      	bne.n	800501a <_kill_r+0x1e>
 8005012:	682b      	ldr	r3, [r5, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d000      	beq.n	800501a <_kill_r+0x1e>
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	bd70      	pop	{r4, r5, r6, pc}
 800501c:	200002fc 	.word	0x200002fc

08005020 <_getpid_r>:
 8005020:	b510      	push	{r4, lr}
 8005022:	f7fb fdab 	bl	8000b7c <_getpid>
 8005026:	bd10      	pop	{r4, pc}

08005028 <_init>:
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800502e:	bc08      	pop	{r3}
 8005030:	469e      	mov	lr, r3
 8005032:	4770      	bx	lr

08005034 <_fini>:
 8005034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503a:	bc08      	pop	{r3}
 800503c:	469e      	mov	lr, r3
 800503e:	4770      	bx	lr
