;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 103
	SUB 12, @10
	ADD 210, -30
	SLT -1, <-20
	JMP @272, #200
	SUB 0, 102
	DJN @272, #200
	SUB #72, @200
	SUB #72, @200
	SUB 212, @15
	SPL @172, #500
	SUB <700, @2
	ADD 12, @10
	SLT @130, 9
	SLT 0, 0
	SLT 0, 0
	SLT 0, 0
	SUB 1, <-1
	CMP @121, 102
	CMP @121, 106
	CMP @121, 102
	SUB 0, 1
	SUB @121, 106
	SUB @121, 106
	JMP -7, @-20
	CMP @121, 102
	SUB 512, @810
	ADD #270, <1
	MOV 1, <-1
	SLT -1, <-29
	ADD 12, @10
	SUB #127, @190
	JMP 0, #2
	DJN 721, 6
	DJN 726, 6
	ADD 12, @10
	SUB @121, 106
	SUB @127, 106
	SUB @0, @2
	CMP 0, 102
	JMN 1, @-1
	DJN 721, 6
	MOV -1, <-20
	JMN 270, 20
	MOV -1, <-20
	SUB @127, <-106
	SUB @127, 106
