# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do audio_visualizer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:07:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:07:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:07:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:07:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:07:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:58 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:07:59 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:59 on Dec 09,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dcagl/Desktop/ECE385/final" C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'input_ready' already declared in this scope (lab62).
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'frame_completed' already declared in this scope (lab62).
# End time: 06:07:59 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./audio_visualizer_run_msim_rtl_verilog.do line 14
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/dcagl/Desktop/ECE385/final {C:/Users/dcagl/Desktop/ECE385/final/lab62.sv}"
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:33 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:10:33 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:33 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:10:33 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:33 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:10:33 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'input_ready' already declared in this scope (lab62).
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'frame_completed' already declared in this scope (lab62).
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:34 on Dec 09,2022
# vlog -reportprogress 30 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:10:34 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:43 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:10:43 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:44 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:10:44 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:44 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:10:44 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:44 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:10:44 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:50 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module bar_graph
# -- Refreshing module butterfly
# -- Refreshing module color_mapper
# -- Refreshing module FastFourierTransform
# -- Refreshing module HexDriver
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 06:10:50 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:50 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module bar_graph
# -- Skipping module butterfly
# -- Skipping module color_mapper
# -- Skipping module FastFourierTransform
# -- Skipping module HexDriver
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 06:10:50 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 06:11:02 on Dec 09,2022
# Loading sv_std.std
# Loading work.testbench
# ** Error: (vsim-3033) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): Instantiation of 'lab62' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
#         Searched libraries:
#             C:/Users/dcagl/Desktop/ECE385/final/simulation/modelsim/rtl_work
# Error loading design
# End time: 06:11:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:27 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'input_ready' already declared in this scope (lab62).
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'frame_completed' already declared in this scope (lab62).
# End time: 06:11:27 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:30 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'input_ready' already declared in this scope (lab62).
# ** Error (suppressible): C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(177): (vlog-2388) 'frame_completed' already declared in this scope (lab62).
# End time: 06:11:30 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:40 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:12:40 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:54 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:12:54 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:54 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:12:54 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:54 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:12:54 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:54 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:12:55 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:55 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:12:55 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:55 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:12:55 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:55 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:12:55 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:56 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:12:56 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:56 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:12:56 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:56 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:12:56 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 06:13:02 on Dec 09,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab62
# Loading work.FastFourierTransform
# Loading work.butterfly
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(444): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(442): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(440): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(438): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(436): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(434): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(432): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(430): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(428): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(426): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(424): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(474).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(422): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(474).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(420): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(471).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(418): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(471).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(416): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(414): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
add wave -position insertpoint  \
sim:/testbench/top/fft/next_state \
sim:/testbench/top/fft/frame_completed \
sim:/testbench/top/fft/curr_state \
sim:/testbench/top/fft/Ready \
sim:/testbench/top/fft/Clk
add wave -position insertpoint  \
sim:/testbench/top/sample_index \
sim:/testbench/top/next_state \
sim:/testbench/top/next_sample_index \
sim:/testbench/top/input_ready \
sim:/testbench/top/frame_completed \
sim:/testbench/top/curr_state \
sim:/testbench/top/address_increment \
sim:/testbench/top/RAM_ADDR
run -all
# Simulation succesfully completed
add wave -position insertpoint  \
sim:/testbench/top/fft/s15 \
sim:/testbench/top/fft/s14 \
sim:/testbench/top/fft/s13 \
sim:/testbench/top/fft/s12 \
sim:/testbench/top/fft/s11 \
sim:/testbench/top/fft/s10 \
sim:/testbench/top/fft/s9 \
sim:/testbench/top/fft/s8 \
sim:/testbench/top/fft/s7 \
sim:/testbench/top/fft/s6 \
sim:/testbench/top/fft/s5 \
sim:/testbench/top/fft/s4 \
sim:/testbench/top/fft/s3 \
sim:/testbench/top/fft/s2 \
sim:/testbench/top/fft/s1 \
sim:/testbench/top/fft/s0
restart
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(444): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(442): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(440): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(438): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(436): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(434): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(432): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(430): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(428): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(426): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(424): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(474).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(422): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(474).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(420): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(471).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(418): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(471).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(416): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(414): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
run -all
# Simulation succesfully completed
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:22:47 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:22:47 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:22:47 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:47 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:22:47 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:48 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:22:48 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:48 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:22:48 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:48 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:22:48 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:49 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:22:49 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:49 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:22:49 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:49 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:22:49 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:56 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module bar_graph
# -- Refreshing module butterfly
# -- Refreshing module color_mapper
# -- Refreshing module FastFourierTransform
# -- Refreshing module HexDriver
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 06:22:56 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:22:56 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module bar_graph
# -- Skipping module butterfly
# -- Skipping module color_mapper
# -- Skipping module FastFourierTransform
# -- Skipping module HexDriver
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 06:22:56 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/testbench/top/x15 \
sim:/testbench/top/x14 \
sim:/testbench/top/x13 \
sim:/testbench/top/x12 \
sim:/testbench/top/x11 \
sim:/testbench/top/x10 \
sim:/testbench/top/x9 \
sim:/testbench/top/x8 \
sim:/testbench/top/x7 \
sim:/testbench/top/x6 \
sim:/testbench/top/x5 \
sim:/testbench/top/x4 \
sim:/testbench/top/x3 \
sim:/testbench/top/x2 \
sim:/testbench/top/x1 \
sim:/testbench/top/x0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.FastFourierTransform
# Loading work.butterfly
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(454): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(499).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(452): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(499).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(450): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(496).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(448): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(496).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(446): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(493).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(444): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(493).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(442): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(490).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(440): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(490).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(438): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(487).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(436): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(487).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(434): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(484).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(432): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(484).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(430): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(481).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(428): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(481).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(426): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(478).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(424): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(478).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
run -all
# Simulation succesfully completed
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:57 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:31:57 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:57 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:31:57 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:57 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:31:57 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:58 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:31:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:58 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:31:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:58 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:31:58 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:31:59 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:31:59 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:32:00 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:32:00 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:32:01 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:32:01 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:32:01 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:32:01 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:32:02 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module bar_graph
# -- Refreshing module butterfly
# -- Refreshing module color_mapper
# -- Refreshing module FastFourierTransform
# -- Refreshing module HexDriver
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 06:32:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:32:02 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module bar_graph
# -- Skipping module butterfly
# -- Skipping module color_mapper
# -- Skipping module FastFourierTransform
# -- Skipping module HexDriver
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 06:32:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.FastFourierTransform
# Loading work.butterfly
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(453): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(498).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(451): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(498).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(449): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(495).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(447): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(495).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(445): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(492).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(443): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(492).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(441): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(439): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(489).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(437): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(435): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(486).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(433): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(431): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(483).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(429): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(427): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(425): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(423): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
run -all
# Simulation succesfully completed
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:36 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:36:36 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:36 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:36:37 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:37 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:36:37 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:37 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:36:37 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:37 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:36:37 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:37 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:36:38 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:38 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:36:38 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:38 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:36:38 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:38 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:36:38 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:38 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:36:38 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:45 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module bar_graph
# -- Refreshing module butterfly
# -- Refreshing module color_mapper
# -- Refreshing module FastFourierTransform
# -- Refreshing module HexDriver
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 06:36:45 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:36:45 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module bar_graph
# -- Skipping module butterfly
# -- Skipping module color_mapper
# -- Skipping module FastFourierTransform
# -- Skipping module HexDriver
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 06:36:45 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.FastFourierTransform
# Loading work.butterfly
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(452): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(496).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(450): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(496).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(448): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(493).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(446): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(493).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(444): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(490).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(442): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(490).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(440): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(487).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(438): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(487).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(436): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(484).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(434): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(484).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(432): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(481).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(430): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(481).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(428): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(478).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(426): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(478).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(424): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(475).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(422): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(475).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
run -all
# Simulation succesfully completed
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:07 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 06:38:07 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:07 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/bar_graph.sv 
# -- Compiling module bar_graph
# 
# Top level modules:
# 	bar_graph
# End time: 06:38:07 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:07 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/butterfly_module.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 06:38:07 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:07 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 06:38:07 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:08 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv 
# -- Compiling module FastFourierTransform
# 
# Top level modules:
# 	FastFourierTransform
# End time: 06:38:08 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:08 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:38:08 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:08 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 06:38:08 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:09 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/ram_bb.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 06:38:09 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:09 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:38:09 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:09 on Dec 09,2022
# vlog -reportprogress 300 -work work C:/Users/dcagl/Desktop/ECE385/final/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 06:38:09 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:13 on Dec 09,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Refreshing module ball
# -- Refreshing module bar_graph
# -- Refreshing module butterfly
# -- Refreshing module color_mapper
# -- Refreshing module FastFourierTransform
# -- Refreshing module HexDriver
# -- Refreshing module lab62
# -- Refreshing module ram
# -- Refreshing module testbench
# -- Refreshing module vga_controller
# End time: 06:38:13 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:38:13 on Dec 09,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping module ball
# -- Skipping module bar_graph
# -- Skipping module butterfly
# -- Skipping module color_mapper
# -- Skipping module FastFourierTransform
# -- Skipping module HexDriver
# -- Skipping module lab62
# -- Skipping module ram
# -- Skipping module testbench
# -- Skipping module vga_controller
# End time: 06:38:13 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench
# Loading work.lab62
# Loading work.FastFourierTransform
# Loading work.butterfly
# Loading work.ram
# Loading work.vga_controller
# Loading work.ball
# Loading work.color_mapper
# ** Warning: (vsim-3017) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Too few port connections. Expected 28, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3015) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top File: C:/Users/dcagl/Desktop/ECE385/final/lab62.sv
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_LDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_UDQM'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_IO'.
# ** Warning: (vsim-3722) C:/Users/dcagl/Desktop/ECE385/final/testbench.sv(41): [TFMPC] - Missing connection for port 'ARDUINO_RESET_N'.
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(453): Variable '/testbench/top/fft/outsignal_r15', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(497).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(451): Variable '/testbench/top/fft/outsignal_r14', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(497).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(449): Variable '/testbench/top/fft/outsignal_r13', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(494).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(447): Variable '/testbench/top/fft/outsignal_r12', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(494).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(445): Variable '/testbench/top/fft/outsignal_r11', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(491).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(443): Variable '/testbench/top/fft/outsignal_r10', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(491).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(441): Variable '/testbench/top/fft/outsignal_r9', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(488).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(439): Variable '/testbench/top/fft/outsignal_r8', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(488).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(437): Variable '/testbench/top/fft/outsignal_r7', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(485).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(435): Variable '/testbench/top/fft/outsignal_r6', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(485).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(433): Variable '/testbench/top/fft/outsignal_r5', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(482).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(431): Variable '/testbench/top/fft/outsignal_r4', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(482).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(429): Variable '/testbench/top/fft/outsignal_r3', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(479).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(427): Variable '/testbench/top/fft/outsignal_r2', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(479).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(425): Variable '/testbench/top/fft/outsignal_r1', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(476).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
# ** Warning: (vsim-3839) C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(423): Variable '/testbench/top/fft/outsignal_r0', driven via a port connection, is multiply driven. See C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv(476).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/top/fft File: C:/Users/dcagl/Desktop/ECE385/final/FastFourierTransform.sv
run -all
# Simulation succesfully completed
# End time: 06:39:51 on Dec 09,2022, Elapsed time: 0:26:49
# Errors: 0, Warnings: 258
