<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxnexys_mic_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.CLK_DOMAIN">zxnexys_zxnexys_mic_0_0_m_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_audio</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_audio</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.CLK_DOMAIN">zxnexys_zxclock_0_0_clk_audio</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_AUDIO.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>mic_i2s_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:30 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bdac298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bdac298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_mic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:30 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bdac298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>mic_i2s_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 11:59:04 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:271a8358</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_mic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:39:30 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:271a8358</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 20 16:50:46 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6bdac298</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_audio</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_wclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_lrsel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/mic_i2s_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_mic_i2s</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mic_i2s_util_vector_logic_0_0/mic_i2s_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/digikey/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_mic_i2s</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxnexys_mic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/mic_i2s_util_vector_logic_0_0/mic_i2s_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_mic_i2s_i/util_vector_logic_0/mic_i2s_util_vector_logic_0_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9446/src/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/sim/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/sim/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/sim/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/digikey/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../zxnexys_mic.gen/sources_1/bd/mic_i2s/sim/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxnexys_mic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnexys_mic_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxnexys_mic_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxnexys_mic_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dcb3b5d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1445fe_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc96943_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798e50c6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b6087ce_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42c8c5ae_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b834a86_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d089971_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1121005a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17b84d58_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70a64a50_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e49997a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@419a81aa_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18139000_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@324a48e0_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763f0bad_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55aeebe1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cb430ae_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312d9b0d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15cffbd4_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5000d23a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aba25a8_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6866ffab_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0af7df_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421a7f6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eddf8ab_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14581caa_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c05a503_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72ef2535_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b0b4d7c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17508864_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a331d5_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c4c5ceb_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46100873_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@99df397_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@173e67ea_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d6036c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e4abfda_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e7c3a9_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b284a5_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13df8153_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113be569_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f0775b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342a8e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b0ea67_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bac428a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a0b6f7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78ce03a2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336229a6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba7393e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@178fbad1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ecdf28f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17abba91_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8abb9e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62568e2b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34fd74e7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7643ada8_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cdb2202_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5845835f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb0edb6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e5b4c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dd35d86_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5727da2c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d7a5cef_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3527b04b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e602d15_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f1ad29_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10aa5da9_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c2bb2d2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@773609c9_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234480ec_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f2f14f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39b54c7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160018d8_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11774648_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff6ed36_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be371e1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da07a39_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f67141_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b375f1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f9b87b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f335b2c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c37fdaf_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57927125_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7547d678_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f913bdd_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@129174d2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e5dbe15_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f340a0c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a60dc7d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e49a7bd_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e76606a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f0e58a1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55957c63_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44f393d0_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17f1170c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48c33a1f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9e95a8_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bd52a22_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5755735_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36f99518_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28e7374e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a823943_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d9d16f3_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c611ba6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429de15_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fab6fbc_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23285337_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59be3c26_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9384718_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75ee8f67_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@254d11b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67658771_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72661e09_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68a4c699_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@374f4123_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d0a142_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7acca1e2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@346bfa09_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5da516e1_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56f8b417_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_AUDIO.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a79d84ef"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8f4f3fea"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="985e3fac"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3d6cce2e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
