User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/ReadLatency/SRAM/1024KB/1024KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 21948 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 128 x 32 x 16
 - Row Activation   : 1 / 128 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 511.655um x 270.316um = 172814um^2
 |--- Mat Area      = 3.99731um x 8.44737um = 33.7667um^2   (428.587%)
 |--- Subarray Area = 1.99865um x 3.75476um = 7.50446um^2   (482.113%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 343.011%
Timing:
 -  Read Latency = 184.113ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 63.2447ps
 |--- Mat Latency    = 120.697ps
    |--- Predecoder Latency = 23.0149ps
    |--- Subarray Latency   = 97.6819ps
       |--- Row Decoder Latency = 34.9459ps
       |--- Bitline Latency     = 26.9845ps,2.08784e+10s,6.68085e+09s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 31.7636ps
       |--- Precharge Latency   = 12.8757ps
       |--- Read Pulse   = 0ps
 - Write Latency = 152.405ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 31.6224ps
 |--- Mat Latency    = 120.697ps
    |--- Predecoder Latency = 23.0149ps
    |--- Subarray Latency   = 97.6819ps
       |--- Row Decoder Latency = 34.9459ps
       |--- Charge Latency      = 5.88455ps
 - Read Bandwidth  = 211.607GB/s
 - Write Bandwidth = 163.797GB/s
Power:
 -  Read Dynamic Energy = 252.148pJ
 |--- TSV Dynamic Energy    = 236.167pJ
 |--- H-Tree Dynamic Energy = 14.1062pJ
 |--- Mat Dynamic Energy    = 0.0585841pJ per mat
    |--- Predecoder Dynamic Energy = 0.00191622pJ
    |--- Subarray Dynamic Energy   = 0.014167pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Senseamp Dynamic Energy    = 0.00145399pJ
       |--- Mux Dynamic Energy         = 0.00108818pJ
       |--- Precharge Dynamic Energy   = 0.00609574pJ
 - Write Dynamic Energy = 251.083pJ
 |--- TSV Dynamic Energy    = 236.167pJ
 |--- H-Tree Dynamic Energy = 14.1062pJ
 |--- Mat Dynamic Energy    = 0.0253215pJ per mat
    |--- Predecoder Dynamic Energy = 0.00191622pJ
    |--- Subarray Dynamic Energy   = 0.00585132pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Mux Dynamic Energy         = 0.00108818pJ
 - Leakage Power = 228.057uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 3.47988nW per mat

Finished!
