Warning (10268): Verilog HDL information at Reg_8.sv(12): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv Line: 12
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/HexDriver.sv Line: 23
