<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='318' ll='320' type='bool llvm::TargetLoweringBase::hasMultipleConditionRegisters() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1859' u='c' c='_ZNK4llvm18TargetLoweringBase31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='317'>/// Return true if multiple condition registers are available.</doc>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='1350' u='c' c='_ZL17sinkCmpExpressionPN4llvm7CmpInstERKNS_14TargetLoweringE'/>
