Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:46:07 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga001.jf.intel.com (orsmga001.jf.intel.com [10.7.209.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 70C2158042F
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 05:07:07 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by orsmga001-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 05:07:07 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A1vjw7hdfmOawg+8EIHzGImHhlGMj4u6mDksu8pMi?=
 =?us-ascii?q?zoh2WeGdxc26ZRGN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4rx1QxH0li?=
 =?us-ascii?q?gIKz858HnWisNuiqJbvAmhrAF7z4LNfY2ZKOZycqbbcNgHR2ROQ9xRWjRODYOy?=
 =?us-ascii?q?bYQBD+QPM+VGoYbhulUOtRmzCwujCe/yxDJEmmH53bYh3uQ9DQ3LxhAsE84SvH?=
 =?us-ascii?q?nWqtj+KaccUfqyzKnN1TjNde1Z2Svj54jSbxsvpuuDXLJtfsXPzUkvEx7Og1KI?=
 =?us-ascii?q?qYP7IzOayP4Nv3Ke7+V6VeOglnAoqwV1ojW0wscsi4/JiZgPylDD7yl5x5w1Jd?=
 =?us-ascii?q?KhRUN9fNWqE4NQujmEO4dqQc4uWXxktDs5x7Ecp5K2cigHxI46yxPdc/CLbYmF?=
 =?us-ascii?q?7g7hWeuULzd1h2lqdK66ihu98kWty+LxW8yq3FpWqydIl9fBu38C2hHV98OJUO?=
 =?us-ascii?q?Fy/l271jaKzw3T6v9LIUQzlafDL54hw6UwloYIsUjZES/2nlj2gLWRdkU+9eik?=
 =?us-ascii?q?8+XnYrP4qZ+AL4J4lB3yP6c0lsCiHOg1MRICU3aV9Om8zrHv4E/0TK1PjvIsk6?=
 =?us-ascii?q?nZtJ7aJd4cpq68GwJVy5gs6xOiDzu/zdsXg2cHI0xBeB6elIfpPEzOIPbkAvih?=
 =?us-ascii?q?mFSglzNrx/HFPrL/GJnMIWXDna/lfbZ87U5c1QUywcpe55JSFrEOPvbzVlXtu9?=
 =?us-ascii?q?zfCx80KAq0w+HhCNVy0IMeRHiDAqiDMKPdqVOI/P4gI/GQZI8JvzbwM/wl5//t?=
 =?us-ascii?q?jXAng1MccrSp0IATaHC5GPRmPkqYbWDtgtcHDWcFoA4+QPb2h12FVD4AL0u0RL?=
 =?us-ascii?q?82szEnFJq9X8CEQoG2nKfH2iC9EZtLIGdcBReJGHbscoyCHPAUdCOVJNQmizEB?=
 =?us-ascii?q?SP2tRpEs0UKTshTnwe9iJ+vQ5ipKrJ/myZ156vPekVQo+CVpAt+B+2eKSW5ygy?=
 =?us-ascii?q?UPXTBhx711o0F21gKe17NliedTD91Z6qB1VVIANJXcxvZ2Q/D/XA7MZMyOTh7y?=
 =?us-ascii?q?WNStATgrQpQxztkCblxmHNOKihHF1jCtRbgPmOrYKoYz9/fk0mT8PY5YwmfK2a?=
 =?us-ascii?q?0lxw0+T9dCLyujj79z+gzXL4rIlUyDkOCtb6tKj32Fz3uK0Wfb5BIQawV3S6iQ?=
 =?us-ascii?q?GClHPkY=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CcAAC6HglcmBHrdtBkHgEGBwaBVAYLA?=
 =?us-ascii?q?YEwKoIlE4N6iHiNPHyYQxYYFIdXIjcGDQEDAQEBAQEBAgETAQEBAQEICwsGGw4?=
 =?us-ascii?q?jDII2BQIDGgEGglwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SA?=
 =?us-ascii?q?QUBHAYTBYMcggIBBJoLPIodcHwzgnYBAQWHJQgSeYsTgVc/gREBglw1iAWCV6B?=
 =?us-ascii?q?hBwKCIASPIhiRNSyYUA8hgTuBdzMaMHQGgjWCGwwXfwEHh1eFP0ExgQeIcIF3A?=
 =?us-ascii?q?QE?=
X-IPAS-Result: =?us-ascii?q?A0CcAAC6HglcmBHrdtBkHgEGBwaBVAYLAYEwKoIlE4N6iHi?=
 =?us-ascii?q?NPHyYQxYYFIdXIjcGDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGgEGg?=
 =?us-ascii?q?lwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcggI?=
 =?us-ascii?q?BBJoLPIodcHwzgnYBAQWHJQgSeYsTgVc/gREBglw1iAWCV6BhBwKCIASPIhiRN?=
 =?us-ascii?q?SyYUA8hgTuBdzMaMHQGgjWCGwwXfwEHh1eFP0ExgQeIcIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="43826220"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 05:06:45 -0800
Received: from localhost ([::1]:40938 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUtMb-0008Lh-2O
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 08:06:45 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:35923)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUtMF-0008Kv-Us
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 08:06:29 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUtMA-0001Nr-VK
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 08:06:23 -0500
Received: from mail-ot1-x344.google.com ([2607:f8b0:4864:20::344]:44244)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUtM9-0001MW-1t
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 08:06:17 -0500
Received: by mail-ot1-x344.google.com with SMTP id f18so292530otl.11
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 05:06:16 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=IrrLJYaZUXdhXFL+KIVv214r/SBQsKJmjbZi9vINTYY=;
	b=b4D3cLlEkjZM6r/KEjV6erZsNOd/3ylQ+zNgjDAq9PsPmHM8767MogLVC8wkmtNgf1
	KPkX30NkZNF8tBttYPN5Qh0BMWh/RiBg9WHRqhmy8uvpa7chf3pUJs8Cmq1Nl/4AZDjM
	GBfHxSeVxyDy2OekUjeWdbYc5z0m7BUO5SNhA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=IrrLJYaZUXdhXFL+KIVv214r/SBQsKJmjbZi9vINTYY=;
	b=lCtOsHgxyFf3UyK/fZv5db9Mdbi/ZMGtCCG9PelKqqB5FxYN2YKyVU3y+CqGo13omO
	dY6VsHUQWuIsFX8NlSOif57VpPHdfqockJChHRnZ3BaCODB1BX0VY7TqOzpeA8Xe2fwl
	ZRxkBpqm0S7BK9mGl1sNYIyDCggOqHQs0fdkmrNeGEJQD2w7ccokEatJ6oWFVG/jdsxi
	zfR7cq0EjLDa548M2APbPRK8Si2vob1k56XRERS4EywA9DSjmo/RMXczOrvm9DoiGWFK
	Xwkbs5flJ5EYL6xaOpJXo8PFihEhGR7i1kQ2o2JTxvNt+BbfZHcCA5ySx+zzQVQ9BtOb
	+ubQ==
X-Gm-Message-State: AA+aEWZskLgR41/DAXrkpFTUSCl5m8QLsF7Fn8IYi63hUPhHjwkwErB6
	6WbVe8JORmkxl5mc7gJyaEn5ZWrrXy6VZDS+8TBbSg==
X-Google-Smtp-Source: AFSGD/UeQyzAXMjQf2nP7B+crQbyN1THVqqkOaB2Q1FSC++/Y/536tHl1xScI90uNRezZhA7JnUaU3Oa0wo1bIn+HNs=
X-Received: by 2002:a05:6830:1115:: with SMTP id
	w21mr17400386otq.316.1544101576346; 
	Thu, 06 Dec 2018 05:06:16 -0800 (PST)
MIME-Version: 1.0
References: <20181203203839.757-1-richard.henderson@linaro.org>
	<20181203203839.757-7-richard.henderson@linaro.org>
In-Reply-To: <20181203203839.757-7-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 13:06:04 +0000
Message-ID: <CAFEAcA9-jB-RhEPb4CnnrCZ9y+SWu_1Ec6GYw7dyQyrVi3fd7w@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::344
Subject: Re: [Qemu-devel] [PATCH v2 06/10] target/arm: Use arm_hcr_el2_eff
 more places
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 3 Dec 2018 at 20:38, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Since arm_hcr_el2_eff includes a check against
> arm_is_secure_below_el3, we can often remove a
> nearby check against secure state.
>
> In some cases, sort the call to arm_hcr_el2_eff
> to the end of a short-circuit logical sequence.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---


> @@ -8797,6 +8795,8 @@ static inline uint32_t regime_sctlr(CPUARMState *env, ARMMMUIdx mmu_idx)
>  static inline bool regime_translation_disabled(CPUARMState *env,
>                                                 ARMMMUIdx mmu_idx)
>  {
> +    uint64_t hcr_el2;
> +
>      if (arm_feature(env, ARM_FEATURE_M)) {
>          switch (env->v7m.mpu_ctrl[regime_is_secure(env, mmu_idx)] &
>                  (R_V7M_MPU_CTRL_ENABLE_MASK | R_V7M_MPU_CTRL_HFNMIENA_MASK)) {
> @@ -8815,19 +8815,21 @@ static inline bool regime_translation_disabled(CPUARMState *env,
>          }
>      }
>
> +    hcr_el2 = arm_hcr_el2_eff(env);

Changing this in this function makes me nervous, because
arm_hcr_el2_eff() looks at the current CPU state via
arm_is_secure_below_el3() rather than at the security state
of the translation regime we're asking about. I think
it probably doesn't change behaviour, but I'm finding
it hard to reason about...

> +
>      if (mmu_idx == ARMMMUIdx_S2NS) {
>          /* HCR.DC means HCR.VM behaves as 1 */
> -        return (env->cp15.hcr_el2 & (HCR_DC | HCR_VM)) == 0;
> +        return (hcr_el2 & (HCR_DC | HCR_VM)) == 0;
>      }
>
> -    if (env->cp15.hcr_el2 & HCR_TGE) {
> +    if (hcr_el2 & HCR_TGE) {
>          /* TGE means that NS EL0/1 act as if SCTLR_EL1.M is zero */
>          if (!regime_is_secure(env, mmu_idx) && regime_el(env, mmu_idx) == 1) {
>              return true;
>          }
>      }
>
> -    if ((env->cp15.hcr_el2 & HCR_DC) &&
> +    if ((hcr_el2 & HCR_DC) &&
>          (mmu_idx == ARMMMUIdx_S1NSE0 || mmu_idx == ARMMMUIdx_S1NSE1)) {
>          /* HCR.DC means SCTLR_EL1.M behaves as 0 */
>          return true;


> @@ -995,7 +994,7 @@ void HELPER(pre_smc)(CPUARMState *env, uint32_t syndrome)
>                          exception_target_el(env));
>      }
>
> -    if (!secure && cur_el == 1 && (env->cp15.hcr_el2 & HCR_TSC)) {
> +    if (!secure && cur_el == 1 && (arm_hcr_el2_eff(env) & HCR_TSC)) {

Why can't we drop the !secure check here?

>          /* In NS EL1, HCR controlled routing to EL2 has priority over SMD.
>           * We also want an EL2 guest to be able to forbid its EL1 from
>           * making PSCI calls into QEMU's "firmware" via HCR.TSC.
> @@ -1098,8 +1097,7 @@ void HELPER(exception_return)(CPUARMState *env)
>          goto illegal_return;
>      }
>
> -    if (new_el == 1 && (env->cp15.hcr_el2 & HCR_TGE)
> -        && !arm_is_secure_below_el3(env)) {
> +    if (new_el == 1 && (arm_hcr_el2_eff(env) & HCR_TGE)) {
>          goto illegal_return;
>      }

Otherwise
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM

