{
    "Report Information": {
        "Copyright": "Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.",
        "Tool Version": "Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022",
        "Date": "Tue Nov 19 15:22:07 2024",
        "Host": "MSI running 64-bit major release  (build 9200)",
        "Command": "report_design_analysis -qor_summary -disable_device_warning -json c:/Users/estel/project/laser-harp-fpga/laser_harp_test/laser_harp_test.runs/impl_1/.Xil/Vivado-20408-MSI/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/.Xil/Vivado-7888-MSI/dcp0/dbg_hub_rda.json",
        "Design": "dbg_hub",
        "Device": "xc7s50",
        "Design State": "Synthesized"
    },
    "Design QoR Summary": [{
            "Task Name": "synth_design",
            "Options": "-incremental_mode off",
            "Directives": "",
            "Runtime(mins)": "0",
            "Wns(ns)": "",
            "Tns(ns)": "",
            "Whs(ns)": "",
            "Ths(ns)": "",
            "RQA": "",
            "Global Cong Level N-E-S-W": "",
            "Global Cong Tile% N-E-S-W": "",
            "Long Cong Level N-E-S-W": "",
            "Long Cong Tile% N-E-S-W": "",
            "Short Cong Level N-E-S-W": "",
            "Short Cong Tile% N-E-S-W": "",
            "Number of threads": "2"
        }]
}