library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity inverter is
    port (
        input : in std_logic;
        output : out std_logic
    );
end entity;

architecture structural of inverter is
begin
    -- Main process
    process(input)
    begin
        output <= NOT input;
    end process;
end;
