Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 12:06:45 2021
| Host         : LAPTOP-AQRTB6D9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    63 |
| Unused register locations in slices containing registers |   236 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           19 |
|     10 |            3 |
|     12 |            2 |
|     14 |            3 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             174 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             350 |           58 |
| Yes          | No                    | No                     |            1050 |          225 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1342 |          218 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|      Clock Signal      |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[14]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[8]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[2]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[10]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[1]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[9]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[12]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | seg[6]_i_1_n_0                            | an[1]_i_1_n_0                          |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[6]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | seg[6]_i_1_n_0                            | an[2]_i_1_n_0                          |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[11]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[7]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[0]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[5]                              |                                        |                1 |              2 |
| ~clk_6p25m_BUFG        |                                           |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[13]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[3]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[15]                             |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa2/E[4]                              |                                        |                1 |              2 |
|  J_MIC3_Pin1_OBUF_BUFG | andisp0                                   | fa8/fa2/andisp1_reg[6]                 |                3 |             10 |
|  clk_6p25m_BUFG        |                                           | fa2/x_index_begin[7]_i_1_n_0           |                2 |             10 |
|  clk_6p25m_BUFG        | fa2/fa5/fa1/robo_killer_y_begin_reg[0][0] |                                        |                2 |             10 |
|  J_MIC3_Pin1_OBUF_BUFG | andisp0                                   | fa8/fa1/andisp0_reg[5]                 |                3 |             12 |
|  clock_IBUF_BUFG       |                                           |                                        |                3 |             12 |
|  J_MIC3_Pin1_OBUF_BUFG |                                           | staticcount[6]_i_1_n_0                 |                2 |             14 |
|  J_MIC3_Pin1_OBUF_BUFG | fa8/fa2/E[0]                              |                                        |                5 |             14 |
|  J_MIC3_Pin1_OBUF_BUFG | unlocked                                  | fa8/fa2/enteredpw_reg[0]               |                3 |             14 |
|  clk_6p25m_BUFG        |                                           | fa2/reset                              |                6 |             18 |
|  J_MIC3_Pin1_OBUF_BUFG | seg[6]_i_1_n_0                            |                                        |                2 |             18 |
|  J_MIC3_Pin1_OBUF_BUFG |                                           | fa8/fa2/enteredpw_reg[0]               |                5 |             20 |
|  J_MIC3_Pin1_OBUF_BUFG |                                           | clear                                  |                3 |             22 |
|  J_MIC3_Pin1_OBUF_BUFG | fa6/CO[0]                                 | clear                                  |                3 |             24 |
| ~fa6/J_MIC3_Pin4_OBUF  |                                           |                                        |                4 |             24 |
|  clock_IBUF_BUFG       |                                           | J_MIC3_Pin1_OBUF_BUFG                  |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG | p_10_in                                   | currno_rep[3]_i_2_n_0                  |                5 |             30 |
|  clk_6p25m_BUFG        | fa2/fa5/fa1/E[0]                          |                                        |                8 |             32 |
|  J_MIC3_Pin1_OBUF_BUFG | clear                                     |                                        |                7 |             34 |
| ~clk_6p25m_BUFG        |                                           | fa4/fa1/resett                         |                5 |             34 |
| ~clk_6p25m_BUFG        | fa1/delay[0]_i_1_n_0                      | fa4/fa1/resett                         |                5 |             40 |
|  clk_6p25m_BUFG        |                                           |                                        |               17 |             40 |
|  clock_IBUF_BUFG       |                                           | fa20k/clear                            |                7 |             56 |
|  clk_6p25m_BUFG        | fa2/fa6/fa1/colortimes_reg[6][0]          | fa2/fa5/fa1/colortimes_reg[6][30]      |               11 |             62 |
|  clk_6p25m_BUFG        | fa2/heighttop4init22_out                  | fa2/fa5/fa1/countgame_reg[0][0]        |                8 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/colortimes_reg[3][0]          | fa2/fa5/fa1/colortimes_reg[3][30]      |               13 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/colortimes_reg[4][0]          | fa2/fa6/fa2/colortimes_reg[4][30]_0    |               14 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/colortimes_reg[5][0]_0        | fa2/fa5/fa1/colortimes_reg[5][30]      |                9 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/endcolor                      | fa2/fa5/fa1/endcolor_reg[30]           |               18 |             62 |
|  clk_6p25m_BUFG        | fa2/fa5/fa1/robo_killer_x_begin_reg[30]   | fa2/fa5/fa1/robo_killer_x_begin_reg[6] |                8 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/colortimes_reg[1][0]          | fa2/fa5/fa1/colortimes_reg[1][30]_0    |               10 |             62 |
|  clk_6p25m_BUFG        | fa2/fa5/fa1/colortimes_reg[0][0]          | fa2/fa5/fa1/colortimes_reg[0][30]      |               11 |             62 |
|  clk_6p25m_BUFG        | fa2/spike1xbegin[30]_i_1_n_0              |                                        |               13 |             62 |
|  clk_6p25m_BUFG        |                                           | fa2/boat_x_begin[30]_i_1_n_0           |                8 |             62 |
|  clk_6p25m_BUFG        | fa2/fa6/fa1/colortimes_reg[2][0]_0        | fa2/fa5/fa1/colortimes_reg[2][30]      |                9 |             62 |
| ~clk_6p25m_BUFG        | fa1/state                                 | fa4/fa1/resett                         |                8 |             64 |
|  clk_6p25m_BUFG        | fa2/fa6/fa2/endcolor                      | fa2/fa5/fa1/currcolor_reg[2]_rep       |               10 |             66 |
|  J_MIC3_Pin1_OBUF_BUFG | currno_rep[3]_i_2_n_0                     | fa9/fa1/SR[0]                          |               17 |             70 |
|  clk_6p25m_BUFG        | fa2/robo1_y_begin[30]_i_1_n_0             |                                        |               19 |             76 |
| ~clk_6p25m_BUFG        |                                           | fa1/spi_word[39]_i_1_n_0               |               17 |             90 |
|  J_MIC3_Pin1_OBUF_BUFG |                                           |                                        |               22 |             96 |
|  clk_6p25m_BUFG        | fa2/counter_robo_game[30]_i_1_n_0         |                                        |               16 |            126 |
|  J_MIC3_Pin1_OBUF_BUFG | fa9/fa1/avg                               | fa9/fa1/avgcount_reg[30]               |               22 |            186 |
|  clk_6p25m_BUFG        | fa2/barsp                                 | fa2/fa5/fa1/clear                      |               26 |            202 |
|  clk_6p25m_BUFG        | fa2/heighttop4init22_out                  |                                        |              137 |            646 |
+------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+


