[["Flow engineering for physical implementation: theory and practice.", ["Steve Golson", "Pete Churchill"], "https://doi.org/10.1145/1391469.1391471"], ["Sparse matrix computations on manycore GPU's.", ["Michael Garland"], "https://doi.org/10.1145/1391469.1391473"], ["Parallel programming: can we PLEASE get it right this time?", ["Tim Mattson", "Michael Wrinn"], "https://doi.org/10.1145/1391469.1391474"], ["Parallelizing CAD: a timely research agenda for EDA.", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475"], ["Functionally linear decomposition and synthesis of logic circuits for FPGAs.", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1391469.1391477"], ["FPGA area reduction by multi-output function based sequential resynthesis.", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478"], ["A generalized network flow based algorithm for power-aware FPGA memory mapping.", ["Tien-Yuan Hsu", "Ting-Chi Wang"], "https://doi.org/10.1145/1391469.1391479"], ["Enhancing timing-driven FPGA placement for pipelined netlists.", ["Kenneth Eguro", "Scott Hauck"], "https://doi.org/10.1145/1391469.1391480"], ["Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations.", ["Xin Li", "Hongzhou Liu"], "https://doi.org/10.1145/1391469.1391482"], ["Topology synthesis of analog circuits based on adaptively generated building blocks.", ["Angan Das", "Ranga Vemuri"], "https://doi.org/10.1145/1391469.1391483"], ["Analog placement based on hierarchical module clustering.", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1391469.1391484"], ["Run-time instruction set selection in a transmutable embedded processor.", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486"], ["Rapid application specific floating-point unit generation with bit-alignment.", ["Yee Jern Chong", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391487"], ["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488"], ["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP).", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489"], ["Election year: what the electronics industry needs---and can expect---from the incoming administration.", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491"], ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip.", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493"], ["The design of a low power carbon nanotube chemical sensor system.", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494"], ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor.", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495"], ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor.", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496"], ["A MIPS R2000 implementation.", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497"], ["Process variation tolerant SRAM array for ultra low voltage applications.", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498"], ["PicoCube: a 1 cm3 sensor node powered by harvested energy.", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499"], ["An 8x8 run-time reconfigurable FPGA embedded in a SoC.", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500"], ["Reinventing EDA with manycore processors.", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502"], ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504"], ["Compositional verification of retiming and sequential optimizations.", ["In-Ho Moon"], "https://doi.org/10.1145/1391469.1391506"], ["Tunneling and slicing: towards scalable BMC.", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1391469.1391507"], ["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation.", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508"], ["Faster symmetry discovery using sparsity of symmetries.", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509"], ["Application-driven floorplan-aware voltage island design.", ["Dipanjan Sengupta", "Resve A. Saleh"], "https://doi.org/10.1145/1391469.1391511"], ["DeFer: deferred decision making enabled fixed-outline floorplanner.", ["Jackey Z. Yan", "Chris Chu"], "https://doi.org/10.1145/1391469.1391512"], ["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs.", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513"], ["Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips.", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1391469.1391514"], ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications.", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516"], ["Feedback-controlled reliability-aware power management for real-time embedded systems.", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517"], ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems.", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518"], ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques.", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519"], ["An automatic scratch pad memory management tool and MPEG-4 encoder case study.", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520"], ["A methodology for statistical estimation of read access yield in SRAMs.", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522"], ["Automated design of self-adjusting pipelines.", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391523"], ["Speedpath prediction based on learning from a small set of examples.", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524"], ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays.", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525"], ["Statistical waveform and current source based standard cell models for accurate timing analysis.", ["Amit Goel", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1391469.1391526"], ["SystemVerilog implicit port enhancements accelerate system design &amp; verification.", ["Clifford E. Cummings"], "https://doi.org/10.1145/1391469.1391528"], ["Translation of an existing VMM-based SystemVerilog testbench to OVM.", ["Kelly D. Larson"], "https://doi.org/10.1145/1391469.1391529"], ["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines.", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531"], ["The mixed signal optimum energy point: voltage and parallelism.", ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391532"], ["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs.", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533"], ["Assertion-based verification of a 32 thread SPARCTM CMT microprocessor.", ["Babu Turumella", "Mukesh Sharma"], "https://doi.org/10.1145/1391469.1391535"], ["Functional test selection based on unsupervised support vector analysis.", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536"], ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic.", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537"], ["Technology exploration for graphene nanoribbon FETs.", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539"], ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement.", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540"], ["A progressive-ILP based routing algorithm for cross-referencing biochips.", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541"], ["High-performance timing simulation of embedded software.", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543"], ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544"], ["Exploring locking &amp; partitioning for predictable shared caches on multi-cores.", ["Vivy Suhendra", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391545"], ["Miss reduction in embedded processors through dynamic, power-friendly cache design.", ["Garo Bournoutian", "Alex Orailoglu"], "https://doi.org/10.1145/1391469.1391546"], ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548"], ["Characterizing chip-multiprocessor variability-tolerance.", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391550"], ["Cache modeling in probabilistic execution time analysis.", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391551"], ["Multiprocessor performance estimation using hybrid simulation.", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552"], ["Multithreaded simulation for synchronous dataflow graphs.", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553"], ["Design of a mask-programmable memory/multiplier array using G4-FET technology.", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555"], ["Programmable logic circuits based on ambipolar CNFET.", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556"], ["Analog parallelism in ring-based VCOs.", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557"], ["Techniques for fully integrated intra-/inter-chip optical communication.", ["Claudio Favi", "Edoardo Charbon"], "https://doi.org/10.1145/1391469.1391558"], ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach.", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559"], ["Bounded-lifetime integrated circuits.", ["Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1391469.1391560"], ["Collective computing based on swarm intelligence.", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561"], ["(Bio)-behavioral CAD.", ["Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391562"], ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564"], ["Statistical diagnosis of unmodeled systematic timing effects.", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566"], ["Multiple defect diagnosis using no assumptions on failing pattern characteristics.", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391567"], ["Precise failure localization using automated layout analysis of diagnosis candidates.", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568"], ["IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors.", ["Sung-Boem Park", "Subhasish Mitra"], "https://doi.org/10.1145/1391469.1391569"], ["Automatic architecture refinement techniques for customizing processing elements.", ["Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391571"], ["Formal datapath representation and manipulation for implementing DSP transforms.", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572"], ["Symbolic noise analysis approach to computational hardware optimization.", ["Arash Ahmadi", "Mark Zwolinski"], "https://doi.org/10.1145/1391469.1391573"], ["Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform.", ["Yu Pang", "Katarzyna Radecka"], "https://doi.org/10.1145/1391469.1391574"], ["Parameterized timing analysis with general delay models and arbitrary variation sources.", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1391469.1391576"], ["DeMOR: decentralized model order reduction of linear networks with massive ports.", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577"], ["Stochastic integral equation solver for efficient variation-aware interconnect extraction.", ["Tarek Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1391469.1391578"], ["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects.", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579"], ["Driver waveform computation for timing analysis with multiple voltage threshold driver models.", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580"], ["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582"], ["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583"], ["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584"], ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories.", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585"], ["Towards a more physical approach to gate modeling for timing, noise, and power.", ["Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1391469.1391587"], ["Transistor level gate modeling for accurate and fast timing, noise, and power analysis.", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588"], ["A \"true\" electrical cell model for timing, noise, and power grid verification.", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589"], ["Challenges in gate level modeling for delay and SI at 65nm and below.", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590"], ["Addressing library creation challenges from recent Liberty extensions.", ["Richard Trihy"], "https://doi.org/10.1145/1391469.1391591"], ["SystemClick: a domain-specific framework for early exploration using functional performance models.", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593"], ["Applying passive RFID system to wireless headphones for extreme low power consumption.", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594"], ["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems.", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595"], ["Automated design of tunable impedance matching networks for reconfigurable wireless applications.", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596"], ["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction.", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598"], ["Predictive formulae for OPC with applications to lithography-friendly routing.", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599"], ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction.", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600"], ["Design-process integration for performance-based OPC framework.", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601"], ["An efficient incremental algorithm for min-area retiming.", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1391469.1391603"], ["Scalable min-register retiming under timing and initializability constraints.", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604"], ["Merging nodes under sequential observability.", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605"], ["N-variant IC design: methodology and applications.", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391606"], ["Verifying really complex systems: on earth and beyond.", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608"], ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement.", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610"], ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM.", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611"], ["Topological routing to maximize routability for package substrate.", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612"], ["Low power passive equalizer optimization using tritonic step response.", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613"], ["Daedalus: toward composable multimedia MP-SoC design.", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615"], ["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models.", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616"], ["Specify-explore-refine (SER): from specification to implementation.", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617"], ["Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation.", ["Risto Savolainen", "Tero Rissa"], "https://doi.org/10.1145/1391469.1391619"], ["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration.", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620"], ["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification.", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622"], ["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements.", ["Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1391469.1391623"], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability.", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624"], ["Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction.", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391625"], ["Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627"], ["Application mapping for chip multiprocessors.", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628"], ["Concurrent topology and routing optimization in automotive network integration.", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629"], ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630"], ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632"], ["Bi-decomposing large Boolean functions via interpolation and satisfiability solving.", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634"], ["Signature based Boolean matching in the presence of don't cares.", ["Afshin Abdollahi"], "https://doi.org/10.1145/1391469.1391635"], ["The synthesis of robust polynomial arithmetic with stochastic logic.", ["Weikang Qian", "Marc D. Riedel"], "https://doi.org/10.1145/1391469.1391636"], ["Automatic synthesis of clock gating logic with controlled netlist perturbation.", ["Aaron P. Hurst"], "https://doi.org/10.1145/1391469.1391637"], ["A new paradigm for synthesis and propagation of clock gating conditions.", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638"], ["3-D semiconductor's: more from Moore.", ["Ted Vucurevich"], "https://doi.org/10.1145/1391469.1391640"], ["Tera-scale computing and interconnect challenges.", ["Jerry Bautista"], "https://doi.org/10.1145/1391469.1391641"], ["Design and CAD for 3D integrated circuits.", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642"], ["Why should we do 3D integration?", ["Wilfried Haensch"], "https://doi.org/10.1145/1391469.1391643"], ["Efficient Monte Carlo based incremental statistical timing analysis.", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645"], ["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis.", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646"], ["A framework for block-based timing sensitivity analysis.", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647"], ["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications.", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648"], ["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution.", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649"], ["An integrated nonlinear placement framework with congestion and porosity aware buffer planning.", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651"], ["Circuit-wise buffer insertion and gate sizing algorithm with scalability.", ["Zhanyuan Jiang", "Weiping Shi"], "https://doi.org/10.1145/1391469.1391652"], ["Type-matching clock tree for zero skew clock gating.", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653"], ["Robust chip-level clock tree synthesis for SOC designs.", ["Anand Rajaram", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391654"], ["Path smoothing via discrete optimization.", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655"], ["Stochastic modeling of a thermally-managed multi-core system.", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657"], ["Predictive dynamic thermal management for multicore systems.", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658"], ["Control theory-based DVS for interactive 3D games.", ["Yan Gu", "Samarjit Chakraborty"], "https://doi.org/10.1145/1391469.1391659"], ["Many-core design from a thermal perspective.", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660"], ["Compiler-driven register re-assignment for register file power-density and temperature reduction.", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661"], ["MAPS: an integrated framework for MPSoC application parallelization.", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663"], ["ADAM: run-time agent-based distributed application mapping for on-chip communication.", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664"], ["Latency and bandwidth efficient communication through system customization for embedded multiprocessors.", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391665"], ["Federation: repurposing scalar cores for out-of-order instruction issue.", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666"], ["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor.", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667"], ["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers.", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669"], ["Reconfigurable computing using content addressable memory for improved performance and resource usage.", ["Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391670"], ["Automated transistor sizing for FPGA architecture exploration.", ["Ian Kuon", "Jonathan Rose"], "https://doi.org/10.1145/1391469.1391671"], ["TuneFPGA: post-silicon tuning of dual-Vdd FPGAs.", ["Stephen Bijansky", "Adnan Aziz"], "https://doi.org/10.1145/1391469.1391672"], ["Strategies for mainstream usage of formal verification.", ["Raj S. Mitra"], "https://doi.org/10.1145/1391469.1391674"], ["Pre-RTL formal verification: an intel experience.", ["Robert Beers"], "https://doi.org/10.1145/1391469.1391675"], ["Challenges in using system-level models for RTL verification.", ["Kelvin Ng"], "https://doi.org/10.1145/1391469.1391676"], ["Leveraging sequential equivalence checking to enable system-level to RTL flows.", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677"], ["Towards acceleration of fault simulation using graphics processing units.", ["Kanupriya Gulati", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391679"], ["Scan chain clustering for test power reduction.", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680"], ["On reliable modular testing with vulnerable test access mechanisms.", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681"], ["On tests to detect via opens in digital CMOS circuits.", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682"], ["Protecting bus-based hardware IP by secret sharing.", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684"], ["Design of high performance pattern matching engine through compact deterministic finite automata.", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1391469.1391685"], ["SHIELD: a software hardware design methodology for security and reliability of MPSoCs.", ["Krutartha Patel", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391686"], ["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer.", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687"], ["An embedded infrastructure of debug and trace interface for the DSP platform.", ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "https://doi.org/10.1145/1391469.1391688"], ["IntellBatt: towards smarter battery design.", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690"], ["A power and temperature aware DRAM architecture.", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691"], ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling.", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692"], ["Temperature management in multiprocessor SoCs using online learning.", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693"], ["DVFS in loop accelerators using BLADES.", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694"], ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696"], ["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698"], ["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters.", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699"], ["Leakage power reduction using stress-enhanced layouts.", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700"], ["A fast, analytical estimator for the SEU-induced pulse width in combinational designs.", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702"], ["On the role of timing masking in reliable logic circuit design.", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703"], ["Study of the effects of MBUs on the reliability of a 150 nm SRAM device.", ["Juan Antonio Maestro", "Pedro Reviriego"], "https://doi.org/10.1145/1391469.1391704"], ["Partial order reduction for scalable testing of systemC TLM designs.", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706"], ["Construction of concrete verification models from C++.", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707"], ["Predictive runtime verification of multi-processor SoCs in SystemC.", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708"], ["Automated hardware-independent scenario identification.", ["Juan Hamers", "Lieven Eeckhout"], "https://doi.org/10.1145/1391469.1391710"], ["Predictive design space exploration using genetically programmed response surfaces.", ["Henry Cook", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391711"], ["Efficient system design space exploration using machine learning techniques.", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712"], ["Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study.", ["Zhanpeng Jin", "Allen C. Cheng"], "https://doi.org/10.1145/1391469.1391713"], ["Modeling crosstalk in statistical static timing analysis.", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715"], ["Power gating scheduling for power/ground noise reduction.", ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1391469.1391716"], ["Forbidden transition free crosstalk avoidance CODEC design.", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717"], ["Custom is from Venus and synthesis from Mars.", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719"]]