5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd do_while2.vcd -o do_while2.cdd -v do_while2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" do_while2.v 1 27 1
2 1 6 90009 3 1 100c 0 0 32 9 b
2 2 6 90009 0 2a 1000 0 0 32 26 aa aa aa aa aa aa aa aa
2 3 6 90009 6 29 100a 1 2 1 26 2
2 4 7 20006 2 3d 5002 0 0 1 26 2 $u0
1 a 3 83000b 1 0 31 0 32 25 ffaa 6aa aa aa aa aa aa aa
1 b 4 3000b 1 0 31 0 32 25 4aa 6aa aa aa aa aa aa aa
4 4 6 3 0
4 3 1 4 0
3 1 main.$u0 "main.$u0" do_while2.v 0 12 1
2 5 8 70007 2 1 100c 0 0 32 9 b
2 6 8 30003 0 1 1410 0 0 32 9 a
2 7 8 30007 2 37 1e 5 6
2 8 10 d000d 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 9 10 90009 14 1 101c 0 0 32 9 a
2 10 10 9000d 14 6 1298 8 9 32 26 1e1eaa 60faa faa faa faa faa faa faa
2 11 10 50005 0 1 1410 0 0 32 9 a
2 12 10 5000d 14 37 3a 10 11
2 13 11 130014 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 14 11 f000f 2 1 100c 0 0 32 9 b
2 15 11 f0014 2 6 1288 13 14 32 26 4a5aa 60faa faa faa faa faa faa faa
2 16 11 a000a 14 1 1008 0 0 32 9 a
2 17 11 a0015 14 d 120c 15 16 1 26 1102
2 18 11 30017 14 42 e 17 0
4 18 2 12 0
4 12 0 18 18
4 7 11 12 12
3 1 main.$u1 "main.$u1" do_while2.v 0 25 1
