;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-22
	DJN -1, @20
	DJN -1, @-20
	SPL 0, <-22
	MOV @-127, 100
	SPL 0, <-22
	MOV -7, <-20
	SUB @121, 103
	SPL 7, <-22
	ADD @130, 9
	SUB <0, @2
	ADD @130, 9
	MOV @-127, 100
	SPL 0, <-22
	DJN 12, <10
	ADD 3, @220
	SUB <0, @2
	SUB @127, 106
	SUB <0, @2
	SUB -207, <-120
	SUB @121, 103
	SLT 12, @10
	SPL 800, <-322
	SPL 240, 30
	SLT -1, 600
	SUB 0, -22
	SLT -1, 600
	SUB #72, @211
	SUB -100, 100
	SUB #72, @211
	SUB #72, @201
	DJN -1, @-20
	CMP @-127, 100
	DJN -1, @-20
	SUB @-127, 100
	MOV -7, <-20
	SUB -207, <-120
	ADD #300, 30
	SUB @127, 106
	SUB <0, @2
	SLT -1, 600
	ADD @130, 9
	SUB @121, 103
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
