
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ö
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ß
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
∞
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
ä
"Loaded Vivado IP repository '%s'.
1332*coregen2J
6/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
¶
Command: %s
53*	vivadotcl2~
jsynth_design -top vivado_activity_thread_ap_faddfsub_2_full_dsp -part xc7z045ffg900-2 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
”
%IP '%s' is locked. Locked reason: %s
1260*coregen2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 782.215 ; gain = 160.391
2default:default
ú
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2â
Ú/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/synth/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
742default:default8@Z8-638
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
floating_point_v7_02default:default2ˇ
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
1082default:default2
U02default:default2'
floating_point_v7_02default:default2â
Ú/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/synth/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
1992default:default8@Z8-3491
ã
synthesizing module '%s'638*oasys27
#floating_point_v7_0__parameterized02default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-638
ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
floating_point_v7_0_viv2default:default2É
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
2982default:default2
i_synth2default:default2+
floating_point_v7_0_viv2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2332default:default8@Z8-3491
ì
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-638
Ù
synthesizing module '%s'638*oasys2&
xbip_pipe_v3_0_viv2default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
xbip_pipe_v3_0_viv2default:default2
12default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2
flt_add2default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-638
Û
synthesizing module '%s'638*oasys2
flt_add_dsp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-638
Ê
synthesizing module '%s'638*oasys2
delay2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
12default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2
delay2default:default2
22default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2)
align_add_dsp48e1_sgl2default:default2ä
Û/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized02default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
22default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized02default:default2
22default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
22default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized12default:default2
22default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2!
compare_eq_im2default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys2
carry_chain2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized22default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
22default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized22default:default2
22default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ß
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
≠
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
32default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
∞
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
±
%done synthesizing module '%s' (%s#%s)256*oasys2!
compare_eq_im2default:default2
42default:default2
12default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized32default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized32default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
42default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized42default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
42default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized42default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2#
dsp48e1_wrapper2default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized52default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized52default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized62default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
42default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized62default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized72default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
42default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized72default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized82default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
42default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized82default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
delay__parameterized92default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
42default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
delay__parameterized92default:default2
42default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ü
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
µ
%done synthesizing module '%s' (%s#%s)256*oasys2#
dsp48e1_wrapper2default:default2
52default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized102default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
52default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized102default:default2
52default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized112default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
52default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized112default:default2
52default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized122default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
52default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized122default:default2
52default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2)
align_add_dsp48e1_sgl2default:default2
62default:default2
12default:default2ä
Û/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd2default:default2
1862default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2.
norm_and_round_dsp48e1_sgl2default:default2è
¯/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-638
à
synthesizing module '%s'638*oasys2*
lead_zero_encode_shift2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2*
delay__parameterized132default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
62default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized132default:default2
62default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
™
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2282default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
CARRY_FD2default:default2
FDE2default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
2382default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
LSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3262default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
MSB2default:default2
LUT52default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
3382default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2*
delay__parameterized142default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
62default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized142default:default2
62default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2*
lead_zero_encode_shift2default:default2
72default:default2
12default:default2ã
Ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd2default:default2
1702default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized152default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
72default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized152default:default2
72default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized162default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
72default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized162default:default2
72default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ä
synthesizing module '%s'638*oasys23
dsp48e1_wrapper__parameterized02default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
DSP2default:default2
DSP48E12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
4852default:default8@Z8-113
≈
%done synthesizing module '%s' (%s#%s)256*oasys23
dsp48e1_wrapper__parameterized02default:default2
72default:default2
12default:default2Ñ
Ì/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd2default:default2
2522default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2.
norm_and_round_dsp48e1_sgl2default:default2
82default:default2
12default:default2è
¯/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd2default:default2
1772default:default8@Z8-256
Û
synthesizing module '%s'638*oasys2
flt_add_exp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2"
special_detect2default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-638
Ü
synthesizing module '%s'638*oasys21
compare_eq_im__parameterized02default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-638
Ç
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2*
delay__parameterized172default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized172default:default2
82default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized182default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized182default:default2
82default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
82default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¿
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized02default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
¡
%done synthesizing module '%s' (%s#%s)256*oasys21
compare_eq_im__parameterized02default:default2
82default:default2
12default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1862default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2"
special_detect2default:default2
92default:default2
12default:default2É
Ï/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/special_detect.vhd2default:default2
1762default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2
compare2default:default2¸
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-638

synthesizing module '%s'638*oasys2

compare_gt2default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-638
Ç
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
	CARRYS_FD2default:default2
FDE2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3072default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2*
delay__parameterized192default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≤
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized192default:default2
92default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized22default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
92default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2

compare_gt2default:default2
102default:default2
12default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_gt.vhd2default:default2
1632default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
112default:default2
12default:default2¸
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare.vhd2default:default2
1612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized202default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized202default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized212default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized212default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized222default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized222default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized232default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized232default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized242default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized242default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ü
,binding component instance '%s' to cell '%s'113*oasys2
	CARRY_MUX2default:default2
MUXCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2842default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
ù
,binding component instance '%s' to cell '%s'113*oasys2
SUM_XOR2default:default2
XORCY2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2942default:default8@Z8-113
˜
synthesizing module '%s'638*oasys2*
delay__parameterized252default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized252default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
112default:default2
12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized262default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized262default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized272default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized272default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized282default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized282default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized292default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized292default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized302default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized302default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2*
delay__parameterized312default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
112default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized312default:default2
112default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
≠
0Net %s in module/entity %s does not have driver.3422*oasys2

ZERO_ALIGN2default:default2
flt_add_exp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2582default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_exp2default:default2
122default:default2
12default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2682default:default8@Z8-256

synthesizing module '%s'638*oasys2

flt_dec_op2default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys2

flt_dec_op2default:default2
132default:default2
12default:default2ˇ
Ë/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
∞
0Net %s in module/entity %s does not have driver.3422*oasys2!
add_mant_msbs2default:default2
flt_add_dsp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2712default:default8@Z8-3848
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add_dsp2default:default2
142default:default2
12default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2352default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2
flt_add2default:default2
152default:default2
12default:default2˝
Ê/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add.vhd2default:default2
2432default:default8@Z8-256
¨
RTL assertion: "%s"63*oasys2Ÿ
ƒ****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         2Maximum latency of core = 11AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 22default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16902default:default8@Z8-63
˜
synthesizing module '%s'638*oasys2*
delay__parameterized322default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
xbip_pipe_v3_0_viv2default:default2˘
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1062default:default2
i_pipe2default:default2&
xbip_pipe_v3_0_viv2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1922default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
152default:default2
12default:default2˚
‰/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
delay__parameterized322default:default2
152default:default2
12default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ﬁ
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
ﬁ
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
œ
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2
162default:default2
12default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4242default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys27
#floating_point_v7_0__parameterized02default:default2
172default:default2
12default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0.vhd2default:default2
2242default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2
182default:default2
12default:default2â
Ú/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/synth/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd2default:default2
742default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 854.035 ; gain = 232.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[15]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[14]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[13]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[12]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[11]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ò
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[10]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[9]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[8]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[7]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[6]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[5]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[4]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[3]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[2]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[1]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
ó
'tying undriven pin %s:%s to constant 0
3295*oasys2
Q_DEL2default:default2
D[0]2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
3912default:default8@Z8-3295
¢
'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[1]2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
4002default:default8@Z8-3295
¢
'tying undriven pin %s:%s to constant 0
3295*oasys2
EXP2default:default2$
ADD_MANT_MSBS[0]2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
4002default:default8@Z8-3295
]
-Analyzing %s Unisim elements for replacement
17*netlist2
132default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
≠
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
Æ
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
Æ
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¨
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
™
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
°
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ö
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
Î
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ö
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
ê
Parsing XDC File [%s]
179*designutils2Ÿ
ƒ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_2_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-179
ô
Finished Parsing XDC File [%s]
178*designutils2Ÿ
ƒ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_2_full_dsp_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
ò
!Unisim Transformation Summary:
%s111*project2\
H  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances
2default:defaultZ1-111
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1121.203 ; gain = 499.379
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1121.203 ; gain = 499.379
2default:default
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
¿
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default21
compare_eq_im__parameterized02default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
∑
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized22default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
≠
0Net %s in module/entity %s does not have driver.3422*oasys2

ZERO_ALIGN2default:default2
flt_add_exp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd2default:default2
2582default:default8@Z8-3848
ß
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2
carry_chain2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
∞
0Net %s in module/entity %s does not have driver.3422*oasys2

CARRYS_OUT2default:default2!
compare_eq_im2default:default2Ç
Î/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/shared/compare_eq_im.vhd2default:default2
1812default:default8@Z8-3848
∞
0Net %s in module/entity %s does not have driver.3422*oasys2!
add_mant_msbs2default:default2
flt_add_dsp2default:default2Å
Í/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd2default:default2
2712default:default8@Z8-3848
ﬁ
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7602default:default8@Z8-3848
ﬁ
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2Ö
Ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7622default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
}
%s*synth2n
ZPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1192.215 ; gain = 570.391
2default:default
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1201.230 ; gain = 579.406
2default:default
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1234.270 ; gain = 612.445
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1252.270 ; gain = 630.445
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1253.270 ; gain = 631.445
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |CARRY4    |     6|
2default:default
>
%s*synth2/
|2     |DSP48E1_1 |     1|
2default:default
>
%s*synth2/
|3     |DSP48E1_2 |     1|
2default:default
>
%s*synth2/
|4     |LUT1      |     3|
2default:default
>
%s*synth2/
|5     |LUT2      |    37|
2default:default
>
%s*synth2/
|6     |LUT3      |    64|
2default:default
>
%s*synth2/
|7     |LUT4      |    61|
2default:default
>
%s*synth2/
|8     |LUT5      |    40|
2default:default
>
%s*synth2/
|9     |LUT6      |    82|
2default:default
>
%s*synth2/
|10    |MUXCY     |    48|
2default:default
>
%s*synth2/
|11    |XORCY     |     9|
2default:default
>
%s*synth2/
|12    |FDE       |    11|
2default:default
>
%s*synth2/
|13    |FDRE      |   125|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 9 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1265.293 ; gain = 643.469
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
132default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ö
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-848
Î
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ö
/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_ooc.xdc2default:default2
U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
¡
!Unisim Transformation Summary:
%s111*project2Ñ
p  A total of 24 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 13 instances
  FDE => FDRE: 11 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
3202default:default2
182default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:592default:default2
00:01:012default:default2
1638.7772default:default2
907.5622default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
22default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1642.832 ; gain = 4.051
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Apr 10 23:58:47 20142default:defaultZ17-206