
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: alarm_inst (rising edge-triggered flip-flop clocked by clk)
Endpoint: alarm_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.030428    0.141793    0.100573    0.100573 ^ clk (in)
                                                         clk (net)
                      0.142056    0.000000    0.100573 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.033309    0.054285    0.170876    0.271449 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.054326    0.001652    0.273101 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.033733    0.054179    0.140069    0.413170 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.054394    0.002682    0.415853 ^ alarm_inst/clk (alarm)
     1    0.006913    0.072790    1.546785    1.962637 ^ alarm_inst/alarm_o (alarm)
                                                         net25 (net)
                      0.072790    0.000184    1.962821 ^ output25/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.172438    0.209580    2.172401 ^ output25/X (sky130_fd_sc_hd__buf_2)
                                                         alarm_o (net)
                      0.172440    0.000968    2.173369 ^ alarm_o (out)
                                              2.173369   data arrival time

                               1000000000.000000 1000000000.000000   clock clk (rise edge)
                                  0.000000 1000000000.000000   clock network delay (propagated)
                                 -0.250000 1000000000.000000   clock uncertainty
                                  0.000000 1000000000.000000   clock reconvergence pessimism
                               -200000000.000000 800000064.000000   output external delay
                                           800000064.000000   data required time
---------------------------------------------------------------------------------------------
                                           800000064.000000   data required time
                                             -2.173369   data arrival time
---------------------------------------------------------------------------------------------
                                           800000064.000000   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 11 unconstrained endpoints.
  led_day[8]
  led_hour[8]
  led_month[13]
  led_month[8]
  led_month[9]
  counter_all_inst/day_num[2]
  counter_all_inst/day_num[3]
  counter_all_inst/day_num[4]
  counter_all_inst/hour_num[0]
  counter_all_inst/hour_num[1]
  counter_all_inst/hour_num[3]
