<stg><name>projection</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %triangle_3d_z2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z2

]]></Node>
<StgValue><ssdm name="triangle_3d_z2_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %triangle_2d_y2_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y2_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_y2_V_write_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %triangle_2d_x2_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x2_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_x2_V_write_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %triangle_3d_z1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z1

]]></Node>
<StgValue><ssdm name="triangle_3d_z1_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %triangle_2d_y1_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y1_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_y1_V_write_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %triangle_2d_x1_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x1_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_x1_V_write_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %triangle_3d_z0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z0

]]></Node>
<StgValue><ssdm name="triangle_3d_z0_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %triangle_2d_y0_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y0_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_y0_V_write_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %triangle_2d_x0_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x0_V_write

]]></Node>
<StgValue><ssdm name="triangle_2d_x0_V_write_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="8">
<![CDATA[
entry:9 %zext_ln1513 = zext i8 %triangle_3d_z0_read

]]></Node>
<StgValue><ssdm name="zext_ln1513"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:10 %mul_ln1513 = mul i17 %zext_ln1513, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln1513"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
entry:12 %zext_ln1513_1 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1513_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="8">
<![CDATA[
entry:13 %zext_ln1513_2 = zext i8 %triangle_3d_z1_read

]]></Node>
<StgValue><ssdm name="zext_ln1513_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:14 %mul_ln1513_1 = mul i17 %zext_ln1513_2, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln1513_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513_1, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="7">
<![CDATA[
entry:16 %zext_ln1513_3 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1513_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="8">
<![CDATA[
entry:17 %zext_ln1513_4 = zext i8 %triangle_3d_z2_read

]]></Node>
<StgValue><ssdm name="zext_ln1513_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:18 %mul_ln1513_2 = mul i17 %zext_ln1513_4, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln1513_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513_2, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
entry:20 %zext_ln1513_5 = zext i7 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1513_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %add_ln186 = add i8 %zext_ln1513_1, i8 %zext_ln1513_5

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %add_ln186_1 = add i8 %add_ln186, i8 %zext_ln1513_3

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:23 %mrv = insertvalue i56 <undef>, i8 %triangle_2d_x0_V_write_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:24 %mrv_1 = insertvalue i56 %mrv, i8 %triangle_2d_y0_V_write_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:25 %mrv_2 = insertvalue i56 %mrv_1, i8 %triangle_2d_x1_V_write_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:26 %mrv_3 = insertvalue i56 %mrv_2, i8 %triangle_2d_y1_V_write_read

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:27 %mrv_4 = insertvalue i56 %mrv_3, i8 %triangle_2d_x2_V_write_read

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:28 %mrv_5 = insertvalue i56 %mrv_4, i8 %triangle_2d_y2_V_write_read

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="56" op_0_bw="56" op_1_bw="8">
<![CDATA[
entry:29 %mrv_6 = insertvalue i56 %mrv_5, i8 %add_ln186_1

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="56">
<![CDATA[
entry:30 %ret_ln145 = ret i56 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
