
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1892 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Studenci/zv53855/lab_12/pa.fromNetlist.tcl
# create_project -name lab_12 -dir "C:/Studenci/zv53855/lab_12/planAhead_run_2" -part xc3s50atq144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Studenci/zv53855/lab_12/zad_2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Studenci/zv53855/lab_12} }
# set_property target_constrs_file "zad_1.ucf" [current_fileset -constrset]
Adding file 'C:/Studenci/zv53855/lab_12/zad_1.ucf' to fileset 'constrs_1'
# add_files [list {zad_1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50atq144-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design zad_2.ngc ...
WARNING:NetListWriters:298 - No output is written to zad_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_rCnt_cmp_ge0000_lut<8 : 0> on
   block zad_2 is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file zad_2.edif ...
ngc2edif: Total memory usage is 4321608 kilobytes

Parsing EDIF File [./planAhead_run_2/lab_12.data/cache/zad_2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/lab_12.data/cache/zad_2_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/Package.xml
Loading io standards from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/XilinxISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Studenci/zv53855/lab_12/zad_1.ucf]
Finished Parsing UCF File [C:/Studenci/zv53855/lab_12/zad_1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e56683eb
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jun 05 13:37:41 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
