List of CLB Tiles
CLEL_L_X5Y85
CLEL_R_X5Y85
CLEL_L_X5Y87
CLEL_R_X5Y87
CLEM_X4Y116
CLEL_R_X4Y116
CLEM_X20Y104
CLEL_R_X20Y104
CLEL_R_X0Y79
CLEM_R_X29Y58
CLEL_R_X29Y58
CLEM_R_X27Y32
CLEL_R_X27Y32
CLEM_X19Y93
CLEL_R_X19Y93
CLEM_X16Y91
CLEL_R_X16Y91
CLEM_X13Y38

List of Congested Nets
design_1_i/mmult_wrapper_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U73/din1_buf1[14]
design_1_i/mmult_wrapper_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U73/din1_buf1[12]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_awlen[7]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_awlen[4]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_awsize[0]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wdata[104]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wdata[99]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wdata[69]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wdata[39]
design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wdata[7]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_unaligned_len_q[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/din0_buf1[25]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[5]
design_1_i/mmult_wrapper_0/inst/a_27_U/mmult_wrapper_a_0_ram_U/DPRA[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[11]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[2]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[12]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[13]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U20/din1_buf1[26]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[14]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[8]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U20/din1_buf1[23]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U20/din1_buf1[27]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U20/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/b_exp_del[3]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[0]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[2]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[3]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U18/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[3]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[2]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U54/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[3]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[0]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U26/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/slaveRegDo_80[8]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_6_n_0
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[1]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[2]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]
design_1_i/mmult_wrapper_0/inst/a_3_U/mmult_wrapper_a_0_ram_U/ram0_reg_0_127_0_0_i_9__61_n_3
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[2]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[0]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[4]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U13/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_3_[1]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[7]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/din1_buf1[23]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/din1_buf1[25]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U53/din1_buf1[15]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[8]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[6]_i_2_n_0
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/a_exp_del[0]
design_1_i/mmult_wrapper_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U25/mmult_wrapper_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/a_exp_del[1]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_unaligned_len[2]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_rest_len[6]

