#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Nov 17 18:23:50 2014
# Process ID: 244261
# Log file: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/vivado.log
# Journal file: /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zc706_rocketchip.xpr
create_ip -name ila -vendor xilinx.com -library ip -module_name ila_0
set_property -dict [list CONFIG.C_PROBE21_WIDTH {2} CONFIG.C_PROBE20_WIDTH {32} CONFIG.C_PROBE19_WIDTH {1} CONFIG.C_PROBE17_WIDTH {12} CONFIG.C_PROBE16_WIDTH {1} CONFIG.C_PROBE14_WIDTH {2} CONFIG.C_PROBE13_WIDTH {1} CONFIG.C_PROBE11_WIDTH {32} CONFIG.C_PROBE10_WIDTH {1} CONFIG.C_PROBE8_WIDTH {12} CONFIG.C_PROBE7_WIDTH {1} CONFIG.C_PROBE4_WIDTH {8} CONFIG.C_PROBE3_WIDTH {1} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {24} CONFIG.C_TRIGIN_EN {true}] [get_ips ila_0]
generate_target {instantiation_template} [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_run  ila_0_synth_1
