
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
  **** SW Build 3869133 on Jun 15 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mjung76' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-477.15.1.el8_8.x86_64) on Sat Nov 04 18:24:57 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/mjung76/resnet_rpn_fpn'
Sourcing Tcl script 'script_resnet1.tcl'
INFO: [HLS 200-1510] Running: source script_resnet1.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj 
INFO: [HLS 200-10] Opening and resetting project '/nethome/mjung76/resnet_rpn_fpn/proj'.
INFO: [HLS 200-1510] Running: set_top resnet_top_1 
INFO: [HLS 200-1510] Running: add_files ./resnet_batchnorm.cpp 
INFO: [HLS 200-10] Adding design file './resnet_batchnorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_1x1.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_1x1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_3x3.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_3x3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_conv_7x7.cpp 
INFO: [HLS 200-10] Adding design file './resnet_conv_7x7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./resnet_top1.cpp 
INFO: [HLS 200-10] Adding design file './resnet_top1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb_test_top_resnet1.cpp 
INFO: [HLS 200-10] Adding test bench file './tb_test_top_resnet1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./test_top_resnet1.cpp 
INFO: [HLS 200-10] Adding test bench file './test_top_resnet1.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/nethome/mjung76/resnet_rpn_fpn/proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './resnet_top1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.07 seconds. CPU system time: 5.92 seconds. Elapsed time: 31.54 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,567 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,954 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,273 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,188 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<64, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<64, 64>(float (*) [3][3], float (*) [64][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>(float (*) [64][3][3], float (*) [64])' (./resnet_util1.h:271:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<64, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<256, 64>(float*, float (*) [64], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<256>(float (*) [64], float (*) [256], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>(float (*) [64], float (*) [256])' (./resnet_util1.h:331:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<64, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>(float (*) [256], float (*) [64], bool)' (./resnet_util1.h:211:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util1.h:150:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util1.h:150:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 1.33 seconds. Elapsed time: 9.26 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.494 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_3' (./resnet_util1.h:88) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_3' (./resnet_batchnorm.cpp:127) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_3' (./resnet_util1.h:126) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (./resnet_conv_3x3.cpp:29) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (./resnet_util1.h:46) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_1' (./resnet_util1.h:106) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (./resnet_util1.h:167) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util1.h:148) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (./resnet_batchnorm.cpp:20) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_3' (./resnet_util1.h:193) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (./resnet_layer1.cpp:34) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (./resnet_layer1.cpp:55) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_9' (./resnet_layer1.cpp:77) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_12' (./resnet_layer1.cpp:100) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_15' (./resnet_layer1.cpp:123) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_18' (./resnet_layer1.cpp:147) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_21' (./resnet_layer1.cpp:169) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_24' (./resnet_layer1.cpp:191) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_27' (./resnet_layer1.cpp:214) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_30' (./resnet_layer1.cpp:236) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_33' (./resnet_layer1.cpp:258) in function 'resnet_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_3' (./resnet_top1.cpp:74) in function 'resnet_top_1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (./resnet_conv_1x1.cpp:15) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (./resnet_conv_1x1.cpp:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:46:38) to (./resnet_util1.h:46:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util1.h:167:39) to (./resnet_util1.h:167:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' (./resnet_conv_3x3.cpp:12:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.523 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_2' (./resnet_top1.cpp:72:26) in function 'resnet_top_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (./resnet_top1.cpp:70:22) in function 'resnet_top_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (./resnet_layer1.cpp:32:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (./resnet_layer1.cpp:30:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_5' (./resnet_layer1.cpp:53:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_4' (./resnet_layer1.cpp:51:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_8' (./resnet_layer1.cpp:75:26) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./resnet_layer1.cpp:73:22) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (./resnet_layer1.cpp:98:27) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_10' (./resnet_layer1.cpp:96:23) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_14' (./resnet_layer1.cpp:121:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_13' (./resnet_layer1.cpp:119:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_17' (./resnet_layer1.cpp:145:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_16' (./resnet_layer1.cpp:143:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_20' (./resnet_layer1.cpp:167:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_19' (./resnet_layer1.cpp:165:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_23' (./resnet_layer1.cpp:189:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (./resnet_layer1.cpp:187:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_26' (./resnet_layer1.cpp:212:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_25' (./resnet_layer1.cpp:210:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_29' (./resnet_layer1.cpp:234:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_28' (./resnet_layer1.cpp:232:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_32' (./resnet_layer1.cpp:256:28) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_31' (./resnet_layer1.cpp:254:24) in function 'resnet_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_352_5' (./resnet_util1.h:352:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_2' (./resnet_util1.h:86:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (./resnet_util1.h:84:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_2' (./resnet_batchnorm.cpp:125:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_1' (./resnet_batchnorm.cpp:123:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_342_3' (./resnet_util1.h:342:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_2' (./resnet_util1.h:337:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_335_1' (./resnet_util1.h:335:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_2' (./resnet_util1.h:124:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_1' (./resnet_util1.h:122:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (./resnet_conv_3x3.cpp:27:34) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHANNEL' (./resnet_conv_3x3.cpp:23:13) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_2' (./resnet_conv_3x3.cpp:16:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (./resnet_conv_3x3.cpp:13:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_294_5' (./resnet_util1.h:294:36) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_2' (./resnet_util1.h:277:27) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_1' (./resnet_util1.h:275:23) in function 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_3' (./resnet_util1.h:222:31) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_2' (./resnet_util1.h:44:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (./resnet_util1.h:42:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_conv_1x1.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_5' (./resnet_util1.h:234:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_2' (./resnet_util1.h:165:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (./resnet_util1.h:163:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_224_4' (./resnet_util1.h:224:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util1.h:146:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (./resnet_batchnorm.cpp:18:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_2' (./resnet_util1.h:191:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (./resnet_util1.h:189:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (./resnet_util1.h:217:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (./resnet_util1.h:215:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.52 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_1' ...
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<64, 184, 320, 256, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<64, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<64, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<64, 184, 320, 256, 184, 320, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 64, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.94 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln189_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.85 seconds; current allocated memory: 2.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' (loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add431516_i_write_ln29', ./resnet_conv_3x3.cpp:29->./resnet_util1.h:302) of variable 'add43_i', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302 on local variable 'add431516_i' and 'load' operation ('add431516_i_load', ./resnet_conv_3x3.cpp:43->./resnet_util1.h:302) on local variable 'add431516_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 16, loop 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:313) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:359) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.91 seconds. CPU system time: 0 seconds. Elapsed time: 4.95 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:369) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.67 seconds; current allocated memory: 2.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln42_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:26->./resnet_util1.h:241) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_12_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln170) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'): Unable to schedule 'load' operation ('param_buf_1_load', ./resnet_batchnorm.cpp:12->./resnet_util1.h:253) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 2.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln195) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln260) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2_VITIS_LOOP_74_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 2.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s/grp_fu_326_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_64_184_320_256_184_320_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.12 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s/grp_fu_326_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_64_184_320_64_184_320_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI' pipeline 'VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITIS_LOOP_126_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_124_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s' pipeline 'CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_CHANNEL_VITIS_LOOP_27_3_VITIS_LOOP_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_bottleneck_conv2_bn2_relu_64_184_320_64_184_320_1_0_s_weight_buf_3x3_1bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 2.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s' pipeline 'VITIS_LOOP_123_1_VITIS_LOOP_125_2_VITIS_LOOP_127_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_125_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_bottleneck_conv3_bn3_add_relu_64_184_320_256_184_320_1_0_s_ds_fm_buf_1cud' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2' pipeline 'VITIS_LOOP_106_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_106_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_15_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOOP_167_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_165_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOOP_193_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_191_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_64_184_320_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer1'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_1_resnet_layer1_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.71 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.55 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer1_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_1/resnet_layer2_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.5 seconds. CPU system time: 0.72 seconds. Elapsed time: 9.84 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.4 seconds; current allocated memory: 2.314 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_1.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 190.99 seconds. CPU system time: 10.7 seconds. Elapsed time: 213.4 seconds; current allocated memory: 854.180 MB.
INFO: [HLS 200-112] Total CPU user time: 196.67 seconds. Total CPU system time: 12.57 seconds. Total elapsed time: 221.99 seconds; peak allocated memory: 2.317 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Nov  4 18:28:38 2023...
