<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='936' type='int llvm::biasPhysReg(const llvm::SUnit * SU, bool isTop)'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3058' ll='3092' type='int llvm::biasPhysReg(const llvm::SUnit * SU, bool isTop)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3152' u='c' c='_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3153' u='c' c='_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3051'>/// Minimize physical register live ranges. Regalloc wants them adjacent to
/// their physreg def/use.
///
/// FIXME: This is an unnecessary check on the critical path. Most are root/leaf
/// copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled
/// with the operation that produces or consumes the physreg. We&apos;ll do this when
/// regalloc has support for parallel copies.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='61' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp' l='62' u='c' c='_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE'/>
