

================================================================
== Vivado HLS Report for 'convolution_5'
================================================================
* Date:           Thu Oct 25 23:32:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.396|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  584281|  584281|  584281|  584281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  584280|  584280|      4869|          -|          -|   120|    no    |
        | + Loop 1.1          |    4860|    4860|       972|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |     970|     970|       194|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |     192|     192|        12|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    242|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     383|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     731|   1159|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U53  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U54  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ci_1_fu_268_p2       |     +    |      0|  0|  15|           5|           1|
    |co_2_fu_200_p2       |     +    |      0|  0|  15|           7|           1|
    |m_fu_228_p2          |     +    |      0|  0|  12|           3|           1|
    |n_fu_248_p2          |     +    |      0|  0|  12|           3|           1|
    |tmp_139_fu_294_p2    |     +    |      0|  0|  17|           8|           8|
    |tmp_140_fu_300_p2    |     +    |      0|  0|  17|           8|           8|
    |tmp_141_fu_317_p2    |     +    |      0|  0|  17|          10|          10|
    |tmp_142_fu_323_p2    |     +    |      0|  0|  17|          10|          10|
    |tmp_143_fu_328_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_144_fu_349_p2    |     +    |      0|  0|  17|          64|          64|
    |tmp_145_fu_355_p2    |     +    |      0|  0|  17|          64|          64|
    |tmp_148_fu_379_p2    |     +    |      0|  0|  17|          17|          17|
    |tmp_149_fu_384_p2    |     +    |      0|  0|  17|          17|          17|
    |exitcond1_fu_242_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_222_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_194_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_262_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 242|         246|         231|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_173     |    9|          2|    5|         10|
    |co_reg_104     |    9|          2|    7|         14|
    |grp_fu_184_p0  |   15|          3|   32|         96|
    |grp_fu_184_p1  |   15|          3|   32|         96|
    |i_reg_115      |    9|          2|    3|          6|
    |j_reg_150      |    9|          2|    3|          6|
    |sum_1_reg_138  |    9|          2|   32|         64|
    |sum_2_reg_161  |    9|          2|   32|         64|
    |sum_reg_126    |    9|          2|   32|         64|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         44|  179|        444|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  23|   0|   23|          0|
    |bias_load_reg_507     |  32|   0|   32|          0|
    |ci_1_reg_457          |   5|   0|    5|          0|
    |ci_reg_173            |   5|   0|    5|          0|
    |co_2_reg_397          |   7|   0|    7|          0|
    |co_reg_104            |   7|   0|    7|          0|
    |i_reg_115             |   3|   0|    3|          0|
    |input_load_reg_492    |  32|   0|   32|          0|
    |j_reg_150             |   3|   0|    3|          0|
    |m_reg_416             |   3|   0|    3|          0|
    |n_reg_439             |   3|   0|    3|          0|
    |sum_1_reg_138         |  32|   0|   32|          0|
    |sum_2_reg_161         |  32|   0|   32|          0|
    |sum_reg_126           |  32|   0|   32|          0|
    |tmp_11_reg_497        |  32|   0|   32|          0|
    |tmp_142_reg_462       |  10|   0|   10|          0|
    |tmp_146_reg_467       |  17|   0|   17|          0|
    |tmp_147_reg_472       |  15|   0|   15|          0|
    |tmp_165_cast_reg_408  |   7|   0|   12|          5|
    |tmp_8_cast_reg_426    |   3|   0|    8|          5|
    |tmp_8_reg_421         |   3|   0|   64|         61|
    |tmp_9_cast1_reg_444   |   3|   0|   17|         14|
    |tmp_9_cast_reg_449    |   3|   0|   10|          7|
    |tmp_reg_402           |   7|   0|   64|         57|
    |tmp_s_reg_512         |  32|   0|   32|          0|
    |weights_load_reg_487  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 383|   0|  532|        149|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolution_5 | return value |
|input_r_address0     | out |    9|  ap_memory |    input_r    |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r    |     array    |
|weights_address0     | out |   16|  ap_memory |    weights    |     array    |
|weights_ce0          | out |    1|  ap_memory |    weights    |     array    |
|weights_q0           |  in |   32|  ap_memory |    weights    |     array    |
|bias_address0        | out |    7|  ap_memory |      bias     |     array    |
|bias_ce0             | out |    1|  ap_memory |      bias     |     array    |
|bias_q0              |  in |   32|  ap_memory |      bias     |     array    |
|output_0_0_address0  | out |    7|  ap_memory |   output_0_0  |     array    |
|output_0_0_ce0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_we0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_d0        | out |   32|  ap_memory |   output_0_0  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

