Analysis & Elaboration report for ucu_gpu
Tue May 18 14:51:42 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
  6. Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
  7. Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
  8. Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated
  9. Source assignments for videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated
 10. Source assignments for sld_signaltap:auto_signaltap_0
 11. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst
 12. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst
 13. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom
 14. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|arbiter:arbiter_inst
 19. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|interrupt_controller:inter_controller
 20. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0
 21. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main
 22. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main
 23. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
 24. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1
 25. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main
 26. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|alu:alu_main
 27. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
 28. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2
 29. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main
 30. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|alu:alu_main
 31. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
 32. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3
 33. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main
 34. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|alu:alu_main
 35. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component
 36. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|memory_mapped_control:mm_control
 38. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 39. altsyncram Parameter Settings by Entity Instance
 40. Analysis & Elaboration Settings
 41. Port Connectivity Checks: "videocard_top:videocard_top_inst|RAM_dual:ram_inst"
 42. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3"
 43. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2"
 44. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1"
 45. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module"
 46. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0"
 47. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3"
 48. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2"
 49. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1"
 50. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0"
 51. Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst"
 52. Port Connectivity Checks: "videocard_top:videocard_top_inst"
 53. Signal Tap Logic Analyzer Settings
 54. Analysis & Elaboration Messages
 55. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue May 18 14:51:42 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; ucu_gpu                                     ;
; Top-level Entity Name         ; cube4_tb                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cube4_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cube4_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cube4_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cube4_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cube4_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|RAM_dual:ram_inst                                                                                                                                                                                                                  ; memory/RAM_dual.v ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module                                                                                                                                                                ; core/divider.v    ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module                                                                                                                                                                ; core/divider.v    ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module                                                                                                                                                                ; core/divider.v    ;
; Altera ; LPM_DIVIDE   ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module                                                                                                                                                                ; core/divider.v    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0                                                                                                                                                                             ; memory/ROM_RAM.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1                                                                                                                                                                             ; memory/ROM_RAM.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2                                                                                                                                                                             ; memory/ROM_RAM.v  ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |cube4_tb|videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3                                                                                                                                                                             ; memory/ROM_RAM.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
; WIDTH_CTRL     ; 8     ; Signed Integer                                       ;
; BYTES          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                ;
; CORE_NUM       ; 4     ; Signed Integer                                                                ;
; INT_NUM        ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_j4j2      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|arbiter:arbiter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                     ;
; CORE_NUM       ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|interrupt_controller:inter_controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CORE_NUM       ; 4     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
; REGS_CODING    ; 3     ; Signed Integer                                                                           ;
; FLAGS          ; 4     ; Signed Integer                                                                           ;
; CARRY          ; 0     ; Signed Integer                                                                           ;
; SIGN           ; 1     ; Signed Integer                                                                           ;
; OVERFLOW       ; 2     ; Signed Integer                                                                           ;
; ZERO           ; 3     ; Signed Integer                                                                           ;
; OPCODE         ; 4     ; Signed Integer                                                                           ;
; MOV_CODE       ; 3     ; Signed Integer                                                                           ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                           ;
; CORE_NUM       ; 2     ; Signed Integer                                                                           ;
; INT_NUM        ; 3     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                            ;
; OPCODE         ; 4     ; Signed Integer                                                                                                            ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                            ;
; FLAGS          ; 4     ; Signed Integer                                                                                                            ;
; CARRY          ; 0     ; Signed Integer                                                                                                            ;
; SIGN           ; 1     ; Signed Integer                                                                                                            ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                            ;
; ZERO           ; 3     ; Signed Integer                                                                                                            ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                            ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                        ;
; OPCODE         ; 4     ; Signed Integer                                                                                        ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                        ;
; FLAGS          ; 4     ; Signed Integer                                                                                        ;
; CARRY          ; 0     ; Signed Integer                                                                                        ;
; SIGN           ; 1     ; Signed Integer                                                                                        ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                        ;
; ZERO           ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
; REGS_CODING    ; 3     ; Signed Integer                                                                           ;
; FLAGS          ; 4     ; Signed Integer                                                                           ;
; CARRY          ; 0     ; Signed Integer                                                                           ;
; SIGN           ; 1     ; Signed Integer                                                                           ;
; OVERFLOW       ; 2     ; Signed Integer                                                                           ;
; ZERO           ; 3     ; Signed Integer                                                                           ;
; OPCODE         ; 4     ; Signed Integer                                                                           ;
; MOV_CODE       ; 3     ; Signed Integer                                                                           ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                           ;
; CORE_NUM       ; 2     ; Signed Integer                                                                           ;
; INT_NUM        ; 3     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                            ;
; OPCODE         ; 4     ; Signed Integer                                                                                                            ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                            ;
; FLAGS          ; 4     ; Signed Integer                                                                                                            ;
; CARRY          ; 0     ; Signed Integer                                                                                                            ;
; SIGN           ; 1     ; Signed Integer                                                                                                            ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                            ;
; ZERO           ; 3     ; Signed Integer                                                                                                            ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                            ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|alu:alu_main ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                        ;
; OPCODE         ; 4     ; Signed Integer                                                                                        ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                        ;
; FLAGS          ; 4     ; Signed Integer                                                                                        ;
; CARRY          ; 0     ; Signed Integer                                                                                        ;
; SIGN           ; 1     ; Signed Integer                                                                                        ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                        ;
; ZERO           ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
; REGS_CODING    ; 3     ; Signed Integer                                                                           ;
; FLAGS          ; 4     ; Signed Integer                                                                           ;
; CARRY          ; 0     ; Signed Integer                                                                           ;
; SIGN           ; 1     ; Signed Integer                                                                           ;
; OVERFLOW       ; 2     ; Signed Integer                                                                           ;
; ZERO           ; 3     ; Signed Integer                                                                           ;
; OPCODE         ; 4     ; Signed Integer                                                                           ;
; MOV_CODE       ; 3     ; Signed Integer                                                                           ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                           ;
; CORE_NUM       ; 2     ; Signed Integer                                                                           ;
; INT_NUM        ; 3     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                            ;
; OPCODE         ; 4     ; Signed Integer                                                                                                            ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                            ;
; FLAGS          ; 4     ; Signed Integer                                                                                                            ;
; CARRY          ; 0     ; Signed Integer                                                                                                            ;
; SIGN           ; 1     ; Signed Integer                                                                                                            ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                            ;
; ZERO           ; 3     ; Signed Integer                                                                                                            ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                            ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|alu:alu_main ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                        ;
; OPCODE         ; 4     ; Signed Integer                                                                                        ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                        ;
; FLAGS          ; 4     ; Signed Integer                                                                                        ;
; CARRY          ; 0     ; Signed Integer                                                                                        ;
; SIGN           ; 1     ; Signed Integer                                                                                        ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                        ;
; ZERO           ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                           ;
; REGS_CODING    ; 3     ; Signed Integer                                                                           ;
; FLAGS          ; 4     ; Signed Integer                                                                           ;
; CARRY          ; 0     ; Signed Integer                                                                           ;
; SIGN           ; 1     ; Signed Integer                                                                           ;
; OVERFLOW       ; 2     ; Signed Integer                                                                           ;
; ZERO           ; 3     ; Signed Integer                                                                           ;
; OPCODE         ; 4     ; Signed Integer                                                                           ;
; MOV_CODE       ; 3     ; Signed Integer                                                                           ;
; STATE_WIDTH    ; 2     ; Signed Integer                                                                           ;
; CORE_NUM       ; 2     ; Signed Integer                                                                           ;
; INT_NUM        ; 3     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                            ;
; OPCODE         ; 4     ; Signed Integer                                                                                                            ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                                            ;
; FLAGS          ; 4     ; Signed Integer                                                                                                            ;
; CARRY          ; 0     ; Signed Integer                                                                                                            ;
; SIGN           ; 1     ; Signed Integer                                                                                                            ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                                            ;
; ZERO           ; 3     ; Signed Integer                                                                                                            ;
; CORE_NUMBER    ; 2     ; Signed Integer                                                                                                            ;
; INT_NUM        ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|alu:alu_main ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                        ;
; OPCODE         ; 4     ; Signed Integer                                                                                        ;
; REGS_CODING    ; 3     ; Signed Integer                                                                                        ;
; FLAGS          ; 4     ; Signed Integer                                                                                        ;
; CARRY          ; 0     ; Signed Integer                                                                                        ;
; SIGN           ; 1     ; Signed Integer                                                                                        ;
; OVERFLOW       ; 2     ; Signed Integer                                                                                        ;
; ZERO           ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_l4u ; Untyped                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_fgo2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videocard_top:videocard_top_inst|memory_mapped_control:mm_control ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 1508                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 372                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                       ;
; Entity Instance                           ; videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; cube4_tb           ; ucu_gpu            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|RAM_dual:ram_inst"                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden_a    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core2"                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; core_index[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; int_num       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core1"                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; core_index[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_num       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Explicitly unconnected                                                                              ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; core_index ; Input  ; Info     ; Stuck at GND                                                                        ;
; int_num    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3"                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2"                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1"                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0"                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst|videocard:videocard_inst"                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videocard_top:videocard_top_inst"                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[31..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_in[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; address[3..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[16..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteenable       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write            ; Input  ; Info     ; Stuck at GND                                                                        ;
; read             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_sink_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_control ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in_control  ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_control     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_control    ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_control  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 371                 ; 371              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 18 14:51:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_benches/cube4_tb.v
    Info (12023): Found entity 1: cube4_tb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube4_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test_benches/cube_tb.v
    Info (12023): Found entity 1: cube_tb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file video/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/video/rgb_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file video/gpu_interface.v
    Info (12023): Found entity 1: gpu_interface File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/video/gpu_interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file test_benches/stack_tb.v
    Info (12023): Found entity 1: stack_tb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/stack_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file test_benches/videocard_tb.v
    Info (12023): Found entity 1: videocard_tb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/videocard_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory/ROM.v
    Info (12023): Found entity 1: ROM File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file videocard/videocard_top.v
    Info (12023): Found entity 1: videocard_top File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/videocard.v
    Info (12023): Found entity 1: videocard File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/memory_mapped_control.v
    Info (12023): Found entity 1: memory_mapped_control File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/memory_mapped_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/interrupt_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/RAM_dual.v
    Info (12023): Found entity 1: RAM_dual File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/RAM_dual.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/four_way_rom.v
    Info (12023): Found entity 1: four_way_rom File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/four_way_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/arbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/instr_decoder.v
    Info (12023): Found entity 1: instr_decoder File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/instr_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/divider.v
    Info (12023): Found entity 1: divider File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/divider.v Line: 40
Warning (10229): Verilog HDL Expression warning at core.v(187): truncated literal to match 3 bits File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 187
Warning (10229): Verilog HDL Expression warning at core.v(355): truncated literal to match 3 bits File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 355
Info (12021): Found 1 design units, including 1 entities, in source file core/core.v
    Info (12023): Found entity 1: core File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core/alu.v
    Info (12023): Found entity 1: alu File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/i2c_hdmi/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_HDMI_Config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/i2c_hdmi/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/i2c_hdmi/I2C_Controller.v Line: 43
Warning (12019): Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_5 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_4 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_rsp_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_rsp_demux_001 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_rsp_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_cmd_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_cmd_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_router_001_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_4_router_001 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_4_router_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_4_router File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_001 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_001_error_adapter_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_rsp_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_rsp_demux_001 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_rsp_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_002_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router_002 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router_001 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_002_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_002 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/videocard_top.v
    Info (12023): Found entity 1: videocard_top File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/videocard_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/gpu_interface.v
    Info (12023): Found entity 1: gpu_interface File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/gpu_interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_video_buffer.v
    Info (12023): Found entity 1: soc_system_video_buffer File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_video_buffer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll.v
    Info (12023): Found entity 1: soc_system_sys_pll File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_sys_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v
    Info (12023): Found entity 1: soc_system_sys_pll_sys_pll File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v
    Info (12023): Found entity 1: soc_system_pll_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v
    Info (12023): Found entity 1: soc_system_alt_vip_cl_cvo_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
    Info (12022): Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system) File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_encode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv
    Info (12023): Found entity 1: alt_vip_cvo_stream_marker File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv
    Info (12023): Found entity 1: alt_vip_cvo_core File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v
    Info (12023): Found entity 1: alt_vip_cvo_sync_compare File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv
    Info (12023): Found entity 1: alt_vip_cvo_sync_conditioner File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv
    Info (12023): Found entity 1: alt_vip_cvo_sync_generation File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v
    Info (12023): Found entity 1: alt_vip_cvo_calculate_mode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv
    Info (12023): Found entity 1: alt_vip_cvo_mode_banks File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv
    Info (12023): Found entity 1: alt_vip_cvo_statemachine File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v
    Info (12023): Found entity 1: alt_vip_common_fifo File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v
    Info (12023): Found entity 1: alt_vip_common_generic_step_count File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v
    Info (12023): Found entity 1: alt_vip_common_to_binary File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v
    Info (12023): Found entity 1: alt_vip_common_sync File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vip_common_trigger_sync File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v
    Info (12023): Found entity 1: alt_vip_common_sync_generation File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v
    Info (12023): Found entity 1: alt_vip_common_frame_counter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v
    Info (12023): Found entity 1: alt_vip_common_sample_counter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
    Info (12023): Found entity 1: alt_vip_common_sop_align File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv
    Info (12023): Found entity 1: alt_vip_pip_sop_realign File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv
    Info (12023): Found entity 1: alt_vip_cvo_scheduler File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v
    Info (12023): Found entity 1: soc_system_alt_vip_cl_cvo_0_video_in File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv
    Info (12023): Found entity 1: alt_vip_video_input_bridge_cmd File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv
    Info (12023): Found entity 1: alt_vip_common_latency_1_to_latency_0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_decode File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv
    Info (12023): Found entity 1: alt_vip_video_input_bridge_resp File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_hps_io File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_hps_io_border File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_ARM_A9_HPS_fpga_interfaces File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file mac_ip/mac.v
    Info (12023): Found entity 1: mac File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/mac_ip/mac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mac_ip/mac_tb.v
    Info (12023): Found entity 1: tb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/mac_ip/mac_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ucu_gpu_top.v
    Info (12023): Found entity 1: ucu_gpu_top File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ucu_gpu_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory/ROM_RAM.v
    Info (12023): Found entity 1: ROM_RAM File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/ROM_RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(202): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 202
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(203): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 203
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(204): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 204
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(205): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 205
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(207): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 207
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(210): Parameter Declaration in module "alt_vip_cvo_mode_banks" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv Line: 210
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vip_common_frame_counter.v(49): Parameter Declaration in module "alt_vip_common_frame_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v Line: 49
Info (12127): Elaborating entity "cube4_tb" for the top level hierarchy
Warning (10175): Verilog HDL warning at cube4_tb.v(285): ignoring unsupported system task File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube4_tb.v Line: 285
Warning (10755): Verilog HDL warning at cube4_tb.v(289): assignments to clk create a combinational loop File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube4_tb.v Line: 289
Warning (10755): Verilog HDL warning at cube4_tb.v(290): assignments to clk_rom create a combinational loop File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube4_tb.v Line: 290
Info (12128): Elaborating entity "videocard_top" for hierarchy "videocard_top:videocard_top_inst" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/test_benches/cube4_tb.v Line: 37
Info (12128): Elaborating entity "videocard" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard_top.v Line: 46
Info (12128): Elaborating entity "four_way_rom" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard.v Line: 76
Info (12128): Elaborating entity "ROM_RAM" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/four_way_rom.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/ROM_RAM.v Line: 100
Info (12130): Elaborated megafunction instantiation "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/ROM_RAM.v Line: 100
Info (12133): Instantiated megafunction "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/ROM_RAM.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4j2.tdf
    Info (12023): Found entity 1: altsyncram_j4j2 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/altsyncram_j4j2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j4j2" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "arbiter" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|arbiter:arbiter_inst" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard.v Line: 101
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|interrupt_controller:inter_controller" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard.v Line: 108
Info (12128): Elaborating entity "core" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard.v Line: 126
Warning (10230): Verilog HDL assignment warning at core.v(175): truncated value with size 32 to match size of target (4) File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 175
Warning (10272): Verilog HDL Case Statement warning at core.v(187): case item expression covers a value already covered by a previous case item File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 187
Info (12128): Elaborating entity "instr_decoder" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 118
Info (12128): Elaborating entity "alu" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/core.v Line: 132
Info (12128): Elaborating entity "divider" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/alu.v Line: 46
Info (12128): Elaborating entity "lpm_divide" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/divider.v Line: 63
Info (12130): Elaborated megafunction instantiation "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/divider.v Line: 63
Info (12133): Instantiated megafunction "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/core/divider.v Line: 63
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l4u.tdf
    Info (12023): Found entity 1: lpm_divide_l4u File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/lpm_divide_l4u.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_l4u" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/sign_div_unsign_anh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_anh" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/lpm_divide_l4u.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/alt_u_div_p2f.tdf Line: 23
Info (12128): Elaborating entity "alt_u_div_p2f" for hierarchy "videocard_top:videocard_top_inst|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/sign_div_unsign_anh.tdf Line: 33
Info (12128): Elaborating entity "RAM_dual" for hierarchy "videocard_top:videocard_top_inst|RAM_dual:ram_inst" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard_top.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/RAM_dual.v Line: 112
Info (12130): Elaborated megafunction instantiation "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/RAM_dual.v Line: 112
Info (12133): Instantiated megafunction "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/memory/RAM_dual.v Line: 112
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fgo2.tdf
    Info (12023): Found entity 1: altsyncram_fgo2 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/altsyncram_fgo2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_fgo2" for hierarchy "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/altsyncram_fgo2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "videocard_top:videocard_top_inst|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux4" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/altsyncram_fgo2.tdf Line: 58
Info (12128): Elaborating entity "memory_mapped_control" for hierarchy "videocard_top:videocard_top_inst|memory_mapped_control:mm_control" File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/videocard/videocard_top.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf
    Info (12023): Found entity 1: altsyncram_se84 File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/altsyncram_se84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf
    Info (12023): Found entity 1: cntr_rai File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cntr_rai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.18.14:51:37 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 54 assignments for entity "alt_vip_cvo_core" -- entity does not exist in design
Warning (20013): Ignored 15 assignments for entity "alt_vip_cvo_scheduler" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "alt_vip_pip_sop_realign" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "alt_vip_video_input_bridge_cmd" -- entity does not exist in design
Warning (20013): Ignored 29 assignments for entity "alt_vip_video_input_bridge_resp" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "altera_avalon_mm_bridge" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system" -- entity does not exist in design
Warning (20013): Ignored 1734 assignments for entity "soc_system_ARM_A9_HPS" -- entity does not exist in design
Warning (20013): Ignored 1338 assignments for entity "soc_system_ARM_A9_HPS_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1335 assignments for entity "soc_system_ARM_A9_HPS_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1354 assignments for entity "soc_system_ARM_A9_HPS_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 46 assignments for entity "soc_system_alt_vip_cl_cvo_0" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "soc_system_alt_vip_cl_cvo_0_video_in" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_1" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_1_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_1_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_1_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_2" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_2_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_2_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_2_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_2_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_2_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_2_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_3" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_3_avalon_st_adapter_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_3_avalon_st_adapter_001_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_3_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_3_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_3_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_3_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_3_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_3_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_3_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_3_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_4" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_4_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_4_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_4_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_4_router_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_4_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_4_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_4_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_5" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "soc_system_pll_0" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "soc_system_sys_pll_sys_pll" -- entity does not exist in design
Warning (20013): Ignored 40 assignments for entity "soc_system_video_buffer" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/output_files/ucu_gpu.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 1089 megabytes
    Info: Processing ended: Tue May 18 14:51:42 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:52


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/pasha/Documents/poc_acs/project/PureFPGA/combined2/MCCP_combined/output_files/ucu_gpu.map.smsg.


