// Seed: 515373570
module module_0;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input logic id_4
);
  always @(posedge id_4)
    if (id_0) begin
      id_6 <= id_4;
    end else if (id_1) begin
      id_7 <= id_2 - id_3;
      $display(1,, id_7);
    end else begin
      id_8 <= id_0;
    end
  module_0();
endmodule
