[{"DBLP title": "Reconfigurable computing in the era of post-silicon scaling [panel discussion].", "DBLP authors": ["Eric S. Chung", "Doug Burger", "Mike Butts", "Jan Gray", "Chuck Thacker", "Kees A. Vissers", "John Wawrzynek"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.60", "OA papers": [{"PaperId": "https://openalex.org/W2030111485", "PaperTitle": "Reconfigurable computing in the era of post-silicon scaling [panel discussion]", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Microsoft Research (United Kingdom)": 3.0, "Compute Canada": 1.0, "Gray Research LLC": 1.0, "Xilinx (United States)": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Eric T. Chung", "Doug Burger", "Mike Butts", "Jan Gray", "Chuck Thacker", "Kees Vissers", "John Wawrzynek"]}]}, {"DBLP title": "Parallel Computation of Skyline Queries.", "DBLP authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.18", "OA papers": [{"PaperId": "https://openalex.org/W2131389904", "PaperTitle": "Parallel Computation of Skyline Queries", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ETH Zurich": 2.0, "TU Dortmund University": 1.0}, "Authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"]}]}, {"DBLP title": "Minerva: Accelerating Data Analysis in Next-Generation SSDs.", "DBLP authors": ["Arup De", "Maya B. Gokhale", "Rajesh Gupta", "Steven Swanson"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.46", "OA papers": [{"PaperId": "https://openalex.org/W2039560919", "PaperTitle": "Minerva: Accelerating Data Analysis in Next-Generation SSDs", "Year": 2013, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of California, San Diego": 3.0, "Lawrence Livermore National Laboratory": 1.0}, "Authors": ["Arup De", "Maya Gokhale", "Rajesh Gupta", "Steven M. Swanson"]}]}, {"DBLP title": "Accelerating Join Operation for Relational Databases with FPGAs.", "DBLP authors": ["Robert J. Halstead", "Bharat Sukhwani", "Hong Min", "Mathew Thoennes", "Parijat Dube", "Sameh W. Asaad", "Balakrishna Iyer"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.17", "OA papers": [{"PaperId": "https://openalex.org/W2114965603", "PaperTitle": "Accelerating Join Operation for Relational Databases with FPGAs", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of California, Riverside": 1.0, "IBM Research - Thomas J. Watson Research Center": 5.0, "Silicon Valley University": 1.0}, "Authors": ["Robert J. Halstead", "Bharat Sukhwani", "Hong Shick Min", "Mathew S. Thoennes", "Parijat Dube", "Sameh W. Asaad", "Balakrishna R. Iyer"]}]}, {"DBLP title": "Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph.", "DBLP authors": ["Yu Bai", "Abigail Fuentes-Rivera", "Michael Riera", "Mohammed Alawad", "Mingjie Lin"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.39", "OA papers": [{"PaperId": "https://openalex.org/W2171194560", "PaperTitle": "Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Central Florida": 5.0}, "Authors": ["Yu Bai", "Abigail Fuentes", "Michael Riera", "Mohammed Alawad", "Mingjie Lin"]}]}, {"DBLP title": "Acceleration of SQL Restrictions and Aggregations through FPGA-Based Dynamic Partial Reconfiguration.", "DBLP authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.38", "OA papers": [{"PaperId": "https://openalex.org/W2059681118", "PaperTitle": "Acceleration of SQL Restrictions and Aggregations through FPGA-Based Dynamic Partial Reconfiguration", "Year": 2013, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Christopher Dennl", "Daniel Ziener", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Accuracy-Performance Tradeoffs on an FPGA through Overclocking.", "DBLP authors": ["Kan Shi", "David Boland", "George A. Constantinides"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.10", "OA papers": [{"PaperId": "https://openalex.org/W2024761054", "PaperTitle": "Accuracy-Performance Tradeoffs on an FPGA through Overclocking", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Kan Shi", "David Boland", "George A. Constantinides"]}]}, {"DBLP title": "Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor.", "DBLP authors": ["Alexander Brant", "Ameer Abdelhadi", "Douglas H. H. Sim", "Shao Lin Tang", "Michael Xi Yue", "Guy G. F. Lemieux"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.63", "OA papers": [{"PaperId": "https://openalex.org/W2067418954", "PaperTitle": "Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of British Columbia": 6.0}, "Authors": ["Alexander Brant", "Ameer M. S. Abdelhadi", "Douglas Sim", "Shao Lin Tang", "Michael Xi Yue", "Guy G.F. Lemieux"]}]}, {"DBLP title": "Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices.", "DBLP authors": ["Eddie Hung", "Fatemeh Eslami", "Steven J. E. Wilton"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.40", "OA papers": [{"PaperId": "https://openalex.org/W2124402195", "PaperTitle": "Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Eddie Hung", "Fatemeh Eslami", "Steven J. E. Wilton"]}]}, {"DBLP title": "A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers.", "DBLP authors": ["Madhura Purnaprajna", "Paolo Ienne"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.19", "OA papers": [{"PaperId": "https://openalex.org/W1972355764", "PaperTitle": "A Case for Heterogeneous Technology-Mapping: Soft Versus Hard Multiplexers", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Madhura Purnaprajna", "Paolo Ienne"]}]}, {"DBLP title": "Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits.", "DBLP authors": ["Abdulazim Amouri", "Hussam Amrouch", "Thomas Ebi", "J\u00f6rg Henkel", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.48", "OA papers": [{"PaperId": "https://openalex.org/W2090362256", "PaperTitle": "Accurate Thermal-Profile Estimation and Validation for FPGA-Mapped Circuits", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Abdulazim Amouri", "Hussam Amrouch", "Thomas Ebi", "Jorg Henkel", "Mehdi B. Tahoori"]}]}, {"DBLP title": "On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs.", "DBLP authors": ["Aurelio Morales-Villanueva", "Ann Gordon-Ross"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.13", "OA papers": [{"PaperId": "https://openalex.org/W2040233184", "PaperTitle": "On-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Aurelio Morales-Villanueva", "Ann Gordon-Ross"]}]}, {"DBLP title": "A High Throughput No-Stall Golomb-Rice Hardware Decoder.", "DBLP authors": ["Roger Moussalli", "Walid A. Najjar", "Xi Luo", "Amna Khan"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.9", "OA papers": [{"PaperId": "https://openalex.org/W1980451521", "PaperTitle": "A High Throughput No-Stall Golomb-Rice Hardware Decoder", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Roger Moussalli", "Walid Najjar", "Xi Luo", "Amna Khan"]}]}, {"DBLP title": "Image Segmentation Using Hardware Forest Classifiers.", "DBLP authors": ["Richard Neil Pittman", "Alessandro Forin", "Antonio Criminisi", "Jamie Shotton", "Atabak Mahram"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.20", "OA papers": [{"PaperId": "https://openalex.org/W2062058481", "PaperTitle": "Image Segmentation Using Hardware Forest Classifiers", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Microsoft Research (United Kingdom)": 4.0, "Boston University": 1.0}, "Authors": ["Nanci Pittman", "Alessandro Forin", "Antonio Criminisi", "Jamie Shotton", "Atabak Mahram"]}]}, {"DBLP title": "A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform.", "DBLP authors": ["Qing Sun", "Jiang Jiang", "Yongxin Zhu", "Yuzhuo Fu"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.23", "OA papers": [{"PaperId": "https://openalex.org/W2139122112", "PaperTitle": "A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Qing Sun", "Jiang Jiang", "Yongxin Zhu", "Yuzhuo Fu"]}]}, {"DBLP title": "High Speed Video Processing Using Fine-Grained Processing on FPGA Platform.", "DBLP authors": ["Zhi Ping Ang", "Akash Kumar", "Yajun Ha"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.32", "OA papers": [{"PaperId": "https://openalex.org/W2003912301", "PaperTitle": "High Speed Video Processing Using Fine-Grained Processing on FPGA Platform", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Zhi Ping Ang", "Akash Kumar", "Yajun Ha"]}]}, {"DBLP title": "The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs.", "DBLP authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.50", "OA papers": [{"PaperId": "https://openalex.org/W2004250488", "PaperTitle": "The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Toronto": 7.0}, "Authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Stephen J. Brown", "Jason H. Anderson"]}]}, {"DBLP title": "Automating Elimination of Idle Functions by Run-Time Reconfiguration.", "DBLP authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.58", "OA papers": [{"PaperId": "https://openalex.org/W2137993334", "PaperTitle": "Automating Elimination of Idle Functions by Run-Time Reconfiguration", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 4.0, "Tianjin University": 1.0}, "Authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu"]}]}, {"DBLP title": "Open-Source Bitstream Generation.", "DBLP authors": ["Ritesh Kumar Soni", "Neil Steiner", "Matthew French"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.45", "OA papers": [{"PaperId": "https://openalex.org/W1988983317", "PaperTitle": "Open-Source Bitstream Generation", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Virginia Tech": 1.0, "University of Southern California": 2.0}, "Authors": ["Ritesh Kumar Soni", "Neil Steiner", "Matthew French"]}]}, {"DBLP title": "ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects.", "DBLP authors": ["Eric S. Chung", "Michael Papamichael"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.56", "OA papers": [{"PaperId": "https://openalex.org/W2030754856", "PaperTitle": "ShrinkWrap: Compiler-Enabled Optimization and Customization of Soft Memory Interconnects", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Microsoft (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Eric T. Chung", "Michael K. Papamichael"]}]}, {"DBLP title": "PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs.", "DBLP authors": ["Rohit Kumar", "Ann Gordon-Ross"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.24", "OA papers": [{"PaperId": "https://openalex.org/W2128727401", "PaperTitle": "PRML: A Modeling Language for Rapid Design Exploration of Partially Reconfigurable FPGAs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Rohit Kumar", "Ann Gordon-Ross"]}]}, {"DBLP title": "Atacama: An Open FPGA-Based Platform for Mixed-Criticality Communication in Multi-segmented Ethernet Networks.", "DBLP authors": ["Gonzalo Carvajal", "Miguel E. Figueroa", "Robert Trausmuth", "Sebastian Fischmeister"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.54", "OA papers": [{"PaperId": "https://openalex.org/W2010579129", "PaperTitle": "Atacama: An Open FPGA-Based Platform for Mixed-Criticality Communication in Multi-segmented Ethernet Networks", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Concepci\u00f3n": 2.0, "University of Applied Sciences Technikum Wien": 1.0, "University of Waterloo": 1.0}, "Authors": ["Gonzalo Carvajal", "Miguel Figueroa", "Robert Trausmuth", "Sebastian Fischmeister"]}]}, {"DBLP title": "Latency-Optimized Networks for Clustering FPGAs.", "DBLP authors": ["Trevor Bunker", "Steven Swanson"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.49", "OA papers": [{"PaperId": "https://openalex.org/W2092736553", "PaperTitle": "Latency-Optimized Networks for Clustering FPGAs", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Trevor Bunker", "Steven M. Swanson"]}]}, {"DBLP title": "A Range and Scaling Study of an FPGA-Based Digital Wireless Channel Emulator.", "DBLP authors": ["Scott Buscemi", "William V. Kritikos", "Ron Sass"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.42", "OA papers": [{"PaperId": "https://openalex.org/W2060692665", "PaperTitle": "A Range and Scaling Study of an FPGA-Based Digital Wireless Channel Emulator", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Naval Information Warfare Center Pacific": 1.0, "University of North Carolina at Charlotte": 2.0}, "Authors": ["Scott Buscemi", "Will Kritikos", "Ron Sass"]}]}, {"DBLP title": "Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch.", "DBLP authors": ["Asif Khan", "Nirav Dave"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.15", "OA papers": [{"PaperId": "https://openalex.org/W1995050126", "PaperTitle": "Enabling Hardware Exploration in Software-Defined Networking: A Flexible, Portable OpenFlow Switch", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"MIT CSAIL,Cambridge,MA,USA": 1.0, "SRI International": 0.5, "Menlo School": 0.5}, "Authors": ["Asif Khan", "Nirav Dave"]}]}, {"DBLP title": "An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs.", "DBLP authors": ["Yingjie Cao", "Yongxin Zhu", "Xu Wang", "Jiang Jiang", "Meikang Qiu"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.29", "OA papers": [{"PaperId": "https://openalex.org/W2004415534", "PaperTitle": "An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 4.0, "University of Kentucky": 1.0}, "Authors": ["Yingjie Cao", "Yongxin Zhu", "Xu Wang", "Jiang Jiang", "Meikang Qiu"]}]}, {"DBLP title": "Application Composition and Communication Optimization in Iterative Solvers Using FPGAs.", "DBLP authors": ["Abid Rafique", "Nachiket Kapre", "George A. Constantinides"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.16", "OA papers": [{"PaperId": "https://openalex.org/W2169832092", "PaperTitle": "Application Composition and Communication Optimization in Iterative Solvers Using FPGAs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Abid Rafique", "Nachiket Kapre", "George A. Constantinides"]}]}, {"DBLP title": "Parallel Generation of Gaussian Random Numbers Using the Table-Hadamard Transform.", "DBLP authors": ["David B. Thomas"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.53", "OA papers": [{"PaperId": "https://openalex.org/W2119603710", "PaperTitle": "Parallel Generation of Gaussian Random Numbers Using the Table-Hadamard Transform", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 1.0}, "Authors": ["David Thomas"]}]}, {"DBLP title": "Hardware-Software Codesign for Embedded Numerical Acceleration.", "DBLP authors": ["Ranko Sredojevic", "Andrew Wright", "Vladimir Stojanovic"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.27", "OA papers": [{"PaperId": "https://openalex.org/W2001062956", "PaperTitle": "Hardware-Software Codesign for Embedded Numerical Acceleration", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"[EECS, MIT Cambridge, MA, USA]": 3.0}, "Authors": ["Ranko Sredojevic", "A Wright", "Vladimir Stojanovic"]}]}, {"DBLP title": "FAssem: FPGA Based Acceleration of De Novo Genome Assembly.", "DBLP authors": ["B. Sharat Chandra Varma", "Kolin Paul", "M. Balakrishnan", "Dominique Lavenier"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.25", "OA papers": [{"PaperId": "https://openalex.org/W2153799956", "PaperTitle": "FAssem: FPGA Based Acceleration of De Novo Genome Assembly", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Indian Institute of Technology Delhi": 3.0, "French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["B. Sharat Chandra Varma", "Kolin Paul", "Mahesh Balakrishnan", "Dominique Lavenier"]}]}, {"DBLP title": "Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines.", "DBLP authors": ["Frederico Pratas", "Diego Oriato", "Oliver Pell", "Ricardo A. Mata", "Leonel Sousa"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.34", "OA papers": [{"PaperId": "https://openalex.org/W2093673057", "PaperTitle": "Accelerating the Computation of Induced Dipoles for Molecular Mechanics with Dataflow Engines", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0, "Maxeler Technologies (United Kingdom)": 2.0, "University of G\u00f6ttingen": 1.0}, "Authors": ["Frederico Pratas", "Diego Oriato", "Oliver Pell", "Ricardo A. Mata", "Leonel Sousa"]}]}, {"DBLP title": "On Optimizing the Arithmetic Precision of MCMC Algorithms.", "DBLP authors": ["Grigorios Mingas", "Farhan Rahman", "Christos-Savvas Bouganis"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.31", "OA papers": [{"PaperId": "https://openalex.org/W2053922043", "PaperTitle": "On Optimizing the Arithmetic Precision of MCMC Algorithms", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Grigorios Mingas", "Farhan Rahman", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models.", "DBLP authors": ["Nachiket Kapre"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.28", "OA papers": [{"PaperId": "https://openalex.org/W2161469630", "PaperTitle": "Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "Efficient Large Integer Squarers on FPGA.", "DBLP authors": ["Simin Xu", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.35", "OA papers": [{"PaperId": "https://openalex.org/W2043690534", "PaperTitle": "Efficient Large Integer Squarers on FPGA", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Xilinx Asia Pacific, Singapore, Singapore]": 1.0, "Nanyang Technological University": 1.0, "University of Science and Technology of China": 1.0}, "Authors": ["Simin Xu", "Suhaib A. Fahmy", "Ian McLoughlin"]}]}, {"DBLP title": "Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation.", "DBLP authors": ["Martin Langhammer", "Bogdan Pasca"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.30", "OA papers": [{"PaperId": "https://openalex.org/W2000063485", "PaperTitle": "Elementary Function Implementation with Optimized Sub Range Polynomial Evaluation", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Altera (United Kingdom)": 2.0}, "Authors": ["Martin Langhammer", "Bogdan Pasca"]}]}, {"DBLP title": "High-Level Description and Synthesis of Floating-Point Accumulators on FPGA.", "DBLP authors": ["Marc-Andr\u00e9 Daigneault", "Jean-Pierre David"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.37", "OA papers": [{"PaperId": "https://openalex.org/W2156102726", "PaperTitle": "High-Level Description and Synthesis of Floating-Point Accumulators on FPGA", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Marc-Andre Daigneault", "Jean-Pierre David"]}]}, {"DBLP title": "Reconfigurable Acceleration of Short Read Mapping.", "DBLP authors": ["James Arram", "Kuen Hung Tsoi", "Wayne Luk", "Peiyong Jiang"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.57", "OA papers": [{"PaperId": "https://openalex.org/W1997446138", "PaperTitle": "Reconfigurable Acceleration of Short Read Mapping", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Imperial College London": 3.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["James Arram", "Kuen Hung Tsoi", "Wayne Luk", "Peiyong Jiang"]}]}, {"DBLP title": "An FPGA-Based Data Flow Engine for Gaussian Copula Model.", "DBLP authors": ["Huabin Ruan", "Xiaomeng Huang", "Haohuan Fu", "Guangwen Yang", "Wayne Luk", "S\u00e9bastien Racani\u00e8re", "Oliver Pell", "Wenjing Han"], "year": 2013, "doi": "https://doi.org/10.1109/FCCM.2013.14", "OA papers": [{"PaperId": "https://openalex.org/W1981932215", "PaperTitle": "An FPGA-Based Data Flow Engine for Gaussian Copula Model", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 4.0, "Imperial College London": 1.0, "Maxeler Technologies (United Kingdom)": 2.0, "Harbin Institute of Technology": 1.0}, "Authors": ["Huabin Ruan", "Xiaomeng Huang", "Haohuan Fu", "Guangwen Yang", "Wayne Luk", "S\u00e9bastien Racani\u00e8re", "Oliver Pell", "Wenjing Han"]}]}]