(* S-mode ALU-family leaf lemmas over the generalized page-table invariant
   [tlb_inv_pt] (ptree abstraction, arbitrary A/D bits under Svadu/ADUE).
   Ports of the Itype/Rtype/Utype/Addiw/Shiftiop leaves; see WpSmodePtLeaves.v
   for the engines and the migration recipe. *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language lifting.
From iris.base_logic.lib Require Import ghost_var invariants.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto RiscvFetchExec.
Require Import MinstretInv InstrBytes WpGpr.
Require Import SRegime.
Require Import WpMmodeLeafBase.
Require Import WpSmodePtLeaves.
Require Import WpMmodeSwpBase.
Require Import RegFile.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import CtxIdDefs.
Import Defs.

Section WpSmodePtAlu.
  Context `{!riscvGS Σ, !xv6G Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* ---- from WpSmodeItype.v ---- *)





  Lemma wp_caddi4spn_gpr_s_config_r (R : s_regime)
      (pc : mword 64) (rdc : cregidx) (nzimm : mword 8) (rd : mword 5)
      (m : regfile)
      (mstatus0 mie_v mdv0 menvcfg0 : mword 64)
      {dq : dfrac} :
    eq_vec (_get_Mstatus_SIE mstatus0) ('b"1") = false ->
    eq_vec (_get_Mstatus_MPRV mstatus0) ('b"1") = false ->
    _get_Mstatus_SXL mstatus0 = 'b"10" ->
    and_vec mie_v (not_vec mdv0) = zeros' 64 ->
    eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true ->
    menvcfg0 = MENVCFG_S ->
    creg2reg_idx rdc = Regidx rd ->
    uint rd <> 0 ->
    hw_config -∗ minstret_inv -∗
    hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
    cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
    mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
    sr_inv R -∗
    pc_is pc -∗ gpr_file m -∗ instr pc true (ITYPE (caddi4spn_imm nzimm, sp, Regidx rd, ADDI)) -∗
    ( hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
      cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
      mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
      sr_inv R -∗
      pc_is (add_vec_int pc 2) -∗
      gpr_file (<[Regidx rd := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm nzimm)))]> m) -∗
      mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    iIntros (HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0 Hrdc Hrd)
      "Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc Hfile Hinstr Hcont".
    iApply (wp_gpr_write_s_config_regime R pc rd
              (ITYPE (caddi4spn_imm nzimm, sp, Regidx rd, ADDI))
              (add_vec (m !!! Regidx csp_rs1)
                 (sign_extend' 64 (caddi4spn_imm nzimm)))
              m mstatus0 mie_v mdv0 menvcfg0 (dq := dq)
              HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0
              with "[] Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc
                    Hfile Hinstr Hcont").
    iIntros "#Hcert Hf".
    change sp with (Regidx csp_rs1).
    iApply (swp_execute_rw csp_rs1 rd m
              (execute (ITYPE (caddi4spn_imm nzimm, Regidx csp_rs1,
                               Regidx rd, ADDI)))
              RETIRE_SUCCESS
              (fun a => add_vec a (sign_extend' 64 (caddi4spn_imm nzimm)))
              eq_refl Hrd with "Hcert Hf").
  Qed.




  Lemma wp_caddi_gpr_s_config_r (R : s_regime)
      (pc : mword 64) (rd : mword 5) (imm : mword 6)
      (m : regfile)
      (mstatus0 mie_v mdv0 menvcfg0 : mword 64)
      {dq : dfrac} :
    eq_vec (_get_Mstatus_SIE mstatus0) ('b"1") = false ->
    eq_vec (_get_Mstatus_MPRV mstatus0) ('b"1") = false ->
    _get_Mstatus_SXL mstatus0 = 'b"10" ->
    and_vec mie_v (not_vec mdv0) = zeros' 64 ->
    eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true ->
    menvcfg0 = MENVCFG_S ->
    uint rd <> 0 ->
    hw_config -∗ minstret_inv -∗
    hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
    cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
    mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
    sr_inv R -∗
    pc_is pc -∗ gpr_file m -∗ instr pc true (ITYPE (sign_extend' 12 imm, Regidx rd, Regidx rd, ADDI)) -∗
    ( hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
      cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
      mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
      sr_inv R -∗
      pc_is (add_vec_int pc 2) -∗
      gpr_file (<[Regidx rd := regval_into_reg
        (add_vec (m !!! Regidx rd) (sign_extend' 64 (sign_extend' 12 imm)))]> m) -∗
      mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    iIntros (HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0 Hrd)
      "Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc Hfile Hinstr Hcont".
    iApply (wp_gpr_write_s_config_regime R pc rd
              (ITYPE (sign_extend' 12 imm, Regidx rd, Regidx rd, ADDI))
              (add_vec (m !!! Regidx rd) (sign_extend' 64 (sign_extend' 12 imm)))
              m mstatus0 mie_v mdv0 menvcfg0 (dq := dq)
              HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0
              with "[] Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc
                    Hfile Hinstr Hcont").
    iIntros "#Hcert Hf".
    iApply (swp_execute_rw rd rd m
              (execute (ITYPE (sign_extend' 12 imm, Regidx rd, Regidx rd,
                               ADDI)))
              RETIRE_SUCCESS
              (fun a => add_vec a (sign_extend' 64 (sign_extend' 12 imm)))
              eq_refl Hrd with "Hcert Hf").
  Qed.


  (* c.addi16sp sp, imm6: the frame alloc/dealloc.  Raw-config form for the
     VCgen block executor (rd is always sp, so no rd<>0 arg); mirrors
     [wp_caddi_gpr_s_config_pt] with [rd := csp_rs1] and [caddi16sp_imm imm6]. *)
  Lemma wp_caddi16sp_gpr_s_config_r (R : s_regime)
      (pc : mword 64) (imm6 : mword 6)
      (m : regfile)
      (mstatus0 mie_v mdv0 menvcfg0 : mword 64)
      {dq : dfrac} :
    eq_vec (_get_Mstatus_SIE mstatus0) ('b"1") = false ->
    eq_vec (_get_Mstatus_MPRV mstatus0) ('b"1") = false ->
    _get_Mstatus_SXL mstatus0 = 'b"10" ->
    and_vec mie_v (not_vec mdv0) = zeros' 64 ->
    eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true ->
    menvcfg0 = MENVCFG_S ->
    hw_config -∗ minstret_inv -∗
    hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
    cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
    mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
    sr_inv R -∗
    pc_is pc -∗ gpr_file m -∗ instr pc true (ITYPE (caddi16sp_imm imm6, sp, sp, ADDI)) -∗
    ( hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
      cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
      mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
      sr_inv R -∗
      pc_is (add_vec_int pc 2) -∗
      gpr_file (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm imm6)))]> m) -∗
      mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    iIntros (HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0)
      "Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc Hfile Hinstr Hcont".
    assert (Hsp : uint csp_rs1 <> 0) by (vm_compute; discriminate).
    iApply (wp_gpr_write_s_config_regime R pc csp_rs1
              (ITYPE (caddi16sp_imm imm6, sp, sp, ADDI))
              (add_vec (m !!! Regidx csp_rs1)
                 (sign_extend' 64 (caddi16sp_imm imm6)))
              m mstatus0 mie_v mdv0 menvcfg0 (dq := dq)
              HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0
              with "[] Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc
                    Hfile Hinstr Hcont").
    iIntros "#Hcert Hf".
    change sp with (Regidx csp_rs1).
    iApply (swp_execute_rw csp_rs1 csp_rs1 m
              (execute (ITYPE (caddi16sp_imm imm6, Regidx csp_rs1,
                               Regidx csp_rs1, ADDI)))
              RETIRE_SUCCESS
              (fun a => add_vec a (sign_extend' 64 (caddi16sp_imm imm6)))
              eq_refl Hsp with "Hcert Hf").
  Qed.

















  (* ---- from WpSmodeRtype.v ---- *)

















  (* ---- from WpSmodeUtype.v ---- *)



  (* ---- base LUI / ANDI gpr-write leaves (scfg form) ----
     Both go through the base gpr-write engine + the register-generic
     execute facts from WpMmodeLeafBase. *)




  (* ---- from WpSmodeAddiw.v ---- *)

  Lemma wp_caddiw_s_r (R : s_regime)
      (pc : mword 64) (rd : mword 5) (imm : mword 6)
      (m : regfile)
      (mstatus0 mie_v mdv0 menvcfg0 : mword 64)
      {dq : dfrac} :
    eq_vec (_get_Mstatus_SIE mstatus0) ('b"1") = false ->
    eq_vec (_get_Mstatus_MPRV mstatus0) ('b"1") = false ->
    _get_Mstatus_SXL mstatus0 = 'b"10" ->
    and_vec mie_v (not_vec mdv0) = zeros' 64 ->
    eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true ->
    menvcfg0 = MENVCFG_S ->
    uint rd <> 0 ->
    hw_config -∗ minstret_inv -∗
    hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
    cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
    mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
    sr_inv R -∗
    pc_is pc -∗ gpr_file m -∗ instr pc true (ADDIW (sign_extend' 12 imm, Regidx rd, Regidx rd)) -∗
    ( hart_state ↦ᵣ{ dq } HART_ACTIVE tt -∗
      cur_privilege ↦ᵣ{ dq } Supervisor -∗ mstatus ↦ᵣ{ dq } mstatus0 -∗
      mie ↦ᵣ{ dq } mie_v -∗ mideleg ↦ᵣ{ dq } mdv0 -∗ menvcfg ↦ᵣ{ dq } menvcfg0 -∗
      sr_inv R -∗
      pc_is (add_vec_int pc 2) -∗
      gpr_file (<[Regidx rd := regval_into_reg
        (sign_extend' 64 (subrange_vec_dec
           (add_vec (m !!! Regidx rd) (sign_extend' 64 (sign_extend' 12 imm))) 31 0))]> m) -∗
      mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    iIntros (HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0 Hrd)
      "Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc Hfile Hinstr Hcont".
    iApply (wp_gpr_write_s_config_regime R pc rd
              (ADDIW (sign_extend' 12 imm, Regidx rd, Regidx rd))
              (sign_extend' 64 (subrange_vec_dec
                 (add_vec (m !!! Regidx rd)
                    (sign_extend' 64 (sign_extend' 12 imm))) 31 0))
              m mstatus0 mie_v mdv0 menvcfg0 (dq := dq)
              HSIE HMPRV HSXL Hmm HPBMTE Hmenvval0
              with "[] Hhw Hinv Hhs Hpriv Hms Hmie Hmdl Hmenv Htlbinv Hpc
                    Hfile Hinstr Hcont").
    iIntros "#Hcert Hf".
    iApply (swp_execute_rw2 rd rd m
              (execute (ADDIW (sign_extend' 12 imm, Regidx rd, Regidx rd)))
              RETIRE_SUCCESS
              (fun a => sign_extend' 64 (subrange_vec_dec
                          (add_vec a (sign_extend' 64 (sign_extend' 12 imm)))
                          31 0))
              eq_refl Hrd with "Hcert Hf").
  Qed.




  (* ---- from WpSmodeShiftiop.v ---- *)















  (* ---- walk's extra ALU leaves: register shift (loop-variable shamt),
     base ANDI/ORI, and the RVC shift-immediates ---------------------- *)











End WpSmodePtAlu.
