{"vcs1":{"timestamp_begin":1684261055.769325861, "rt":1.25, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261057.105415504, "rt":1.21, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684261058.385796588, "rt":0.41, "ut":0.21, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261055.135118602}
{"VCS_COMP_START_TIME": 1684261055.135118602}
{"VCS_COMP_END_TIME": 1684261060.264234923}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211884}}
