{"vcs1":{"timestamp_begin":1677561828.653255095, "rt":0.43, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1677561829.146508689, "rt":0.46, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677561829.662728622, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677561828.347086191}
{"VCS_COMP_START_TIME": 1677561828.347086191}
{"VCS_COMP_END_TIME": 1677561829.926488570}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338140}}
{"stitch_vcselab": {"peak_mem": 238956}}
