--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 380 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.718ns.
--------------------------------------------------------------------------------
Slack:                  17.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=7)        1.705   M_reset_cond3_out
    SLICE_X2Y38.CLK      Tsrck                 0.429   mymain/M_mypropogater_rowLit[1]
                                                       mymain/mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.947ns logic, 1.705ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  17.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (0.722 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=7)        1.705   M_reset_cond3_out
    SLICE_X2Y38.CLK      Tsrck                 0.418   mymain/M_mypropogater_rowLit[1]
                                                       mymain/mypropogater/ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.936ns logic, 1.705ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.730 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=7)        1.646   M_reset_cond3_out
    SLICE_X2Y35.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.947ns logic, 1.646ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  17.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.730 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=7)        1.646   M_reset_cond3_out
    SLICE_X2Y35.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.936ns logic, 1.646ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.730 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=7)        1.646   M_reset_cond3_out
    SLICE_X2Y35.CLK      Tsrck                 0.395   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (0.913ns logic, 1.646ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  17.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.023ns (0.730 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=7)        1.646   M_reset_cond3_out
    SLICE_X2Y35.CLK      Tsrck                 0.381   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.899ns logic, 1.646ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  17.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=7)        1.518   M_reset_cond3_out
    SLICE_X2Y37.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.947ns logic, 1.518ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  17.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.454ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=7)        1.518   M_reset_cond3_out
    SLICE_X2Y37.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (0.936ns logic, 1.518ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  17.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=7)        1.518   M_reset_cond3_out
    SLICE_X2Y37.CLK      Tsrck                 0.395   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.913ns logic, 1.518ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  17.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=7)        1.518   M_reset_cond3_out
    SLICE_X2Y37.CLK      Tsrck                 0.381   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.899ns logic, 1.518ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  17.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.406ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.731 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=7)        1.459   M_reset_cond3_out
    SLICE_X2Y34.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (0.947ns logic, 1.459ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  17.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.731 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=7)        1.459   M_reset_cond3_out
    SLICE_X2Y34.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.936ns logic, 1.459ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  17.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.731 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=7)        1.459   M_reset_cond3_out
    SLICE_X2Y34.CLK      Tsrck                 0.395   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.913ns logic, 1.459ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  17.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.731 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=7)        1.459   M_reset_cond3_out
    SLICE_X2Y34.CLK      Tsrck                 0.381   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.899ns logic, 1.459ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  17.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.728 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=7)        1.324   M_reset_cond3_out
    SLICE_X2Y36.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.947ns logic, 1.324ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  17.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.728 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=7)        1.324   M_reset_cond3_out
    SLICE_X2Y36.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.936ns logic, 1.324ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  17.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.237ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.728 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=7)        1.324   M_reset_cond3_out
    SLICE_X2Y36.CLK      Tsrck                 0.395   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.913ns logic, 1.324ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  17.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.728 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=7)        1.324   M_reset_cond3_out
    SLICE_X2Y36.CLK      Tsrck                 0.381   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.899ns logic, 1.324ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  17.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=7)        1.265   M_reset_cond3_out
    SLICE_X2Y33.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.947ns logic, 1.265ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=7)        1.265   M_reset_cond3_out
    SLICE_X2Y33.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.936ns logic, 1.265ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  17.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.178ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=7)        1.265   M_reset_cond3_out
    SLICE_X2Y33.CLK      Tsrck                 0.395   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.913ns logic, 1.265ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  17.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=7)        1.265   M_reset_cond3_out
    SLICE_X2Y33.CLK      Tsrck                 0.381   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.899ns logic, 1.265ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  17.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_0 to mymain/mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    SLICE_X2Y32.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[0]
    SLICE_X2Y32.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y33.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X2Y38.CLK      Tcinck                0.307   mymain/M_mypropogater_rowLit[1]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_xor<25>
                                                       mymain/mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (1.710ns logic, 0.423ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack:                  17.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_0 to mymain/mypropogater/ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    SLICE_X2Y32.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[0]
    SLICE_X2Y32.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y33.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X2Y38.CLK      Tcinck                0.240   mymain/M_mypropogater_rowLit[1]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_xor<25>
                                                       mymain/mypropogater/ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.643ns logic, 0.423ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack:                  17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_0 to mymain/mypropogater/ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    SLICE_X2Y32.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[0]
    SLICE_X2Y32.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y33.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.CLK      Tcinck                0.319   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
                                                       mymain/mypropogater/ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack:                  17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_0 to mymain/mypropogater/ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    SLICE_X2Y32.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[0]
    SLICE_X2Y32.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y33.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.CLK      Tcinck                0.319   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
                                                       mymain/mypropogater/ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack:                  17.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_4 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.186 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_4 to mymain/mypropogater/ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q_4
    SLICE_X2Y33.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[4]
    SLICE_X2Y33.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/M_ctr_q[4]_rt
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X2Y38.CLK      Tcinck                0.307   mymain/M_mypropogater_rowLit[1]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_xor<25>
                                                       mymain/mypropogater/ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.619ns logic, 0.420ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack:                  17.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mymain/mypropogater/ctr/M_ctr_q_0 to mymain/mypropogater/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    SLICE_X2Y32.A5       net (fanout=1)        0.405   mymain/mypropogater/ctr/M_ctr_q[0]
    SLICE_X2Y32.COUT     Topcya                0.472   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y33.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[7]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y34.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[11]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y35.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[15]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y36.COUT     Tbyp                  0.091   mymain/mypropogater/ctr/M_ctr_q[19]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   mymain/mypropogater/ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y37.CLK      Tcinck                0.307   mymain/mypropogater/ctr/M_ctr_q[23]
                                                       mymain/mypropogater/ctr/Mcount_M_ctr_q_cy<23>
                                                       mymain/mypropogater/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.619ns logic, 0.420ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack:                  17.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=7)        1.072   M_reset_cond3_out
    SLICE_X2Y32.CLK      Tsrck                 0.429   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.947ns logic, 1.072ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  17.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          mymain/mypropogater/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.733 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to mymain/mypropogater/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=7)        1.072   M_reset_cond3_out
    SLICE_X2Y32.CLK      Tsrck                 0.418   mymain/mypropogater/ctr/M_ctr_q[3]
                                                       mymain/mypropogater/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.936ns logic, 1.072ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[3]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[7]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[11]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[15]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[19]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_19/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_20/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_21/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_22/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/mypropogater/ctr/M_ctr_q[23]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_23/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/M_mypropogater_rowLit[1]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_24/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mymain/M_mypropogater_rowLit[1]/CLK
  Logical resource: mymain/mypropogater/ctr/M_ctr_q_25/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond3/M_stage_q[2]/CLK
  Logical resource: reset_cond3/M_stage_q_3/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond3/M_stage_q[2]/SR
  Logical resource: reset_cond3/M_stage_q_3/SR
  Location pin: SLICE_X3Y21.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond3/M_stage_q[2]/CLK
  Logical resource: reset_cond3/M_stage_q_0/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.718|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 380 paths, 0 nets, and 51 connections

Design statistics:
   Minimum period:   2.718ns{1}   (Maximum frequency: 367.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 21:30:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



