// Seed: 1322961774
module module_0;
  parameter id_1 = 1 <-> 1;
endmodule
program module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    output tri1 id_5,
    input wire id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    output wire id_10,
    output uwire id_11,
    input uwire id_12
);
  always id_5 = 1'b0;
  xor primCall (id_10, id_12, id_2, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  assign id_1 = id_6[-1];
  module_0 modCall_1 ();
endmodule
