Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  3 16:46:14 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/activation_accelerator_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                     Instance                                     |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                     |                                                                                         (top) |      15822 |      14797 |       0 | 1025 | 13467 |     43 |    165 |    0 |         64 |
|   bd_0_i                                                                         |                                                                                          bd_0 |      15822 |      14797 |       0 | 1025 | 13467 |     43 |    165 |    0 |         64 |
|     hls_inst                                                                     |                                                                               bd_0_hls_inst_0 |      15822 |      14797 |       0 | 1025 | 13467 |     43 |    165 |    0 |         64 |
|       (hls_inst)                                                                 |                                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                       |                                                        bd_0_hls_inst_0_activation_accelerator |      15822 |      14797 |       0 | 1025 | 13467 |     43 |    165 |    0 |         64 |
|         (inst)                                                                   |                                                        bd_0_hls_inst_0_activation_accelerator |          2 |          0 |       0 |    2 |     2 |      0 |      0 |    0 |          0 |
|         compute_rows_U0                                                          |                                           bd_0_hls_inst_0_activation_accelerator_compute_rows |      12233 |      11976 |       0 |  257 |  8108 |      0 |    160 |    0 |         64 |
|           (compute_rows_U0)                                                      |                                           bd_0_hls_inst_0_activation_accelerator_compute_rows |         27 |         27 |       0 |    0 |   147 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_no_dsp_1_U1276                                     |                           bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 |        334 |        334 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|             (fadd_32ns_32ns_32_4_no_dsp_1_U1276)                                 |                           bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u             |                   bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_1206 |        334 |        334 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1__1 |        334 |        334 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized3__1 |        334 |        334 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1268                               |                     bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |        177 |        177 |       0 |    0 |   200 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1268)                           |                     bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 |          3 |          3 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |             bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_1139 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__1 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7__1 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1272                               |                   bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_9 |        174 |        174 |       0 |    0 |   200 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1272)                           |                   bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_9 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |             bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_1072 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__5 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7__5 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1273                               |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_10 |        174 |        174 |       0 |    0 |   199 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1273)                           |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_10 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |             bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_1005 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__3 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7__3 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1274                               |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_11 |        174 |        174 |       0 |    0 |   200 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1274)                           |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_11 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |              bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_938 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__4 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7__4 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|           faddfsub_32ns_32ns_32_4_full_dsp_1_U1275                               |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_12 |        174 |        174 |       0 |    0 |   199 |      0 |      0 |    0 |          2 |
|             (faddfsub_32ns_32ns_32_4_full_dsp_1_U1275)                           |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_12 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u       |              bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_871 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__2 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized7__2 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U1270                                     |                           bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |        779 |        748 |       0 |   31 |   382 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U1270)                                 |                           bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u             |                    bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_767 |        779 |        748 |       0 |   31 |   318 |      0 |      0 |    0 |          0 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4__1 |        779 |        748 |       0 |   31 |   318 |      0 |      0 |    0 |          0 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized9__1 |        779 |        748 |       0 |   31 |   318 |      0 |      0 |    0 |          0 |
|           fexp_32ns_32ns_32_8_full_dsp_1_U1271                                   |                         bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |        690 |        678 |       0 |   12 |   238 |      0 |      0 |    0 |          7 |
|             (fexp_32ns_32ns_32_8_full_dsp_1_U1271)                               |                         bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u           |                  bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_696 |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|               inst                                                               |                                                        bd_0_hls_inst_0_floating_point_v7_1_15 |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|                 i_synth                                                          |                                                    bd_0_hls_inst_0_floating_point_v7_1_15_viv |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|           fmul_32ns_32ns_32_3_max_dsp_1_U1269                                    |                          bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |         77 |         77 |       0 |    0 |    96 |      0 |      0 |    0 |          3 |
|             (fmul_32ns_32ns_32_3_max_dsp_1_U1269)                                |                          bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u            |                   bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_677 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|               inst                                                               |                                     bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2__3 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|                 i_synth                                                          |                                 bd_0_hls_inst_0_floating_point_v7_1_15_viv__parameterized5__3 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|           grp_compute_rows_Pipeline_PK_W_fu_1713                                 |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_PK_W |         21 |         21 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_PK_W_fu_1713)                             |                             bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_PK_W |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_676 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_UNPK_W_fu_787                                |                           bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_UNPK_W |         17 |         17 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_UNPK_W_fu_787)                            |                           bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_UNPK_W |          3 |          3 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_675 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop3_fu_1513                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop3 |        367 |        355 |       0 |   12 |    71 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop3_fu_1513)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop3 |        342 |        330 |       0 |   12 |    69 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_674 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop4_fu_1613                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop4 |        499 |        487 |       0 |   12 |    85 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop4_fu_1613)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop4 |        464 |        452 |       0 |   12 |    83 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_673 |         35 |         35 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_add_loop_fu_1413                             |                         bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop |        402 |        390 |       0 |   12 |    70 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_add_loop_fu_1413)                         |                         bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_add_loop |        382 |        370 |       0 |   12 |    68 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_672 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_convert_loop1_fu_927                         |                    bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop1 |        185 |        185 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_convert_loop1_fu_927)                     |                    bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop1 |        169 |        169 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_671 |         16 |         16 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_convert_loop_fu_859                          |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop |        185 |        185 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_convert_loop_fu_859)                      |                     bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_convert_loop |        165 |        165 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_670 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_silu_loop2_fu_995                            |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop2 |        267 |        239 |       0 |   28 |    92 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_silu_loop2_fu_995)                        |                       bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop2 |        239 |        211 |       0 |   28 |    90 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_669 |         28 |         28 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_silu_loop_fu_1345                            |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop |        337 |        309 |       0 |   28 |    52 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_silu_loop_fu_1345)                        |                        bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_silu_loop |        300 |        272 |       0 |   28 |    50 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_668 |         37 |         37 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_0_fu_1063                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_0 |        210 |        210 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_smx_0_fu_1063)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_0 |        173 |        173 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_667 |         37 |         37 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_1_fu_1101                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_1 |       2014 |       1989 |       0 |   25 |  1424 |      0 |      0 |    0 |         14 |
|             (grp_compute_rows_Pipeline_smx_1_fu_1101)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_1 |        440 |        439 |       0 |    1 |   946 |      0 |      0 |    0 |          0 |
|             fexp_32ns_32ns_32_8_full_dsp_1_U267                                  |                     bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_561 |        722 |        710 |       0 |   12 |   238 |      0 |      0 |    0 |          7 |
|               (fexp_32ns_32ns_32_8_full_dsp_1_U267)                              |                     bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_561 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u         |                  bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_596 |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|                 inst                                                             |                                                     bd_0_hls_inst_0_floating_point_v7_1_15__1 |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|             fexp_32ns_32ns_32_8_full_dsp_1_U268                                  |                     bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_562 |        706 |        694 |       0 |   12 |   238 |      0 |      0 |    0 |          7 |
|               (fexp_32ns_32ns_32_8_full_dsp_1_U268)                              |                     bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_562 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u         |                      bd_0_hls_inst_0_activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|                 inst                                                             |                                                     bd_0_hls_inst_0_floating_point_v7_1_15__2 |        690 |        678 |       0 |   12 |   206 |      0 |      0 |    0 |          7 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_563 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U269                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_564 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U270                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_565 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U271                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_566 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U272                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_567 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U273                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_568 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U274                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_569 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U275                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_570 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             mux_255_32_1_1_U276                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_571 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_compute_rows_Pipeline_smx_2_fu_1139                                |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_2 |        347 |        335 |       0 |   12 |    99 |      0 |      0 |    0 |          0 |
|             (grp_compute_rows_Pipeline_smx_2_fu_1139)                            |                            bd_0_hls_inst_0_activation_accelerator_compute_rows_Pipeline_smx_2 |        179 |        167 |       0 |   12 |    97 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_559 |         24 |         24 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mux_325_32_1_1_U315                                                  |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_560 |        144 |        144 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_float_layernorm_fu_1277                                            |                                        bd_0_hls_inst_0_activation_accelerator_float_layernorm |       1952 |       1911 |       0 |   41 |  2001 |      0 |      0 |    0 |         15 |
|             (grp_float_layernorm_fu_1277)                                        |                                        bd_0_hls_inst_0_activation_accelerator_float_layernorm |         10 |         10 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|             frsqrt_32ns_32ns_32_10_full_dsp_1_U732                               |                      bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 |        308 |        281 |       0 |   27 |   268 |      0 |      0 |    0 |          9 |
|               (frsqrt_32ns_32ns_32_10_full_dsp_1_U732)                           |                      bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u      |                   bd_0_hls_inst_0_activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip |        308 |        281 |       0 |   27 |   236 |      0 |      0 |    0 |          9 |
|                 inst                                                             |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized5 |        308 |        281 |       0 |   27 |   236 |      0 |      0 |    0 |          9 |
|             grp_float_layernorm_Pipeline_layer_loop_0_fu_160                     |                  bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_layer_loop_0 |        352 |        351 |       0 |    1 |   412 |      0 |      0 |    0 |          0 |
|               (grp_float_layernorm_Pipeline_layer_loop_0_fu_160)                 |                  bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_layer_loop_0 |        208 |        207 |       0 |    1 |   410 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_535 |         16 |         16 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U569                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_536 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U570                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_537 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U571                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_538 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U572                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_539 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U573                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_540 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U574                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_541 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U575                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_542 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U576                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_543 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             grp_float_layernorm_Pipeline_layer_loop_1_fu_229                     |                  bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_layer_loop_1 |        857 |        856 |       0 |    1 |  1068 |      0 |      0 |    0 |          6 |
|               (grp_float_layernorm_Pipeline_layer_loop_1_fu_229)                 |                  bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_layer_loop_1 |        566 |        565 |       0 |    1 |   942 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_486 |         17 |         17 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U617                                 |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_487 |         81 |         81 |       0 |    0 |    62 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U617)                             |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_487 |         31 |         31 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u        |                   bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_516 |         50 |         50 |       0 |    0 |    31 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U618                                 |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_488 |         66 |         66 |       0 |    0 |    62 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U618)                             |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_488 |         16 |         16 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u        |                   bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_497 |         50 |         50 |       0 |    0 |    31 |      0 |      0 |    0 |          3 |
|               mux_255_32_1_1_U619                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_489 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U620                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_490 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U621                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_491 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U622                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_492 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U623                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_493 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U624                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_494 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U625                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_495 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U626                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_496 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             grp_float_layernorm_Pipeline_ln_2_fu_299                             |                          bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_ln_2 |        425 |        413 |       0 |   12 |    83 |      0 |      0 |    0 |          0 |
|               (grp_float_layernorm_Pipeline_ln_2_fu_299)                         |                          bd_0_hls_inst_0_activation_accelerator_float_layernorm_Pipeline_ln_2 |        255 |        243 |       0 |   12 |    81 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_484 |         26 |         26 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               mux_325_32_1_1_U663                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1_485 |        144 |        144 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_float_rmsnorm_fu_1209                                              |                                          bd_0_hls_inst_0_activation_accelerator_float_rmsnorm |       2544 |       2500 |       0 |   44 |  2111 |      0 |      0 |    0 |         15 |
|             (grp_float_rmsnorm_fu_1209)                                          |                                          bd_0_hls_inst_0_activation_accelerator_float_rmsnorm |         39 |         39 |       0 |    0 |   226 |      0 |      0 |    0 |          0 |
|             faddfsub_32ns_32ns_32_4_full_dsp_1_U498                              |                 bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_171 |        175 |        175 |       0 |    0 |   200 |      0 |      0 |    0 |          2 |
|               (faddfsub_32ns_32ns_32_4_full_dsp_1_U498)                          |                 bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_171 |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|               activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u     |                  bd_0_hls_inst_0_activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|                 inst                                                             |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |        174 |        174 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|             fdiv_32ns_32ns_32_9_no_dsp_1_U500                                    |                       bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_172 |        696 |        665 |       0 |   31 |   235 |      0 |      0 |    0 |          0 |
|               (fdiv_32ns_32ns_32_9_no_dsp_1_U500)                                |                       bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_172 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u           |                        bd_0_hls_inst_0_activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip |        696 |        665 |       0 |   31 |   203 |      0 |      0 |    0 |          0 |
|                 inst                                                             |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |        696 |        665 |       0 |   31 |   203 |      0 |      0 |    0 |          0 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U499                                   |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_173 |        161 |        161 |       0 |    0 |    96 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U499)                               |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_173 |         84 |         84 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u          |                   bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_323 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|                 inst                                                             |                                        bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|             grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164                         |                      bd_0_hls_inst_0_activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0 |       1236 |       1235 |       0 |    1 |  1286 |      0 |      0 |    0 |         10 |
|               (grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164)                     |                      bd_0_hls_inst_0_activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0 |        199 |        198 |       0 |    1 |   658 |      0 |      0 |    0 |          0 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U383                                |                         bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 |        237 |        237 |       0 |    0 |   199 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U383)                            |                         bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 |         64 |         64 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |                  bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_256 |        173 |        173 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U384                                |                     bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_175 |        173 |        173 |       0 |    0 |   199 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U384)                            |                     bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_175 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |                      bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip |        173 |        173 |       0 |    0 |   135 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_no_dsp_1_U385                                  |                       bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_176 |        364 |        364 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|                 (fadd_32ns_32ns_32_4_no_dsp_1_U385)                              |                       bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_176 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u         |                        bd_0_hls_inst_0_activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip |        364 |        364 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_177 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U387                                 |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_178 |         61 |         61 |       0 |    0 |    46 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U387)                             |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_178 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u        |                   bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_190 |         46 |         46 |       0 |    0 |    31 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U388                                 |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_179 |         61 |         61 |       0 |    0 |    46 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U388)                             |                      bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_179 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u        |                       bd_0_hls_inst_0_activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip |         46 |         46 |       0 |    0 |    31 |      0 |      0 |    0 |          3 |
|               mux_255_32_1_1_U389                                                |                                         bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U390                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_180 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U391                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_181 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U392                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_182 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U393                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_183 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U394                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_184 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U395                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_185 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               mux_255_32_1_1_U396                                                |                                     bd_0_hls_inst_0_activation_accelerator_mux_255_32_1_1_186 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233                         |                      bd_0_hls_inst_0_activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 |        237 |        225 |       0 |   12 |    68 |      0 |      0 |    0 |          0 |
|               (grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233)                     |                      bd_0_hls_inst_0_activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 |         72 |         60 |       0 |   12 |    66 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |             bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_174 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               mux_325_32_1_1_U432                                                |                                         bd_0_hls_inst_0_activation_accelerator_mux_325_32_1_1 |        144 |        144 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           tile0_V_32_U                                                           |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_33_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_13 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_14 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_15 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_19 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_22 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_23 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_25 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_29 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_31 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_32 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_33 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_34 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_35 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_56_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_36 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_57_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_37 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_58_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_38 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_59_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_39 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_60_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_40 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_61_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_41 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_62_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_42 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile0_V_U                                                              |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_43 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_32_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_44 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_33_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_45 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_46 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_47 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_48 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_49 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_50 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_51 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_52 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_53 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_54 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_55 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_56 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_57 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_58 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_59 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_60 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_61 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_62 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_63 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_64 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_65 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_66 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_67 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_56_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_68 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_57_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_69 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_58_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_70 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_59_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_71 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_60_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_72 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_61_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_73 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_62_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_74 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile1_V_U                                                              |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_75 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_32_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_76 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_33_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_77 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_34_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_78 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_35_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_79 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_36_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_80 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_37_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_81 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_38_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_82 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_39_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_83 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_40_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_84 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_41_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_85 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_42_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_86 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_43_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_87 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_44_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_88 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_45_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_89 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_46_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_90 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_47_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_91 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_48_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_92 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_49_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_93 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_50_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_94 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_51_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_95 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_52_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_96 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_53_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_97 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_54_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_98 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_55_U                                                           |               bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_99 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_56_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_100 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_57_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_101 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_58_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_102 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_59_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_103 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_60_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_104 |          4 |          4 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_61_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_105 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_62_U                                                           |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_106 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           tile2_V_U                                                              |              bd_0_hls_inst_0_activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W_107 |         14 |         14 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_32_U                                                                |                      bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_33_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_108 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_34_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_109 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_35_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_110 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_36_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_111 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_37_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_112 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_38_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_113 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_39_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_114 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_40_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_115 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_41_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_116 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_42_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_117 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_43_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_118 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_44_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_119 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_45_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_120 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_46_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_121 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_47_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_122 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_48_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_123 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_49_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_124 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_50_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_125 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_51_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_126 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_52_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_127 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_53_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_128 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_54_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_129 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_55_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_130 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_56_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_131 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_57_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_132 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_58_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_133 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_59_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_134 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_60_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_135 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_61_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_136 |          3 |          3 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_62_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_137 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           xt_U                                                                   |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_138 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_32_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_139 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_33_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_140 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_34_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_141 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_35_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_142 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_36_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_143 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_37_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_144 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_38_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_145 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_39_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_146 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_40_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_147 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_41_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_148 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_42_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_149 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_43_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_150 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_44_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_151 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_45_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_152 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_46_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_153 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_47_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_154 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_48_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_155 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_49_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_156 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_50_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_157 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_51_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_158 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_52_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_159 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_53_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_160 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_54_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_161 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_55_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_162 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_56_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_163 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_57_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_164 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_58_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_165 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_59_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_166 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_60_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_167 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_61_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_168 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_62_U                                                                |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_169 |          2 |          2 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           yt_U                                                                   |                  bd_0_hls_inst_0_activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W_170 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         config_r_c_U                                                             |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S |         30 |         14 |       0 |   16 |     5 |      0 |      0 |    0 |          0 |
|           (config_r_c_U)                                                         |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w32_d3_S_ShiftReg                        |                                 bd_0_hls_inst_0_activation_accelerator_fifo_w32_d3_S_ShiftReg |         25 |          9 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                          |                                          bd_0_hls_inst_0_activation_accelerator_control_s_axi |        410 |        410 |       0 |    0 |   312 |      0 |      0 |    0 |          0 |
|         entry_proc_U0                                                            |                                             bd_0_hls_inst_0_activation_accelerator_entry_proc |          6 |          6 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gmem0_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi |        888 |        854 |       0 |   34 |  1668 |      7 |      1 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |        786 |        786 |       0 |    0 |  1491 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                           |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_read |         88 |         88 |       0 |    0 |   301 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl__parameterized0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized1_8 |         18 |         18 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized2 |        524 |        524 |       0 |    0 |  1040 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice |        138 |        138 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_write |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |        102 |         68 |       0 |   34 |   174 |      7 |      1 |    0 |          0 |
|             (load_unit)                                                          |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_load |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized3 |         52 |         52 |       0 |    0 |    40 |      7 |      1 |    0 |          0 |
|               (buff_rdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo__parameterized3 |         36 |         36 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_mem__parameterized0 |         16 |         16 |       0 |    0 |     9 |      7 |      1 |    0 |          0 |
|             fifo_rreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo |         50 |         16 |       0 |   34 |    70 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_fifo |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem0_m_axi_srl |         37 |          3 |       0 |   34 |    60 |      0 |      0 |    0 |          0 |
|         gmem1_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi |        889 |        855 |       0 |   34 |  1669 |      7 |      1 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |        787 |        787 |       0 |    0 |  1492 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                           |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_read |         88 |         88 |       0 |    0 |   301 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl__parameterized0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized1_7 |         18 |         18 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized2 |        525 |        525 |       0 |    0 |  1041 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice |        138 |        138 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_write |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |        102 |         68 |       0 |   34 |   174 |      7 |      1 |    0 |          0 |
|             (load_unit)                                                          |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_load |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized3 |         52 |         52 |       0 |    0 |    40 |      7 |      1 |    0 |          0 |
|               (buff_rdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo__parameterized3 |         37 |         37 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_mem__parameterized0 |         16 |         16 |       0 |    0 |     9 |      7 |      1 |    0 |          0 |
|             fifo_rreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo |         50 |         16 |       0 |   34 |    70 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_fifo |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem1_m_axi_srl |         37 |          3 |       0 |   34 |    60 |      0 |      0 |    0 |          0 |
|         gmem2_m_axi_U                                                            |                                            bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi |       1141 |        491 |       0 |  650 |  1476 |      8 |      0 |    0 |          0 |
|           bus_read                                                               |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_read |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           bus_write                                                              |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |       1021 |        406 |       0 |  615 |  1282 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                          |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_write |         94 |         94 |       0 |    0 |   311 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized4 |         36 |         31 |       0 |    5 |    17 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized4 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized2 |         24 |         19 |       0 |    5 |     5 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                            |                     bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1_5 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                        |                     bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1_5 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized0_6 |          6 |          5 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                              |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             rs_wreq                                                              |                                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice |        137 |        137 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                        |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |        733 |        124 |       0 |  609 |   807 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                                    |                                   bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_throttle |          1 |          1 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               data_fifo                                                          |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |        613 |         36 |       0 |  577 |   594 |      0 |      0 |    0 |          0 |
|                 (data_fifo)                                                      |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized6 |         24 |         24 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                       |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized4 |        589 |         12 |       0 |  577 |   577 |      0 |      0 |    0 |          0 |
|               req_fifo                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized5 |         49 |         17 |       0 |   32 |    75 |      0 |      0 |    0 |          0 |
|                 (req_fifo)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized5 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                       |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized3 |         35 |          3 |       0 |   32 |    63 |      0 |      0 |    0 |          0 |
|               rs_req                                                             |                  bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_reg_slice__parameterized0 |         70 |         70 |       0 |    0 |   131 |      0 |      0 |    0 |          0 |
|           load_unit                                                              |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_load |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized3 |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|           store_unit                                                             |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |         99 |         64 |       0 |   35 |   177 |      8 |      0 |    0 |          0 |
|             (store_unit)                                                         |                                      bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_store |          1 |          1 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                           |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         21 |         21 |       0 |    0 |    24 |      8 |      0 |    0 |          0 |
|               (buff_wdata)                                                       |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized0 |         16 |         16 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_mem |          5 |          5 |       0 |    0 |     5 |      8 |      0 |    0 |          0 |
|             fifo_wreq                                                            |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |         51 |         17 |       0 |   34 |    70 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                        |                                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl |         39 |          5 |       0 |   34 |    60 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                            |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                        |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized1 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                         |                        bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_srl__parameterized0 |         15 |         14 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             user_resp                                                            |                       bd_0_hls_inst_0_activation_accelerator_gmem2_m_axi_fifo__parameterized2 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|         load_rows_U0                                                             |                                              bd_0_hls_inst_0_activation_accelerator_load_rows |         41 |         41 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           load_rows_Loop_LOAD_ROW_proc1_U0                                       |                          bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 |         41 |         41 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|             (load_rows_Loop_LOAD_ROW_proc1_U0)                                   |                          bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76     | bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W |         39 |         39 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|               (grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76) | bd_0_hls_inst_0_activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W |         22 |         22 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U                           |               bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init_4 |         17 |         17 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         out_r_c_U                                                                |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S |         37 |          5 |       0 |   32 |     5 |      0 |      0 |    0 |          0 |
|           (out_r_c_U)                                                            |                                          bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w64_d4_S_ShiftReg                        |                                 bd_0_hls_inst_0_activation_accelerator_fifo_w64_d4_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         s_in0_U                                                                  |                                        bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A |         27 |         27 |       0 |    0 |    28 |      7 |      1 |    0 |          0 |
|           (s_in0_U)                                                              |                                        bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A |         19 |         19 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                  bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram_3 |          8 |          8 |       0 |    0 |     6 |      7 |      1 |    0 |          0 |
|         s_in1_U                                                                  |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_0 |         27 |         27 |       0 |    0 |    28 |      7 |      1 |    0 |          0 |
|           (s_in1_U)                                                              |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_0 |         19 |         19 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                  bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram_2 |          8 |          8 |       0 |    0 |     6 |      7 |      1 |    0 |          0 |
|         s_out_U                                                                  |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_1 |         27 |         27 |       0 |    0 |    28 |      7 |      1 |    0 |          0 |
|           (s_out_U)                                                              |                                      bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_1 |         20 |         20 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|           U_activation_accelerator_fifo_w512_d64_A_ram                           |                                    bd_0_hls_inst_0_activation_accelerator_fifo_w512_d64_A_ram |          7 |          7 |       0 |    0 |     6 |      7 |      1 |    0 |          0 |
|         start_for_compute_rows_U0_U                                              |                              bd_0_hls_inst_0_activation_accelerator_start_for_compute_rows_U0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_store_rows_U0_U                                                |                                bd_0_hls_inst_0_activation_accelerator_start_for_store_rows_U0 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|         store_rows_U0                                                            |                                             bd_0_hls_inst_0_activation_accelerator_store_rows |         62 |         62 |       0 |    0 |    85 |      0 |      0 |    0 |          0 |
|           (store_rows_U0)                                                        |                                             bd_0_hls_inst_0_activation_accelerator_store_rows |         34 |         34 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|           grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66                        |                  bd_0_hls_inst_0_activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W |         28 |         28 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|             (grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66)                    |                  bd_0_hls_inst_0_activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W |         11 |         11 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                             |                 bd_0_hls_inst_0_activation_accelerator_flow_control_loop_pipe_sequential_init |         17 |         17 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


