

================================================================
== Vitis HLS Report for 'compute_inc'
================================================================
* Date:           Tue May  7 17:59:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vinc2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  13.675 us|  13.675 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_inc_Pipeline_execute_fu_50  |compute_inc_Pipeline_execute  |     4101|     4101|  13.669 us|  13.669 us|  4101|  4101|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      103|     295|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      65|    -|
|Register             |        -|     -|       37|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      140|     362|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_compute_inc_Pipeline_execute_fu_50  |compute_inc_Pipeline_execute  |        0|   0|  103|  295|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   0|  103|  295|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |in_stream_read    |   9|          2|    1|          2|
    |out_stream_write  |   9|          2|    1|          2|
    |size_blk_n        |   9|          2|    1|          2|
    |size_c_blk_n      |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  65|         14|    6|         14|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_compute_inc_Pipeline_execute_fu_50_ap_start_reg  |   1|   0|    1|          0|
    |size_read_reg_59                                     |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  37|   0|   37|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   compute_inc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   compute_inc|  return value|
|size_dout                  |   in|   32|     ap_fifo|          size|       pointer|
|size_num_data_valid        |   in|    2|     ap_fifo|          size|       pointer|
|size_fifo_cap              |   in|    2|     ap_fifo|          size|       pointer|
|size_empty_n               |   in|    1|     ap_fifo|          size|       pointer|
|size_read                  |  out|    1|     ap_fifo|          size|       pointer|
|size_c_din                 |  out|   32|     ap_fifo|        size_c|       pointer|
|size_c_num_data_valid      |   in|    2|     ap_fifo|        size_c|       pointer|
|size_c_fifo_cap            |   in|    2|     ap_fifo|        size_c|       pointer|
|size_c_full_n              |   in|    1|     ap_fifo|        size_c|       pointer|
|size_c_write               |  out|    1|     ap_fifo|        size_c|       pointer|
|in_stream_dout             |   in|   32|     ap_fifo|     in_stream|       pointer|
|in_stream_num_data_valid   |   in|    2|     ap_fifo|     in_stream|       pointer|
|in_stream_fifo_cap         |   in|    2|     ap_fifo|     in_stream|       pointer|
|in_stream_empty_n          |   in|    1|     ap_fifo|     in_stream|       pointer|
|in_stream_read             |  out|    1|     ap_fifo|     in_stream|       pointer|
|out_stream_din             |  out|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n          |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write           |  out|    1|     ap_fifo|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

