module top_module (
    input [6:1] y,
    input w,
    output Y2,
    output Y4
);

// Y2 is generated by taking the logical AND of the first bit of the input y and the logical NOT of the input w.
assign Y2 = y[1] & ~w;

// Y4 is generated by taking the logical AND of the second, third, fifth and sixth bits of the input y and the input w.
assign Y4 = y[6] & y[5] & y[3] & y[2] & w;

endmodule
