<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1148" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1148{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1148{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1148{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1148{left:69px;bottom:854px;}
#t5_1148{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t6_1148{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t7_1148{left:95px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_1148{left:95px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1148{left:95px;bottom:790px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#ta_1148{left:95px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_1148{left:69px;bottom:747px;}
#tc_1148{left:95px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#td_1148{left:95px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1148{left:95px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1148{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tg_1148{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1148{left:69px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_1148{left:69px;bottom:634px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tj_1148{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tk_1148{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_1148{left:69px;bottom:584px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_1148{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1148{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#to_1148{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1148{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1148{left:69px;bottom:450px;letter-spacing:0.13px;}
#tr_1148{left:151px;bottom:450px;letter-spacing:0.15px;word-spacing:0.01px;}
#ts_1148{left:69px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tt_1148{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_1148{left:69px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tv_1148{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_1148{left:69px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_1148{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#ty_1148{left:69px;bottom:318px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tz_1148{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t10_1148{left:69px;bottom:284px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t11_1148{left:69px;bottom:267px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t12_1148{left:69px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_1148{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t14_1148{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t15_1148{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1148{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_1148{left:76px;bottom:1063px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t18_1148{left:381px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t19_1148{left:76px;bottom:1039px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1a_1148{left:381px;bottom:1039px;letter-spacing:-0.14px;}
#t1b_1148{left:76px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1c_1148{left:381px;bottom:1014px;letter-spacing:-0.14px;}
#t1d_1148{left:76px;bottom:990px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_1148{left:381px;bottom:990px;letter-spacing:-0.17px;}
#t1f_1148{left:76px;bottom:965px;letter-spacing:-0.17px;}
#t1g_1148{left:381px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_1148{left:76px;bottom:941px;letter-spacing:-0.19px;}
#t1i_1148{left:381px;bottom:941px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_1148{left:76px;bottom:917px;letter-spacing:-0.2px;}
#t1k_1148{left:381px;bottom:917px;letter-spacing:-0.13px;}
#t1l_1148{left:76px;bottom:892px;letter-spacing:-0.2px;}
#t1m_1148{left:381px;bottom:892px;letter-spacing:-0.15px;}
#t1n_1148{left:282px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1o_1148{left:368px;bottom:1086px;letter-spacing:0.12px;}

.s1_1148{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1148{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1148{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1148{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1148{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1148{font-size:14px;font-family:Arial_3ed;color:#000;}
.s7_1148{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1148" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1148Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1148" style="-webkit-user-select: none;"><object width="935" height="1210" data="1148/1148.svg" type="image/svg+xml" id="pdf1148" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1148" class="t s1_1148">32-10 </span><span id="t2_1148" class="t s1_1148">Vol. 3C </span>
<span id="t3_1148" class="t s2_1148">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1148" class="t s3_1148">• </span><span id="t5_1148" class="t s4_1148">Near jumps and calls can be made to anywhere in the 4-GByte address space if a 32-bit operand-size override </span>
<span id="t6_1148" class="t s4_1148">prefix is used. Due to the real-address-mode style of base-address formation, a far call or jump cannot transfer </span>
<span id="t7_1148" class="t s4_1148">control to a segment with a base address of more than 20 bits (1 MByte). However, since the segment limit in </span>
<span id="t8_1148" class="t s4_1148">SMM is 4 GBytes, offsets into a segment that go beyond the 1-MByte limit are allowed when using 32-bit </span>
<span id="t9_1148" class="t s4_1148">operand-size override prefixes. Any program control transfer that does not have a 32-bit operand-size override </span>
<span id="ta_1148" class="t s4_1148">prefix truncates the EIP value to the 16 low-order bits. </span>
<span id="tb_1148" class="t s3_1148">• </span><span id="tc_1148" class="t s4_1148">Data and the stack can be located anywhere in the 4-GByte address space, but can be accessed only with a 32- </span>
<span id="td_1148" class="t s4_1148">bit address-size override if they are located above 1 MByte. As with the code segment, the base address for a </span>
<span id="te_1148" class="t s4_1148">data or stack segment cannot be more than 20 bits. </span>
<span id="tf_1148" class="t s4_1148">The value in segment register CS is automatically set to the default of 30000H for the SMBASE shifted 4 bits to the </span>
<span id="tg_1148" class="t s4_1148">right; that is, 3000H. The EIP register is set to 8000H. When the EIP value is added to shifted CS value (the </span>
<span id="th_1148" class="t s4_1148">SMBASE), the resulting linear address points to the first instruction of the SMI handler. </span>
<span id="ti_1148" class="t s4_1148">The other segment registers (DS, SS, ES, FS, and GS) are cleared to 0 and their segment limits are set to 4 GBytes. </span>
<span id="tj_1148" class="t s4_1148">In this state, the SMRAM address space may be treated as a single flat 4-GByte linear address space. If a segment </span>
<span id="tk_1148" class="t s4_1148">register is loaded with a 16-bit value, that value is then shifted left by 4 bits and loaded into the segment base </span>
<span id="tl_1148" class="t s4_1148">(hidden part of the segment register). The limits and attributes are not modified. </span>
<span id="tm_1148" class="t s4_1148">Maskable hardware interrupts, exceptions, NMI interrupts, SMI interrupts, A20M interrupts, single-step traps, </span>
<span id="tn_1148" class="t s4_1148">breakpoint traps, and INIT operations are inhibited when the processor enters SMM. Maskable hardware interrupts, </span>
<span id="to_1148" class="t s4_1148">exceptions, single-step traps, and breakpoint traps can be enabled in SMM if the SMM execution environment </span>
<span id="tp_1148" class="t s4_1148">provides and initializes an interrupt table and the necessary interrupt and exception handlers (see Section 32.6). </span>
<span id="tq_1148" class="t s5_1148">32.5.2 </span><span id="tr_1148" class="t s5_1148">SMI Handler Operating Mode Switching </span>
<span id="ts_1148" class="t s4_1148">Within SMM, an SMI handler may change the processor's operating mode (e.g., to enable PAE paging, enter 64-bit </span>
<span id="tt_1148" class="t s4_1148">mode, etc.) after it has made proper preparation and initialization to do so. For example, if switching to 32-bit </span>
<span id="tu_1148" class="t s4_1148">protected mode, the SMI handler should follow the guidelines provided in Chapter 10, “Processor Management and </span>
<span id="tv_1148" class="t s4_1148">Initialization.” If the SMI handler does wish to change operating mode, it is responsible for executing the appro- </span>
<span id="tw_1148" class="t s4_1148">priate mode-transition code after each SMI. </span>
<span id="tx_1148" class="t s4_1148">It is recommended that the SMI handler make use of all means available to protect the integrity of its critical code </span>
<span id="ty_1148" class="t s4_1148">and data. In particular, it should use the system-management range register (SMRR) interface if it is available (see </span>
<span id="tz_1148" class="t s4_1148">Section 11.11.2.4). The SMRR interface can protect only the first 4 GBytes of the physical address space. The SMI </span>
<span id="t10_1148" class="t s4_1148">handler should take that fact into account if it uses operating modes that allow access to physical addresses beyond </span>
<span id="t11_1148" class="t s4_1148">that 4-GByte limit (e.g., PAE paging or 64-bit mode). </span>
<span id="t12_1148" class="t s4_1148">Execution of the RSM instruction restores the pre-SMI processor state from the SMRAM state-state map (see </span>
<span id="t13_1148" class="t s4_1148">Section 32.4.1) into which it was stored when the processor entered SMM. (The SMBASE field in the SMRAM state- </span>
<span id="t14_1148" class="t s4_1148">save map does not determine the state following RSM but rather the initial environment following the next entry to </span>
<span id="t15_1148" class="t s4_1148">SMM.) Any required change to operating mode is performed by the RSM instruction; there is no need for the SMI </span>
<span id="t16_1148" class="t s4_1148">handler to change modes explicitly prior to executing RSM. </span>
<span id="t17_1148" class="t s6_1148">CS base </span><span id="t18_1148" class="t s6_1148">SMM Base (default 30000H) </span>
<span id="t19_1148" class="t s6_1148">DS, ES, FS, GS, SS Selectors </span><span id="t1a_1148" class="t s6_1148">0000H </span>
<span id="t1b_1148" class="t s6_1148">DS, ES, FS, GS, SS Bases </span><span id="t1c_1148" class="t s6_1148">000000000H </span>
<span id="t1d_1148" class="t s6_1148">DS, ES, FS, GS, SS Limits </span><span id="t1e_1148" class="t s6_1148">0FFFFFFFFH </span>
<span id="t1f_1148" class="t s6_1148">CR0 </span><span id="t1g_1148" class="t s6_1148">PE, EM, TS, and PG flags set to 0; others unmodified </span>
<span id="t1h_1148" class="t s6_1148">CR4 </span><span id="t1i_1148" class="t s6_1148">Cleared to zero </span>
<span id="t1j_1148" class="t s6_1148">DR6 </span><span id="t1k_1148" class="t s6_1148">Undefined </span>
<span id="t1l_1148" class="t s6_1148">DR7 </span><span id="t1m_1148" class="t s6_1148">00000400H </span>
<span id="t1n_1148" class="t s7_1148">Table 32-4. </span><span id="t1o_1148" class="t s7_1148">Processor Register Initialization in SMM </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
