
MLX90393_Readout_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005378  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000474  20000000  00005378  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020474  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020474  2**0
                  CONTENTS
  4 .bss          000003e8  20000474  000057ec  00020474  2**2
                  ALLOC
  5 .stack        00010004  2000085c  00005bd4  00020474  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000204a2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001ddd9  00000000  00000000  000204fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002e54  00000000  00000000  0003e2d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b390  00000000  00000000  00041128  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000013c0  00000000  00000000  0004c4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001258  00000000  00000000  0004d878  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00033f0d  00000000  00000000  0004ead0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015f6e  00000000  00000000  000829dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011aaf7  00000000  00000000  0009894b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000054a8  00000000  00000000  001b3444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	60 08 01 20 e1 02 00 00 7d 03 00 00 7d 03 00 00     `.. ....}...}...
      10:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      2c:	7d 03 00 00 7d 03 00 00 00 00 00 00 7d 03 00 00     }...}.......}...
      3c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      4c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      5c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      6c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      7c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      8c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      9c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      ac:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      bc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      cc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      dc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      f4:	01 1e 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     ....}...}...}...
     104:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     114:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     124:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     134:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     144:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     154:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     164:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     174:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     184:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     194:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1a4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1b4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1c4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1d4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1e4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1f4:	7d 03 00 00 79 37 00 00 7d 03 00 00 7d 03 00 00     }...y7..}...}...
     204:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     214:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     224:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     234:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     244:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     254:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000474 	.word	0x20000474
     280:	00000000 	.word	0x00000000
     284:	00005378 	.word	0x00005378

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00005378 	.word	0x00005378
     2c4:	20000478 	.word	0x20000478
     2c8:	00005378 	.word	0x00005378
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000b35 	.word	0x00000b35

000002e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     2e6:	4b1c      	ldr	r3, [pc, #112]	; (358 <Reset_Handler+0x78>)
     2e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x7c>)
     2ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     2ee:	687a      	ldr	r2, [r7, #4]
     2f0:	683b      	ldr	r3, [r7, #0]
     2f2:	429a      	cmp	r2, r3
     2f4:	d00c      	beq.n	310 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     2f6:	e007      	b.n	308 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	1d1a      	adds	r2, r3, #4
     2fc:	603a      	str	r2, [r7, #0]
     2fe:	687a      	ldr	r2, [r7, #4]
     300:	1d11      	adds	r1, r2, #4
     302:	6079      	str	r1, [r7, #4]
     304:	6812      	ldr	r2, [r2, #0]
     306:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     308:	683b      	ldr	r3, [r7, #0]
     30a:	4a15      	ldr	r2, [pc, #84]	; (360 <Reset_Handler+0x80>)
     30c:	4293      	cmp	r3, r2
     30e:	d3f3      	bcc.n	2f8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4b14      	ldr	r3, [pc, #80]	; (364 <Reset_Handler+0x84>)
     312:	603b      	str	r3, [r7, #0]
     314:	e004      	b.n	320 <Reset_Handler+0x40>
                *pDest++ = 0;
     316:	683b      	ldr	r3, [r7, #0]
     318:	1d1a      	adds	r2, r3, #4
     31a:	603a      	str	r2, [r7, #0]
     31c:	2200      	movs	r2, #0
     31e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     320:	683b      	ldr	r3, [r7, #0]
     322:	4a11      	ldr	r2, [pc, #68]	; (368 <Reset_Handler+0x88>)
     324:	4293      	cmp	r3, r2
     326:	d3f6      	bcc.n	316 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     328:	4b10      	ldr	r3, [pc, #64]	; (36c <Reset_Handler+0x8c>)
     32a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     32c:	4a10      	ldr	r2, [pc, #64]	; (370 <Reset_Handler+0x90>)
     32e:	687b      	ldr	r3, [r7, #4]
     330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     334:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <Reset_Handler+0x90>)
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <Reset_Handler+0x90>)
     33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     33e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34a:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     34e:	4b09      	ldr	r3, [pc, #36]	; (374 <Reset_Handler+0x94>)
     350:	4798      	blx	r3

        /* Branch to main function */
        main();
     352:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x98>)
     354:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     356:	e7fe      	b.n	356 <Reset_Handler+0x76>
     358:	00005378 	.word	0x00005378
     35c:	20000000 	.word	0x20000000
     360:	20000474 	.word	0x20000474
     364:	20000474 	.word	0x20000474
     368:	2000085c 	.word	0x2000085c
     36c:	00000000 	.word	0x00000000
     370:	e000ed00 	.word	0xe000ed00
     374:	000050bd 	.word	0x000050bd
     378:	00003a09 	.word	0x00003a09

0000037c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     37c:	b480      	push	{r7}
     37e:	af00      	add	r7, sp, #0
        while (1) {
     380:	e7fe      	b.n	380 <Dummy_Handler+0x4>

00000382 <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     382:	b480      	push	{r7}
     384:	b085      	sub	sp, #20
     386:	af00      	add	r7, sp, #0
     388:	60f8      	str	r0, [r7, #12]
     38a:	460b      	mov	r3, r1
     38c:	607a      	str	r2, [r7, #4]
     38e:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     390:	7afa      	ldrb	r2, [r7, #11]
     392:	68fb      	ldr	r3, [r7, #12]
     394:	3220      	adds	r2, #32
     396:	6879      	ldr	r1, [r7, #4]
     398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     39c:	bf00      	nop
     39e:	3714      	adds	r7, #20
     3a0:	46bd      	mov	sp, r7
     3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3a6:	4770      	bx	lr

000003a8 <hri_mclk_set_APBBMASK_SERCOM2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_EVSYS;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM2_bit(const void *const hw)
{
     3a8:	b480      	push	{r7}
     3aa:	b083      	sub	sp, #12
     3ac:	af00      	add	r7, sp, #0
     3ae:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	699b      	ldr	r3, [r3, #24]
     3b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3bc:	bf00      	nop
     3be:	370c      	adds	r7, #12
     3c0:	46bd      	mov	sp, r7
     3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3c6:	4770      	bx	lr

000003c8 <hri_mclk_set_APBBMASK_SERCOM3_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_SERCOM2;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM3_bit(const void *const hw)
{
     3c8:	b480      	push	{r7}
     3ca:	b083      	sub	sp, #12
     3cc:	af00      	add	r7, sp, #0
     3ce:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     3d0:	687b      	ldr	r3, [r7, #4]
     3d2:	699b      	ldr	r3, [r3, #24]
     3d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3dc:	bf00      	nop
     3de:	370c      	adds	r7, #12
     3e0:	46bd      	mov	sp, r7
     3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3e6:	4770      	bx	lr

000003e8 <hri_mclk_set_APBBMASK_TC3_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_TC2;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TC3_bit(const void *const hw)
{
     3e8:	b480      	push	{r7}
     3ea:	b083      	sub	sp, #12
     3ec:	af00      	add	r7, sp, #0
     3ee:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	699b      	ldr	r3, [r3, #24]
     3f4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
     3f8:	687b      	ldr	r3, [r7, #4]
     3fa:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3fc:	bf00      	nop
     3fe:	370c      	adds	r7, #12
     400:	46bd      	mov	sp, r7
     402:	f85d 7b04 	ldr.w	r7, [sp], #4
     406:	4770      	bx	lr

00000408 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     408:	b480      	push	{r7}
     40a:	b085      	sub	sp, #20
     40c:	af00      	add	r7, sp, #0
     40e:	60f8      	str	r0, [r7, #12]
     410:	460b      	mov	r3, r1
     412:	607a      	str	r2, [r7, #4]
     414:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     416:	7afb      	ldrb	r3, [r7, #11]
     418:	68fa      	ldr	r2, [r7, #12]
     41a:	01db      	lsls	r3, r3, #7
     41c:	4413      	add	r3, r2
     41e:	3308      	adds	r3, #8
     420:	687a      	ldr	r2, [r7, #4]
     422:	601a      	str	r2, [r3, #0]
}
     424:	bf00      	nop
     426:	3714      	adds	r7, #20
     428:	46bd      	mov	sp, r7
     42a:	f85d 7b04 	ldr.w	r7, [sp], #4
     42e:	4770      	bx	lr

00000430 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     430:	b480      	push	{r7}
     432:	b085      	sub	sp, #20
     434:	af00      	add	r7, sp, #0
     436:	60f8      	str	r0, [r7, #12]
     438:	460b      	mov	r3, r1
     43a:	607a      	str	r2, [r7, #4]
     43c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     43e:	7afb      	ldrb	r3, [r7, #11]
     440:	68fa      	ldr	r2, [r7, #12]
     442:	01db      	lsls	r3, r3, #7
     444:	4413      	add	r3, r2
     446:	3304      	adds	r3, #4
     448:	687a      	ldr	r2, [r7, #4]
     44a:	601a      	str	r2, [r3, #0]
}
     44c:	bf00      	nop
     44e:	3714      	adds	r7, #20
     450:	46bd      	mov	sp, r7
     452:	f85d 7b04 	ldr.w	r7, [sp], #4
     456:	4770      	bx	lr

00000458 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     458:	b480      	push	{r7}
     45a:	b085      	sub	sp, #20
     45c:	af00      	add	r7, sp, #0
     45e:	60f8      	str	r0, [r7, #12]
     460:	460b      	mov	r3, r1
     462:	607a      	str	r2, [r7, #4]
     464:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     466:	7afb      	ldrb	r3, [r7, #11]
     468:	68fa      	ldr	r2, [r7, #12]
     46a:	01db      	lsls	r3, r3, #7
     46c:	4413      	add	r3, r2
     46e:	3318      	adds	r3, #24
     470:	687a      	ldr	r2, [r7, #4]
     472:	601a      	str	r2, [r3, #0]
}
     474:	bf00      	nop
     476:	3714      	adds	r7, #20
     478:	46bd      	mov	sp, r7
     47a:	f85d 7b04 	ldr.w	r7, [sp], #4
     47e:	4770      	bx	lr

00000480 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     480:	b480      	push	{r7}
     482:	b085      	sub	sp, #20
     484:	af00      	add	r7, sp, #0
     486:	60f8      	str	r0, [r7, #12]
     488:	460b      	mov	r3, r1
     48a:	607a      	str	r2, [r7, #4]
     48c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     48e:	7afb      	ldrb	r3, [r7, #11]
     490:	68fa      	ldr	r2, [r7, #12]
     492:	01db      	lsls	r3, r3, #7
     494:	4413      	add	r3, r2
     496:	3314      	adds	r3, #20
     498:	687a      	ldr	r2, [r7, #4]
     49a:	601a      	str	r2, [r3, #0]
}
     49c:	bf00      	nop
     49e:	3714      	adds	r7, #20
     4a0:	46bd      	mov	sp, r7
     4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4a6:	4770      	bx	lr

000004a8 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     4a8:	b480      	push	{r7}
     4aa:	b085      	sub	sp, #20
     4ac:	af00      	add	r7, sp, #0
     4ae:	6078      	str	r0, [r7, #4]
     4b0:	4608      	mov	r0, r1
     4b2:	4611      	mov	r1, r2
     4b4:	461a      	mov	r2, r3
     4b6:	4603      	mov	r3, r0
     4b8:	70fb      	strb	r3, [r7, #3]
     4ba:	460b      	mov	r3, r1
     4bc:	70bb      	strb	r3, [r7, #2]
     4be:	4613      	mov	r3, r2
     4c0:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4c2:	78fa      	ldrb	r2, [r7, #3]
     4c4:	78bb      	ldrb	r3, [r7, #2]
     4c6:	6879      	ldr	r1, [r7, #4]
     4c8:	01d2      	lsls	r2, r2, #7
     4ca:	440a      	add	r2, r1
     4cc:	4413      	add	r3, r2
     4ce:	3330      	adds	r3, #48	; 0x30
     4d0:	781b      	ldrb	r3, [r3, #0]
     4d2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4d4:	7bfb      	ldrb	r3, [r7, #15]
     4d6:	f023 030f 	bic.w	r3, r3, #15
     4da:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     4dc:	787b      	ldrb	r3, [r7, #1]
     4de:	f003 030f 	and.w	r3, r3, #15
     4e2:	b2da      	uxtb	r2, r3
     4e4:	7bfb      	ldrb	r3, [r7, #15]
     4e6:	4313      	orrs	r3, r2
     4e8:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4ea:	78fa      	ldrb	r2, [r7, #3]
     4ec:	78bb      	ldrb	r3, [r7, #2]
     4ee:	6879      	ldr	r1, [r7, #4]
     4f0:	01d2      	lsls	r2, r2, #7
     4f2:	440a      	add	r2, r1
     4f4:	4413      	add	r3, r2
     4f6:	3330      	adds	r3, #48	; 0x30
     4f8:	7bfa      	ldrb	r2, [r7, #15]
     4fa:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4fc:	bf00      	nop
     4fe:	3714      	adds	r7, #20
     500:	46bd      	mov	sp, r7
     502:	f85d 7b04 	ldr.w	r7, [sp], #4
     506:	4770      	bx	lr

00000508 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     508:	b480      	push	{r7}
     50a:	b085      	sub	sp, #20
     50c:	af00      	add	r7, sp, #0
     50e:	6078      	str	r0, [r7, #4]
     510:	4608      	mov	r0, r1
     512:	4611      	mov	r1, r2
     514:	461a      	mov	r2, r3
     516:	4603      	mov	r3, r0
     518:	70fb      	strb	r3, [r7, #3]
     51a:	460b      	mov	r3, r1
     51c:	70bb      	strb	r3, [r7, #2]
     51e:	4613      	mov	r3, r2
     520:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     522:	78fa      	ldrb	r2, [r7, #3]
     524:	78bb      	ldrb	r3, [r7, #2]
     526:	6879      	ldr	r1, [r7, #4]
     528:	01d2      	lsls	r2, r2, #7
     52a:	440a      	add	r2, r1
     52c:	4413      	add	r3, r2
     52e:	3330      	adds	r3, #48	; 0x30
     530:	781b      	ldrb	r3, [r3, #0]
     532:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     534:	7bfb      	ldrb	r3, [r7, #15]
     536:	f003 030f 	and.w	r3, r3, #15
     53a:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     53c:	787b      	ldrb	r3, [r7, #1]
     53e:	011b      	lsls	r3, r3, #4
     540:	b2da      	uxtb	r2, r3
     542:	7bfb      	ldrb	r3, [r7, #15]
     544:	4313      	orrs	r3, r2
     546:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     548:	78fa      	ldrb	r2, [r7, #3]
     54a:	78bb      	ldrb	r3, [r7, #2]
     54c:	6879      	ldr	r1, [r7, #4]
     54e:	01d2      	lsls	r2, r2, #7
     550:	440a      	add	r2, r1
     552:	4413      	add	r3, r2
     554:	3330      	adds	r3, #48	; 0x30
     556:	7bfa      	ldrb	r2, [r7, #15]
     558:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     55a:	bf00      	nop
     55c:	3714      	adds	r7, #20
     55e:	46bd      	mov	sp, r7
     560:	f85d 7b04 	ldr.w	r7, [sp], #4
     564:	4770      	bx	lr

00000566 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     566:	b480      	push	{r7}
     568:	b085      	sub	sp, #20
     56a:	af00      	add	r7, sp, #0
     56c:	6078      	str	r0, [r7, #4]
     56e:	4608      	mov	r0, r1
     570:	4611      	mov	r1, r2
     572:	461a      	mov	r2, r3
     574:	4603      	mov	r3, r0
     576:	70fb      	strb	r3, [r7, #3]
     578:	460b      	mov	r3, r1
     57a:	70bb      	strb	r3, [r7, #2]
     57c:	4613      	mov	r3, r2
     57e:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     580:	78fa      	ldrb	r2, [r7, #3]
     582:	78bb      	ldrb	r3, [r7, #2]
     584:	6879      	ldr	r1, [r7, #4]
     586:	01d2      	lsls	r2, r2, #7
     588:	440a      	add	r2, r1
     58a:	4413      	add	r3, r2
     58c:	3340      	adds	r3, #64	; 0x40
     58e:	781b      	ldrb	r3, [r3, #0]
     590:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	7bfb      	ldrb	r3, [r7, #15]
     594:	f023 0301 	bic.w	r3, r3, #1
     598:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     59a:	787a      	ldrb	r2, [r7, #1]
     59c:	7bfb      	ldrb	r3, [r7, #15]
     59e:	4313      	orrs	r3, r2
     5a0:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5a2:	78fa      	ldrb	r2, [r7, #3]
     5a4:	78bb      	ldrb	r3, [r7, #2]
     5a6:	6879      	ldr	r1, [r7, #4]
     5a8:	01d2      	lsls	r2, r2, #7
     5aa:	440a      	add	r2, r1
     5ac:	4413      	add	r3, r2
     5ae:	3340      	adds	r3, #64	; 0x40
     5b0:	7bfa      	ldrb	r2, [r7, #15]
     5b2:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5b4:	bf00      	nop
     5b6:	3714      	adds	r7, #20
     5b8:	46bd      	mov	sp, r7
     5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
     5be:	4770      	bx	lr

000005c0 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     5c0:	b490      	push	{r4, r7}
     5c2:	b082      	sub	sp, #8
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
     5c8:	460b      	mov	r3, r1
     5ca:	70fb      	strb	r3, [r7, #3]
     5cc:	4613      	mov	r3, r2
     5ce:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     5d0:	78fa      	ldrb	r2, [r7, #3]
     5d2:	78bb      	ldrb	r3, [r7, #2]
     5d4:	78f8      	ldrb	r0, [r7, #3]
     5d6:	78b9      	ldrb	r1, [r7, #2]
     5d8:	687c      	ldr	r4, [r7, #4]
     5da:	01c0      	lsls	r0, r0, #7
     5dc:	4420      	add	r0, r4
     5de:	4401      	add	r1, r0
     5e0:	3140      	adds	r1, #64	; 0x40
     5e2:	7809      	ldrb	r1, [r1, #0]
     5e4:	b2c9      	uxtb	r1, r1
     5e6:	f041 0104 	orr.w	r1, r1, #4
     5ea:	b2c8      	uxtb	r0, r1
     5ec:	6879      	ldr	r1, [r7, #4]
     5ee:	01d2      	lsls	r2, r2, #7
     5f0:	440a      	add	r2, r1
     5f2:	4413      	add	r3, r2
     5f4:	3340      	adds	r3, #64	; 0x40
     5f6:	4602      	mov	r2, r0
     5f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5fa:	bf00      	nop
     5fc:	3708      	adds	r7, #8
     5fe:	46bd      	mov	sp, r7
     600:	bc90      	pop	{r4, r7}
     602:	4770      	bx	lr

00000604 <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     604:	b490      	push	{r4, r7}
     606:	b082      	sub	sp, #8
     608:	af00      	add	r7, sp, #0
     60a:	6078      	str	r0, [r7, #4]
     60c:	460b      	mov	r3, r1
     60e:	70fb      	strb	r3, [r7, #3]
     610:	4613      	mov	r3, r2
     612:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     614:	78fa      	ldrb	r2, [r7, #3]
     616:	78bb      	ldrb	r3, [r7, #2]
     618:	78f8      	ldrb	r0, [r7, #3]
     61a:	78b9      	ldrb	r1, [r7, #2]
     61c:	687c      	ldr	r4, [r7, #4]
     61e:	01c0      	lsls	r0, r0, #7
     620:	4420      	add	r0, r4
     622:	4401      	add	r1, r0
     624:	3140      	adds	r1, #64	; 0x40
     626:	7809      	ldrb	r1, [r1, #0]
     628:	b2c9      	uxtb	r1, r1
     62a:	f021 0104 	bic.w	r1, r1, #4
     62e:	b2c8      	uxtb	r0, r1
     630:	6879      	ldr	r1, [r7, #4]
     632:	01d2      	lsls	r2, r2, #7
     634:	440a      	add	r2, r1
     636:	4413      	add	r3, r2
     638:	3340      	adds	r3, #64	; 0x40
     63a:	4602      	mov	r2, r0
     63c:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     63e:	bf00      	nop
     640:	3708      	adds	r7, #8
     642:	46bd      	mov	sp, r7
     644:	bc90      	pop	{r4, r7}
     646:	4770      	bx	lr

00000648 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     648:	b480      	push	{r7}
     64a:	b085      	sub	sp, #20
     64c:	af00      	add	r7, sp, #0
     64e:	60f8      	str	r0, [r7, #12]
     650:	460b      	mov	r3, r1
     652:	607a      	str	r2, [r7, #4]
     654:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     656:	7afb      	ldrb	r3, [r7, #11]
     658:	68fa      	ldr	r2, [r7, #12]
     65a:	01db      	lsls	r3, r3, #7
     65c:	4413      	add	r3, r2
     65e:	3328      	adds	r3, #40	; 0x28
     660:	687a      	ldr	r2, [r7, #4]
     662:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     664:	bf00      	nop
     666:	3714      	adds	r7, #20
     668:	46bd      	mov	sp, r7
     66a:	f85d 7b04 	ldr.w	r7, [sp], #4
     66e:	4770      	bx	lr

00000670 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     670:	b580      	push	{r7, lr}
     672:	b082      	sub	sp, #8
     674:	af00      	add	r7, sp, #0
     676:	4603      	mov	r3, r0
     678:	6039      	str	r1, [r7, #0]
     67a:	71fb      	strb	r3, [r7, #7]
     67c:	4613      	mov	r3, r2
     67e:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     680:	79bb      	ldrb	r3, [r7, #6]
     682:	2b01      	cmp	r3, #1
     684:	d01c      	beq.n	6c0 <_gpio_set_direction+0x50>
     686:	2b02      	cmp	r3, #2
     688:	d037      	beq.n	6fa <_gpio_set_direction+0x8a>
     68a:	2b00      	cmp	r3, #0
     68c:	d14e      	bne.n	72c <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     68e:	79fb      	ldrb	r3, [r7, #7]
     690:	683a      	ldr	r2, [r7, #0]
     692:	4619      	mov	r1, r3
     694:	482a      	ldr	r0, [pc, #168]	; (740 <_gpio_set_direction+0xd0>)
     696:	4b2b      	ldr	r3, [pc, #172]	; (744 <_gpio_set_direction+0xd4>)
     698:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     69a:	683b      	ldr	r3, [r7, #0]
     69c:	b29b      	uxth	r3, r3
     69e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     6a2:	79fb      	ldrb	r3, [r7, #7]
     6a4:	4619      	mov	r1, r3
     6a6:	4826      	ldr	r0, [pc, #152]	; (740 <_gpio_set_direction+0xd0>)
     6a8:	4b27      	ldr	r3, [pc, #156]	; (748 <_gpio_set_direction+0xd8>)
     6aa:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     6ac:	683b      	ldr	r3, [r7, #0]
     6ae:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     6b0:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     6b4:	79fb      	ldrb	r3, [r7, #7]
     6b6:	4619      	mov	r1, r3
     6b8:	4821      	ldr	r0, [pc, #132]	; (740 <_gpio_set_direction+0xd0>)
     6ba:	4b23      	ldr	r3, [pc, #140]	; (748 <_gpio_set_direction+0xd8>)
     6bc:	4798      	blx	r3
		break;
     6be:	e03a      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     6c0:	79fb      	ldrb	r3, [r7, #7]
     6c2:	683a      	ldr	r2, [r7, #0]
     6c4:	4619      	mov	r1, r3
     6c6:	481e      	ldr	r0, [pc, #120]	; (740 <_gpio_set_direction+0xd0>)
     6c8:	4b1e      	ldr	r3, [pc, #120]	; (744 <_gpio_set_direction+0xd4>)
     6ca:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     6cc:	683b      	ldr	r3, [r7, #0]
     6ce:	b29b      	uxth	r3, r3
     6d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     6d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6d8:	79f9      	ldrb	r1, [r7, #7]
     6da:	461a      	mov	r2, r3
     6dc:	4818      	ldr	r0, [pc, #96]	; (740 <_gpio_set_direction+0xd0>)
     6de:	4b1a      	ldr	r3, [pc, #104]	; (748 <_gpio_set_direction+0xd8>)
     6e0:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     6e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     6ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6ee:	79f9      	ldrb	r1, [r7, #7]
     6f0:	461a      	mov	r2, r3
     6f2:	4813      	ldr	r0, [pc, #76]	; (740 <_gpio_set_direction+0xd0>)
     6f4:	4b14      	ldr	r3, [pc, #80]	; (748 <_gpio_set_direction+0xd8>)
     6f6:	4798      	blx	r3
		break;
     6f8:	e01d      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     6fa:	79fb      	ldrb	r3, [r7, #7]
     6fc:	683a      	ldr	r2, [r7, #0]
     6fe:	4619      	mov	r1, r3
     700:	480f      	ldr	r0, [pc, #60]	; (740 <_gpio_set_direction+0xd0>)
     702:	4b12      	ldr	r3, [pc, #72]	; (74c <_gpio_set_direction+0xdc>)
     704:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     706:	683b      	ldr	r3, [r7, #0]
     708:	b29b      	uxth	r3, r3
     70a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     70e:	79fb      	ldrb	r3, [r7, #7]
     710:	4619      	mov	r1, r3
     712:	480b      	ldr	r0, [pc, #44]	; (740 <_gpio_set_direction+0xd0>)
     714:	4b0c      	ldr	r3, [pc, #48]	; (748 <_gpio_set_direction+0xd8>)
     716:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     718:	683b      	ldr	r3, [r7, #0]
     71a:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     71c:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     720:	79fb      	ldrb	r3, [r7, #7]
     722:	4619      	mov	r1, r3
     724:	4806      	ldr	r0, [pc, #24]	; (740 <_gpio_set_direction+0xd0>)
     726:	4b08      	ldr	r3, [pc, #32]	; (748 <_gpio_set_direction+0xd8>)
     728:	4798      	blx	r3
		break;
     72a:	e004      	b.n	736 <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     72c:	2246      	movs	r2, #70	; 0x46
     72e:	4908      	ldr	r1, [pc, #32]	; (750 <_gpio_set_direction+0xe0>)
     730:	2000      	movs	r0, #0
     732:	4b08      	ldr	r3, [pc, #32]	; (754 <_gpio_set_direction+0xe4>)
     734:	4798      	blx	r3
	}
}
     736:	bf00      	nop
     738:	3708      	adds	r7, #8
     73a:	46bd      	mov	sp, r7
     73c:	bd80      	pop	{r7, pc}
     73e:	bf00      	nop
     740:	41008000 	.word	0x41008000
     744:	00000431 	.word	0x00000431
     748:	00000649 	.word	0x00000649
     74c:	00000409 	.word	0x00000409
     750:	0000522c 	.word	0x0000522c
     754:	000014a9 	.word	0x000014a9

00000758 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     758:	b580      	push	{r7, lr}
     75a:	b082      	sub	sp, #8
     75c:	af00      	add	r7, sp, #0
     75e:	4603      	mov	r3, r0
     760:	6039      	str	r1, [r7, #0]
     762:	71fb      	strb	r3, [r7, #7]
     764:	4613      	mov	r3, r2
     766:	71bb      	strb	r3, [r7, #6]
	if (level) {
     768:	79bb      	ldrb	r3, [r7, #6]
     76a:	2b00      	cmp	r3, #0
     76c:	d006      	beq.n	77c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     76e:	79fb      	ldrb	r3, [r7, #7]
     770:	683a      	ldr	r2, [r7, #0]
     772:	4619      	mov	r1, r3
     774:	4806      	ldr	r0, [pc, #24]	; (790 <_gpio_set_level+0x38>)
     776:	4b07      	ldr	r3, [pc, #28]	; (794 <_gpio_set_level+0x3c>)
     778:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     77a:	e005      	b.n	788 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     77c:	79fb      	ldrb	r3, [r7, #7]
     77e:	683a      	ldr	r2, [r7, #0]
     780:	4619      	mov	r1, r3
     782:	4803      	ldr	r0, [pc, #12]	; (790 <_gpio_set_level+0x38>)
     784:	4b04      	ldr	r3, [pc, #16]	; (798 <_gpio_set_level+0x40>)
     786:	4798      	blx	r3
}
     788:	bf00      	nop
     78a:	3708      	adds	r7, #8
     78c:	46bd      	mov	sp, r7
     78e:	bd80      	pop	{r7, pc}
     790:	41008000 	.word	0x41008000
     794:	00000459 	.word	0x00000459
     798:	00000481 	.word	0x00000481

0000079c <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     79c:	b580      	push	{r7, lr}
     79e:	b082      	sub	sp, #8
     7a0:	af00      	add	r7, sp, #0
     7a2:	4603      	mov	r3, r0
     7a4:	71fb      	strb	r3, [r7, #7]
     7a6:	460b      	mov	r3, r1
     7a8:	71bb      	strb	r3, [r7, #6]
     7aa:	4613      	mov	r3, r2
     7ac:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     7ae:	797b      	ldrb	r3, [r7, #5]
     7b0:	2b01      	cmp	r3, #1
     7b2:	d00a      	beq.n	7ca <_gpio_set_pin_pull_mode+0x2e>
     7b4:	2b02      	cmp	r3, #2
     7b6:	d01f      	beq.n	7f8 <_gpio_set_pin_pull_mode+0x5c>
     7b8:	2b00      	cmp	r3, #0
     7ba:	d134      	bne.n	826 <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     7bc:	79ba      	ldrb	r2, [r7, #6]
     7be:	79fb      	ldrb	r3, [r7, #7]
     7c0:	4619      	mov	r1, r3
     7c2:	481e      	ldr	r0, [pc, #120]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7c4:	4b1e      	ldr	r3, [pc, #120]	; (840 <_gpio_set_pin_pull_mode+0xa4>)
     7c6:	4798      	blx	r3
		break;
     7c8:	e033      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7ca:	79bb      	ldrb	r3, [r7, #6]
     7cc:	2201      	movs	r2, #1
     7ce:	409a      	lsls	r2, r3
     7d0:	79fb      	ldrb	r3, [r7, #7]
     7d2:	4619      	mov	r1, r3
     7d4:	4819      	ldr	r0, [pc, #100]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7d6:	4b1b      	ldr	r3, [pc, #108]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     7d8:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     7da:	79ba      	ldrb	r2, [r7, #6]
     7dc:	79fb      	ldrb	r3, [r7, #7]
     7de:	4619      	mov	r1, r3
     7e0:	4816      	ldr	r0, [pc, #88]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7e2:	4b19      	ldr	r3, [pc, #100]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     7e4:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     7e6:	79bb      	ldrb	r3, [r7, #6]
     7e8:	2201      	movs	r2, #1
     7ea:	409a      	lsls	r2, r3
     7ec:	79fb      	ldrb	r3, [r7, #7]
     7ee:	4619      	mov	r1, r3
     7f0:	4812      	ldr	r0, [pc, #72]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7f2:	4b16      	ldr	r3, [pc, #88]	; (84c <_gpio_set_pin_pull_mode+0xb0>)
     7f4:	4798      	blx	r3
		break;
     7f6:	e01c      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7f8:	79bb      	ldrb	r3, [r7, #6]
     7fa:	2201      	movs	r2, #1
     7fc:	409a      	lsls	r2, r3
     7fe:	79fb      	ldrb	r3, [r7, #7]
     800:	4619      	mov	r1, r3
     802:	480e      	ldr	r0, [pc, #56]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     804:	4b0f      	ldr	r3, [pc, #60]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     806:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     808:	79ba      	ldrb	r2, [r7, #6]
     80a:	79fb      	ldrb	r3, [r7, #7]
     80c:	4619      	mov	r1, r3
     80e:	480b      	ldr	r0, [pc, #44]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     810:	4b0d      	ldr	r3, [pc, #52]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     812:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     814:	79bb      	ldrb	r3, [r7, #6]
     816:	2201      	movs	r2, #1
     818:	409a      	lsls	r2, r3
     81a:	79fb      	ldrb	r3, [r7, #7]
     81c:	4619      	mov	r1, r3
     81e:	4807      	ldr	r0, [pc, #28]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     820:	4b0b      	ldr	r3, [pc, #44]	; (850 <_gpio_set_pin_pull_mode+0xb4>)
     822:	4798      	blx	r3
		break;
     824:	e005      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     826:	2289      	movs	r2, #137	; 0x89
     828:	490a      	ldr	r1, [pc, #40]	; (854 <_gpio_set_pin_pull_mode+0xb8>)
     82a:	2000      	movs	r0, #0
     82c:	4b0a      	ldr	r3, [pc, #40]	; (858 <_gpio_set_pin_pull_mode+0xbc>)
     82e:	4798      	blx	r3
		break;
     830:	bf00      	nop
	}
}
     832:	bf00      	nop
     834:	3708      	adds	r7, #8
     836:	46bd      	mov	sp, r7
     838:	bd80      	pop	{r7, pc}
     83a:	bf00      	nop
     83c:	41008000 	.word	0x41008000
     840:	00000605 	.word	0x00000605
     844:	00000431 	.word	0x00000431
     848:	000005c1 	.word	0x000005c1
     84c:	00000459 	.word	0x00000459
     850:	00000481 	.word	0x00000481
     854:	0000522c 	.word	0x0000522c
     858:	000014a9 	.word	0x000014a9

0000085c <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     85c:	b590      	push	{r4, r7, lr}
     85e:	b085      	sub	sp, #20
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
     864:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     866:	687b      	ldr	r3, [r7, #4]
     868:	095b      	lsrs	r3, r3, #5
     86a:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	b2db      	uxtb	r3, r3
     870:	f003 031f 	and.w	r3, r3, #31
     874:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     876:	683b      	ldr	r3, [r7, #0]
     878:	f1b3 3fff 	cmp.w	r3, #4294967295
     87c:	d106      	bne.n	88c <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     87e:	7bba      	ldrb	r2, [r7, #14]
     880:	7bf9      	ldrb	r1, [r7, #15]
     882:	2300      	movs	r3, #0
     884:	4812      	ldr	r0, [pc, #72]	; (8d0 <_gpio_set_pin_function+0x74>)
     886:	4c13      	ldr	r4, [pc, #76]	; (8d4 <_gpio_set_pin_function+0x78>)
     888:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     88a:	e01d      	b.n	8c8 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     88c:	7bba      	ldrb	r2, [r7, #14]
     88e:	7bf9      	ldrb	r1, [r7, #15]
     890:	2301      	movs	r3, #1
     892:	480f      	ldr	r0, [pc, #60]	; (8d0 <_gpio_set_pin_function+0x74>)
     894:	4c0f      	ldr	r4, [pc, #60]	; (8d4 <_gpio_set_pin_function+0x78>)
     896:	47a0      	blx	r4
		if (pin & 1) {
     898:	7bbb      	ldrb	r3, [r7, #14]
     89a:	f003 0301 	and.w	r3, r3, #1
     89e:	2b00      	cmp	r3, #0
     8a0:	d009      	beq.n	8b6 <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     8a2:	7bbb      	ldrb	r3, [r7, #14]
     8a4:	085b      	lsrs	r3, r3, #1
     8a6:	b2da      	uxtb	r2, r3
     8a8:	683b      	ldr	r3, [r7, #0]
     8aa:	b2db      	uxtb	r3, r3
     8ac:	7bf9      	ldrb	r1, [r7, #15]
     8ae:	4808      	ldr	r0, [pc, #32]	; (8d0 <_gpio_set_pin_function+0x74>)
     8b0:	4c09      	ldr	r4, [pc, #36]	; (8d8 <_gpio_set_pin_function+0x7c>)
     8b2:	47a0      	blx	r4
}
     8b4:	e008      	b.n	8c8 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     8b6:	7bbb      	ldrb	r3, [r7, #14]
     8b8:	085b      	lsrs	r3, r3, #1
     8ba:	b2da      	uxtb	r2, r3
     8bc:	683b      	ldr	r3, [r7, #0]
     8be:	b2db      	uxtb	r3, r3
     8c0:	7bf9      	ldrb	r1, [r7, #15]
     8c2:	4803      	ldr	r0, [pc, #12]	; (8d0 <_gpio_set_pin_function+0x74>)
     8c4:	4c05      	ldr	r4, [pc, #20]	; (8dc <_gpio_set_pin_function+0x80>)
     8c6:	47a0      	blx	r4
}
     8c8:	bf00      	nop
     8ca:	3714      	adds	r7, #20
     8cc:	46bd      	mov	sp, r7
     8ce:	bd90      	pop	{r4, r7, pc}
     8d0:	41008000 	.word	0x41008000
     8d4:	00000567 	.word	0x00000567
     8d8:	00000509 	.word	0x00000509
     8dc:	000004a9 	.word	0x000004a9

000008e0 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     8e0:	b580      	push	{r7, lr}
     8e2:	b082      	sub	sp, #8
     8e4:	af00      	add	r7, sp, #0
     8e6:	4603      	mov	r3, r0
     8e8:	460a      	mov	r2, r1
     8ea:	71fb      	strb	r3, [r7, #7]
     8ec:	4613      	mov	r3, r2
     8ee:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     8f0:	79fb      	ldrb	r3, [r7, #7]
     8f2:	095b      	lsrs	r3, r3, #5
     8f4:	b2d8      	uxtb	r0, r3
     8f6:	79fb      	ldrb	r3, [r7, #7]
     8f8:	f003 031f 	and.w	r3, r3, #31
     8fc:	b2db      	uxtb	r3, r3
     8fe:	79ba      	ldrb	r2, [r7, #6]
     900:	4619      	mov	r1, r3
     902:	4b03      	ldr	r3, [pc, #12]	; (910 <gpio_set_pin_pull_mode+0x30>)
     904:	4798      	blx	r3
}
     906:	bf00      	nop
     908:	3708      	adds	r7, #8
     90a:	46bd      	mov	sp, r7
     90c:	bd80      	pop	{r7, pc}
     90e:	bf00      	nop
     910:	0000079d 	.word	0x0000079d

00000914 <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     914:	b580      	push	{r7, lr}
     916:	b082      	sub	sp, #8
     918:	af00      	add	r7, sp, #0
     91a:	6078      	str	r0, [r7, #4]
     91c:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     91e:	6839      	ldr	r1, [r7, #0]
     920:	6878      	ldr	r0, [r7, #4]
     922:	4b03      	ldr	r3, [pc, #12]	; (930 <gpio_set_pin_function+0x1c>)
     924:	4798      	blx	r3
}
     926:	bf00      	nop
     928:	3708      	adds	r7, #8
     92a:	46bd      	mov	sp, r7
     92c:	bd80      	pop	{r7, pc}
     92e:	bf00      	nop
     930:	0000085d 	.word	0x0000085d

00000934 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     934:	b580      	push	{r7, lr}
     936:	b082      	sub	sp, #8
     938:	af00      	add	r7, sp, #0
     93a:	4603      	mov	r3, r0
     93c:	460a      	mov	r2, r1
     93e:	71fb      	strb	r3, [r7, #7]
     940:	4613      	mov	r3, r2
     942:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     944:	79fb      	ldrb	r3, [r7, #7]
     946:	095b      	lsrs	r3, r3, #5
     948:	b2d8      	uxtb	r0, r3
     94a:	79fb      	ldrb	r3, [r7, #7]
     94c:	f003 031f 	and.w	r3, r3, #31
     950:	2201      	movs	r2, #1
     952:	fa02 f303 	lsl.w	r3, r2, r3
     956:	79ba      	ldrb	r2, [r7, #6]
     958:	4619      	mov	r1, r3
     95a:	4b03      	ldr	r3, [pc, #12]	; (968 <gpio_set_pin_direction+0x34>)
     95c:	4798      	blx	r3
}
     95e:	bf00      	nop
     960:	3708      	adds	r7, #8
     962:	46bd      	mov	sp, r7
     964:	bd80      	pop	{r7, pc}
     966:	bf00      	nop
     968:	00000671 	.word	0x00000671

0000096c <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     96c:	b580      	push	{r7, lr}
     96e:	b082      	sub	sp, #8
     970:	af00      	add	r7, sp, #0
     972:	4603      	mov	r3, r0
     974:	460a      	mov	r2, r1
     976:	71fb      	strb	r3, [r7, #7]
     978:	4613      	mov	r3, r2
     97a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     97c:	79fb      	ldrb	r3, [r7, #7]
     97e:	095b      	lsrs	r3, r3, #5
     980:	b2d8      	uxtb	r0, r3
     982:	79fb      	ldrb	r3, [r7, #7]
     984:	f003 031f 	and.w	r3, r3, #31
     988:	2201      	movs	r2, #1
     98a:	fa02 f303 	lsl.w	r3, r2, r3
     98e:	79ba      	ldrb	r2, [r7, #6]
     990:	4619      	mov	r1, r3
     992:	4b03      	ldr	r3, [pc, #12]	; (9a0 <gpio_set_pin_level+0x34>)
     994:	4798      	blx	r3
}
     996:	bf00      	nop
     998:	3708      	adds	r7, #8
     99a:	46bd      	mov	sp, r7
     99c:	bd80      	pop	{r7, pc}
     99e:	bf00      	nop
     9a0:	00000759 	.word	0x00000759

000009a4 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     9a4:	b580      	push	{r7, lr}
     9a6:	af00      	add	r7, sp, #0
	_init_chip();
     9a8:	4b01      	ldr	r3, [pc, #4]	; (9b0 <init_mcu+0xc>)
     9aa:	4798      	blx	r3
}
     9ac:	bf00      	nop
     9ae:	bd80      	pop	{r7, pc}
     9b0:	000018c1 	.word	0x000018c1

000009b4 <USART_0_PORT_init>:
struct usart_sync_descriptor USART_0;

struct i2c_m_sync_desc I2C_0;

void USART_0_PORT_init(void)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);
     9b8:	4904      	ldr	r1, [pc, #16]	; (9cc <USART_0_PORT_init+0x18>)
     9ba:	2039      	movs	r0, #57	; 0x39
     9bc:	4b04      	ldr	r3, [pc, #16]	; (9d0 <USART_0_PORT_init+0x1c>)
     9be:	4798      	blx	r3

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
     9c0:	4904      	ldr	r1, [pc, #16]	; (9d4 <USART_0_PORT_init+0x20>)
     9c2:	2038      	movs	r0, #56	; 0x38
     9c4:	4b02      	ldr	r3, [pc, #8]	; (9d0 <USART_0_PORT_init+0x1c>)
     9c6:	4798      	blx	r3
}
     9c8:	bf00      	nop
     9ca:	bd80      	pop	{r7, pc}
     9cc:	00390003 	.word	0x00390003
     9d0:	00000915 	.word	0x00000915
     9d4:	00380003 	.word	0x00380003

000009d8 <USART_0_CLOCK_init>:

void USART_0_CLOCK_init(void)
{
     9d8:	b580      	push	{r7, lr}
     9da:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9dc:	2241      	movs	r2, #65	; 0x41
     9de:	2117      	movs	r1, #23
     9e0:	4806      	ldr	r0, [pc, #24]	; (9fc <USART_0_CLOCK_init+0x24>)
     9e2:	4b07      	ldr	r3, [pc, #28]	; (a00 <USART_0_CLOCK_init+0x28>)
     9e4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9e6:	2243      	movs	r2, #67	; 0x43
     9e8:	2103      	movs	r1, #3
     9ea:	4804      	ldr	r0, [pc, #16]	; (9fc <USART_0_CLOCK_init+0x24>)
     9ec:	4b04      	ldr	r3, [pc, #16]	; (a00 <USART_0_CLOCK_init+0x28>)
     9ee:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
     9f0:	4804      	ldr	r0, [pc, #16]	; (a04 <USART_0_CLOCK_init+0x2c>)
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <USART_0_CLOCK_init+0x30>)
     9f4:	4798      	blx	r3
}
     9f6:	bf00      	nop
     9f8:	bd80      	pop	{r7, pc}
     9fa:	bf00      	nop
     9fc:	40001c00 	.word	0x40001c00
     a00:	00000383 	.word	0x00000383
     a04:	40000800 	.word	0x40000800
     a08:	000003a9 	.word	0x000003a9

00000a0c <USART_0_init>:

void USART_0_init(void)
{
     a0c:	b580      	push	{r7, lr}
     a0e:	af00      	add	r7, sp, #0
	USART_0_CLOCK_init();
     a10:	4b05      	ldr	r3, [pc, #20]	; (a28 <USART_0_init+0x1c>)
     a12:	4798      	blx	r3
	usart_sync_init(&USART_0, SERCOM2, (void *)NULL);
     a14:	2200      	movs	r2, #0
     a16:	4905      	ldr	r1, [pc, #20]	; (a2c <USART_0_init+0x20>)
     a18:	4805      	ldr	r0, [pc, #20]	; (a30 <USART_0_init+0x24>)
     a1a:	4b06      	ldr	r3, [pc, #24]	; (a34 <USART_0_init+0x28>)
     a1c:	4798      	blx	r3
	USART_0_PORT_init();
     a1e:	4b06      	ldr	r3, [pc, #24]	; (a38 <USART_0_init+0x2c>)
     a20:	4798      	blx	r3
}
     a22:	bf00      	nop
     a24:	bd80      	pop	{r7, pc}
     a26:	bf00      	nop
     a28:	000009d9 	.word	0x000009d9
     a2c:	41012000 	.word	0x41012000
     a30:	200004ac 	.word	0x200004ac
     a34:	00001259 	.word	0x00001259
     a38:	000009b5 	.word	0x000009b5

00000a3c <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     a3c:	b580      	push	{r7, lr}
     a3e:	af00      	add	r7, sp, #0

	gpio_set_pin_pull_mode(PA22,
     a40:	2100      	movs	r1, #0
     a42:	2016      	movs	r0, #22
     a44:	4b07      	ldr	r3, [pc, #28]	; (a64 <I2C_0_PORT_init+0x28>)
     a46:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA22, PINMUX_PA22C_SERCOM3_PAD0);
     a48:	4907      	ldr	r1, [pc, #28]	; (a68 <I2C_0_PORT_init+0x2c>)
     a4a:	2016      	movs	r0, #22
     a4c:	4b07      	ldr	r3, [pc, #28]	; (a6c <I2C_0_PORT_init+0x30>)
     a4e:	4798      	blx	r3

	gpio_set_pin_pull_mode(PA23,
     a50:	2100      	movs	r1, #0
     a52:	2017      	movs	r0, #23
     a54:	4b03      	ldr	r3, [pc, #12]	; (a64 <I2C_0_PORT_init+0x28>)
     a56:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
     a58:	4905      	ldr	r1, [pc, #20]	; (a70 <I2C_0_PORT_init+0x34>)
     a5a:	2017      	movs	r0, #23
     a5c:	4b03      	ldr	r3, [pc, #12]	; (a6c <I2C_0_PORT_init+0x30>)
     a5e:	4798      	blx	r3
}
     a60:	bf00      	nop
     a62:	bd80      	pop	{r7, pc}
     a64:	000008e1 	.word	0x000008e1
     a68:	00160002 	.word	0x00160002
     a6c:	00000915 	.word	0x00000915
     a70:	00170002 	.word	0x00170002

00000a74 <I2C_0_CLOCK_init>:

void I2C_0_CLOCK_init(void)
{
     a74:	b580      	push	{r7, lr}
     a76:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a78:	2241      	movs	r2, #65	; 0x41
     a7a:	2118      	movs	r1, #24
     a7c:	4806      	ldr	r0, [pc, #24]	; (a98 <I2C_0_CLOCK_init+0x24>)
     a7e:	4b07      	ldr	r3, [pc, #28]	; (a9c <I2C_0_CLOCK_init+0x28>)
     a80:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a82:	2243      	movs	r2, #67	; 0x43
     a84:	2103      	movs	r1, #3
     a86:	4804      	ldr	r0, [pc, #16]	; (a98 <I2C_0_CLOCK_init+0x24>)
     a88:	4b04      	ldr	r3, [pc, #16]	; (a9c <I2C_0_CLOCK_init+0x28>)
     a8a:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
     a8c:	4804      	ldr	r0, [pc, #16]	; (aa0 <I2C_0_CLOCK_init+0x2c>)
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <I2C_0_CLOCK_init+0x30>)
     a90:	4798      	blx	r3
}
     a92:	bf00      	nop
     a94:	bd80      	pop	{r7, pc}
     a96:	bf00      	nop
     a98:	40001c00 	.word	0x40001c00
     a9c:	00000383 	.word	0x00000383
     aa0:	40000800 	.word	0x40000800
     aa4:	000003c9 	.word	0x000003c9

00000aa8 <I2C_0_init>:

void I2C_0_init(void)
{
     aa8:	b580      	push	{r7, lr}
     aaa:	af00      	add	r7, sp, #0
	I2C_0_CLOCK_init();
     aac:	4b04      	ldr	r3, [pc, #16]	; (ac0 <I2C_0_init+0x18>)
     aae:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     ab0:	4904      	ldr	r1, [pc, #16]	; (ac4 <I2C_0_init+0x1c>)
     ab2:	4805      	ldr	r0, [pc, #20]	; (ac8 <I2C_0_init+0x20>)
     ab4:	4b05      	ldr	r3, [pc, #20]	; (acc <I2C_0_init+0x24>)
     ab6:	4798      	blx	r3
	I2C_0_PORT_init();
     ab8:	4b05      	ldr	r3, [pc, #20]	; (ad0 <I2C_0_init+0x28>)
     aba:	4798      	blx	r3
}
     abc:	bf00      	nop
     abe:	bd80      	pop	{r7, pc}
     ac0:	00000a75 	.word	0x00000a75
     ac4:	41014000 	.word	0x41014000
     ac8:	200004b8 	.word	0x200004b8
     acc:	00000d2d 	.word	0x00000d2d
     ad0:	00000a3d 	.word	0x00000a3d

00000ad4 <delay_driver_init>:

void delay_driver_init(void)
{
     ad4:	b580      	push	{r7, lr}
     ad6:	af00      	add	r7, sp, #0
	delay_init(SysTick);
     ad8:	4802      	ldr	r0, [pc, #8]	; (ae4 <delay_driver_init+0x10>)
     ada:	4b03      	ldr	r3, [pc, #12]	; (ae8 <delay_driver_init+0x14>)
     adc:	4798      	blx	r3
}
     ade:	bf00      	nop
     ae0:	bd80      	pop	{r7, pc}
     ae2:	bf00      	nop
     ae4:	e000e010 	.word	0xe000e010
     ae8:	00000bfd 	.word	0x00000bfd

00000aec <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     aec:	b580      	push	{r7, lr}
     aee:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TC3_bit(MCLK);
     af0:	4808      	ldr	r0, [pc, #32]	; (b14 <TIMER_0_init+0x28>)
     af2:	4b09      	ldr	r3, [pc, #36]	; (b18 <TIMER_0_init+0x2c>)
     af4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC3_GCLK_ID, CONF_GCLK_TC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     af6:	2241      	movs	r2, #65	; 0x41
     af8:	211a      	movs	r1, #26
     afa:	4808      	ldr	r0, [pc, #32]	; (b1c <TIMER_0_init+0x30>)
     afc:	4b08      	ldr	r3, [pc, #32]	; (b20 <TIMER_0_init+0x34>)
     afe:	4798      	blx	r3

	timer_init(&TIMER_0, TC3, _tc_get_timer());
     b00:	4b08      	ldr	r3, [pc, #32]	; (b24 <TIMER_0_init+0x38>)
     b02:	4798      	blx	r3
     b04:	4603      	mov	r3, r0
     b06:	461a      	mov	r2, r3
     b08:	4907      	ldr	r1, [pc, #28]	; (b28 <TIMER_0_init+0x3c>)
     b0a:	4808      	ldr	r0, [pc, #32]	; (b2c <TIMER_0_init+0x40>)
     b0c:	4b08      	ldr	r3, [pc, #32]	; (b30 <TIMER_0_init+0x44>)
     b0e:	4798      	blx	r3
}
     b10:	bf00      	nop
     b12:	bd80      	pop	{r7, pc}
     b14:	40000800 	.word	0x40000800
     b18:	000003e9 	.word	0x000003e9
     b1c:	40001c00 	.word	0x40001c00
     b20:	00000383 	.word	0x00000383
     b24:	000036d1 	.word	0x000036d1
     b28:	4101c000 	.word	0x4101c000
     b2c:	200004d8 	.word	0x200004d8
     b30:	00000ee5 	.word	0x00000ee5

00000b34 <system_init>:

void system_init(void)
{
     b34:	b580      	push	{r7, lr}
     b36:	af00      	add	r7, sp, #0
	init_mcu();
     b38:	4b14      	ldr	r3, [pc, #80]	; (b8c <system_init+0x58>)
     b3a:	4798      	blx	r3

	// GPIO on PA06

	gpio_set_pin_level(TRG,
     b3c:	2100      	movs	r1, #0
     b3e:	2006      	movs	r0, #6
     b40:	4b13      	ldr	r3, [pc, #76]	; (b90 <system_init+0x5c>)
     b42:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(TRG, GPIO_DIRECTION_OUT);
     b44:	2102      	movs	r1, #2
     b46:	2006      	movs	r0, #6
     b48:	4b12      	ldr	r3, [pc, #72]	; (b94 <system_init+0x60>)
     b4a:	4798      	blx	r3

	gpio_set_pin_function(TRG, GPIO_PIN_FUNCTION_OFF);
     b4c:	f04f 31ff 	mov.w	r1, #4294967295
     b50:	2006      	movs	r0, #6
     b52:	4b11      	ldr	r3, [pc, #68]	; (b98 <system_init+0x64>)
     b54:	4798      	blx	r3

	// GPIO on PB14

	gpio_set_pin_direction(GCLK_0_OUT,
     b56:	2102      	movs	r1, #2
     b58:	202e      	movs	r0, #46	; 0x2e
     b5a:	4b0e      	ldr	r3, [pc, #56]	; (b94 <system_init+0x60>)
     b5c:	4798      	blx	r3
	                       // <GPIO_DIRECTION_OFF"> Off
	                       // <GPIO_DIRECTION_IN"> In
	                       // <GPIO_DIRECTION_OUT"> Out
	                       GPIO_DIRECTION_OUT);

	gpio_set_pin_level(GCLK_0_OUT,
     b5e:	2100      	movs	r1, #0
     b60:	202e      	movs	r0, #46	; 0x2e
     b62:	4b0b      	ldr	r3, [pc, #44]	; (b90 <system_init+0x5c>)
     b64:	4798      	blx	r3
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(GCLK_0_OUT,
     b66:	2100      	movs	r1, #0
     b68:	202e      	movs	r0, #46	; 0x2e
     b6a:	4b0c      	ldr	r3, [pc, #48]	; (b9c <system_init+0x68>)
     b6c:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(GCLK_0_OUT,
     b6e:	210c      	movs	r1, #12
     b70:	202e      	movs	r0, #46	; 0x2e
     b72:	4b09      	ldr	r3, [pc, #36]	; (b98 <system_init+0x64>)
     b74:	4798      	blx	r3
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      GPIO_PIN_FUNCTION_M);

	USART_0_init();
     b76:	4b0a      	ldr	r3, [pc, #40]	; (ba0 <system_init+0x6c>)
     b78:	4798      	blx	r3

	I2C_0_init();
     b7a:	4b0a      	ldr	r3, [pc, #40]	; (ba4 <system_init+0x70>)
     b7c:	4798      	blx	r3

	delay_driver_init();
     b7e:	4b0a      	ldr	r3, [pc, #40]	; (ba8 <system_init+0x74>)
     b80:	4798      	blx	r3

	TIMER_0_init();
     b82:	4b0a      	ldr	r3, [pc, #40]	; (bac <system_init+0x78>)
     b84:	4798      	blx	r3
}
     b86:	bf00      	nop
     b88:	bd80      	pop	{r7, pc}
     b8a:	bf00      	nop
     b8c:	000009a5 	.word	0x000009a5
     b90:	0000096d 	.word	0x0000096d
     b94:	00000935 	.word	0x00000935
     b98:	00000915 	.word	0x00000915
     b9c:	000008e1 	.word	0x000008e1
     ba0:	00000a0d 	.word	0x00000a0d
     ba4:	00000aa9 	.word	0x00000aa9
     ba8:	00000ad5 	.word	0x00000ad5
     bac:	00000aed 	.word	0x00000aed

00000bb0 <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     bb0:	b480      	push	{r7}
     bb2:	b085      	sub	sp, #20
     bb4:	af00      	add	r7, sp, #0
     bb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     bb8:	f3ef 8310 	mrs	r3, PRIMASK
     bbc:	60fb      	str	r3, [r7, #12]
  return(result);
     bbe:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     bc0:	687b      	ldr	r3, [r7, #4]
     bc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     bc4:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     bc6:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     bca:	bf00      	nop
     bcc:	3714      	adds	r7, #20
     bce:	46bd      	mov	sp, r7
     bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
     bd4:	4770      	bx	lr

00000bd6 <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     bd6:	b480      	push	{r7}
     bd8:	b085      	sub	sp, #20
     bda:	af00      	add	r7, sp, #0
     bdc:	6078      	str	r0, [r7, #4]
     bde:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     be2:	687b      	ldr	r3, [r7, #4]
     be4:	681b      	ldr	r3, [r3, #0]
     be6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     be8:	68fb      	ldr	r3, [r7, #12]
     bea:	f383 8810 	msr	PRIMASK, r3
}
     bee:	bf00      	nop
     bf0:	3714      	adds	r7, #20
     bf2:	46bd      	mov	sp, r7
     bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
     bf8:	4770      	bx	lr
	...

00000bfc <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     bfc:	b580      	push	{r7, lr}
     bfe:	b082      	sub	sp, #8
     c00:	af00      	add	r7, sp, #0
     c02:	6078      	str	r0, [r7, #4]
	_delay_init(hardware = hw);
     c04:	4a05      	ldr	r2, [pc, #20]	; (c1c <delay_init+0x20>)
     c06:	687b      	ldr	r3, [r7, #4]
     c08:	6013      	str	r3, [r2, #0]
     c0a:	4b04      	ldr	r3, [pc, #16]	; (c1c <delay_init+0x20>)
     c0c:	681b      	ldr	r3, [r3, #0]
     c0e:	4618      	mov	r0, r3
     c10:	4b03      	ldr	r3, [pc, #12]	; (c20 <delay_init+0x24>)
     c12:	4798      	blx	r3
}
     c14:	bf00      	nop
     c16:	3708      	adds	r7, #8
     c18:	46bd      	mov	sp, r7
     c1a:	bd80      	pop	{r7, pc}
     c1c:	20000490 	.word	0x20000490
     c20:	00002fd9 	.word	0x00002fd9

00000c24 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     c24:	b590      	push	{r4, r7, lr}
     c26:	b083      	sub	sp, #12
     c28:	af00      	add	r7, sp, #0
     c2a:	4603      	mov	r3, r0
     c2c:	80fb      	strh	r3, [r7, #6]
	_delay_cycles(hardware, _get_cycles_for_us(us));
     c2e:	4b07      	ldr	r3, [pc, #28]	; (c4c <delay_us+0x28>)
     c30:	681c      	ldr	r4, [r3, #0]
     c32:	88fb      	ldrh	r3, [r7, #6]
     c34:	4618      	mov	r0, r3
     c36:	4b06      	ldr	r3, [pc, #24]	; (c50 <delay_us+0x2c>)
     c38:	4798      	blx	r3
     c3a:	4603      	mov	r3, r0
     c3c:	4619      	mov	r1, r3
     c3e:	4620      	mov	r0, r4
     c40:	4b04      	ldr	r3, [pc, #16]	; (c54 <delay_us+0x30>)
     c42:	4798      	blx	r3
}
     c44:	bf00      	nop
     c46:	370c      	adds	r7, #12
     c48:	46bd      	mov	sp, r7
     c4a:	bd90      	pop	{r4, r7, pc}
     c4c:	20000490 	.word	0x20000490
     c50:	00001731 	.word	0x00001731
     c54:	00002ff5 	.word	0x00002ff5

00000c58 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     c58:	b590      	push	{r4, r7, lr}
     c5a:	b083      	sub	sp, #12
     c5c:	af00      	add	r7, sp, #0
     c5e:	4603      	mov	r3, r0
     c60:	80fb      	strh	r3, [r7, #6]
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     c62:	4b07      	ldr	r3, [pc, #28]	; (c80 <delay_ms+0x28>)
     c64:	681c      	ldr	r4, [r3, #0]
     c66:	88fb      	ldrh	r3, [r7, #6]
     c68:	4618      	mov	r0, r3
     c6a:	4b06      	ldr	r3, [pc, #24]	; (c84 <delay_ms+0x2c>)
     c6c:	4798      	blx	r3
     c6e:	4603      	mov	r3, r0
     c70:	4619      	mov	r1, r3
     c72:	4620      	mov	r0, r4
     c74:	4b04      	ldr	r3, [pc, #16]	; (c88 <delay_ms+0x30>)
     c76:	4798      	blx	r3
}
     c78:	bf00      	nop
     c7a:	370c      	adds	r7, #12
     c7c:	46bd      	mov	sp, r7
     c7e:	bd90      	pop	{r4, r7, pc}
     c80:	20000490 	.word	0x20000490
     c84:	00001865 	.word	0x00001865
     c88:	00002ff5 	.word	0x00002ff5

00000c8c <i2c_m_sync_read>:

/**
 * \brief Sync version of I2C I/O read
 */
static int32_t i2c_m_sync_read(struct io_descriptor *io, uint8_t *buf, const uint16_t n)
{
     c8c:	b580      	push	{r7, lr}
     c8e:	b08a      	sub	sp, #40	; 0x28
     c90:	af00      	add	r7, sp, #0
     c92:	60f8      	str	r0, [r7, #12]
     c94:	60b9      	str	r1, [r7, #8]
     c96:	4613      	mov	r3, r2
     c98:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     c9a:	68fb      	ldr	r3, [r7, #12]
     c9c:	3b14      	subs	r3, #20
     c9e:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ca2:	8b9b      	ldrh	r3, [r3, #28]
     ca4:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     ca6:	88fb      	ldrh	r3, [r7, #6]
     ca8:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     caa:	f248 0301 	movw	r3, #32769	; 0x8001
     cae:	82fb      	strh	r3, [r7, #22]
	msg.buffer = buf;
     cb0:	68bb      	ldr	r3, [r7, #8]
     cb2:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cb6:	f107 0214 	add.w	r2, r7, #20
     cba:	4611      	mov	r1, r2
     cbc:	4618      	mov	r0, r3
     cbe:	4b06      	ldr	r3, [pc, #24]	; (cd8 <i2c_m_sync_read+0x4c>)
     cc0:	4798      	blx	r3
     cc2:	6238      	str	r0, [r7, #32]

	if (ret) {
     cc4:	6a3b      	ldr	r3, [r7, #32]
     cc6:	2b00      	cmp	r3, #0
     cc8:	d001      	beq.n	cce <i2c_m_sync_read+0x42>
		return ret;
     cca:	6a3b      	ldr	r3, [r7, #32]
     ccc:	e000      	b.n	cd0 <i2c_m_sync_read+0x44>
	}

	return n;
     cce:	88fb      	ldrh	r3, [r7, #6]
}
     cd0:	4618      	mov	r0, r3
     cd2:	3728      	adds	r7, #40	; 0x28
     cd4:	46bd      	mov	sp, r7
     cd6:	bd80      	pop	{r7, pc}
     cd8:	00002cb9 	.word	0x00002cb9

00000cdc <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     cdc:	b580      	push	{r7, lr}
     cde:	b08a      	sub	sp, #40	; 0x28
     ce0:	af00      	add	r7, sp, #0
     ce2:	60f8      	str	r0, [r7, #12]
     ce4:	60b9      	str	r1, [r7, #8]
     ce6:	4613      	mov	r3, r2
     ce8:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     cea:	68fb      	ldr	r3, [r7, #12]
     cec:	3b14      	subs	r3, #20
     cee:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cf2:	8b9b      	ldrh	r3, [r3, #28]
     cf4:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     cf6:	88fb      	ldrh	r3, [r7, #6]
     cf8:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP;
     cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     cfe:	82fb      	strh	r3, [r7, #22]
	msg.buffer = (uint8_t *)buf;
     d00:	68bb      	ldr	r3, [r7, #8]
     d02:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d06:	f107 0214 	add.w	r2, r7, #20
     d0a:	4611      	mov	r1, r2
     d0c:	4618      	mov	r0, r3
     d0e:	4b06      	ldr	r3, [pc, #24]	; (d28 <i2c_m_sync_write+0x4c>)
     d10:	4798      	blx	r3
     d12:	6238      	str	r0, [r7, #32]

	if (ret) {
     d14:	6a3b      	ldr	r3, [r7, #32]
     d16:	2b00      	cmp	r3, #0
     d18:	d001      	beq.n	d1e <i2c_m_sync_write+0x42>
		return ret;
     d1a:	6a3b      	ldr	r3, [r7, #32]
     d1c:	e000      	b.n	d20 <i2c_m_sync_write+0x44>
	}

	return n;
     d1e:	88fb      	ldrh	r3, [r7, #6]
}
     d20:	4618      	mov	r0, r3
     d22:	3728      	adds	r7, #40	; 0x28
     d24:	46bd      	mov	sp, r7
     d26:	bd80      	pop	{r7, pc}
     d28:	00002cb9 	.word	0x00002cb9

00000d2c <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     d2c:	b580      	push	{r7, lr}
     d2e:	b084      	sub	sp, #16
     d30:	af00      	add	r7, sp, #0
     d32:	6078      	str	r0, [r7, #4]
     d34:	6039      	str	r1, [r7, #0]
	int32_t init_status;
	ASSERT(i2c);
     d36:	687b      	ldr	r3, [r7, #4]
     d38:	2b00      	cmp	r3, #0
     d3a:	bf14      	ite	ne
     d3c:	2301      	movne	r3, #1
     d3e:	2300      	moveq	r3, #0
     d40:	b2db      	uxtb	r3, r3
     d42:	225e      	movs	r2, #94	; 0x5e
     d44:	490c      	ldr	r1, [pc, #48]	; (d78 <i2c_m_sync_init+0x4c>)
     d46:	4618      	mov	r0, r3
     d48:	4b0c      	ldr	r3, [pc, #48]	; (d7c <i2c_m_sync_init+0x50>)
     d4a:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     d4c:	687b      	ldr	r3, [r7, #4]
     d4e:	6839      	ldr	r1, [r7, #0]
     d50:	4618      	mov	r0, r3
     d52:	4b0b      	ldr	r3, [pc, #44]	; (d80 <i2c_m_sync_init+0x54>)
     d54:	4798      	blx	r3
     d56:	60f8      	str	r0, [r7, #12]
	if (init_status) {
     d58:	68fb      	ldr	r3, [r7, #12]
     d5a:	2b00      	cmp	r3, #0
     d5c:	d001      	beq.n	d62 <i2c_m_sync_init+0x36>
		return init_status;
     d5e:	68fb      	ldr	r3, [r7, #12]
     d60:	e006      	b.n	d70 <i2c_m_sync_init+0x44>
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     d62:	687b      	ldr	r3, [r7, #4]
     d64:	4a07      	ldr	r2, [pc, #28]	; (d84 <i2c_m_sync_init+0x58>)
     d66:	619a      	str	r2, [r3, #24]
	i2c->io.write = i2c_m_sync_write;
     d68:	687b      	ldr	r3, [r7, #4]
     d6a:	4a07      	ldr	r2, [pc, #28]	; (d88 <i2c_m_sync_init+0x5c>)
     d6c:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
     d6e:	2300      	movs	r3, #0
}
     d70:	4618      	mov	r0, r3
     d72:	3710      	adds	r7, #16
     d74:	46bd      	mov	sp, r7
     d76:	bd80      	pop	{r7, pc}
     d78:	00005248 	.word	0x00005248
     d7c:	000014a9 	.word	0x000014a9
     d80:	00002ab5 	.word	0x00002ab5
     d84:	00000c8d 	.word	0x00000c8d
     d88:	00000cdd 	.word	0x00000cdd

00000d8c <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     d8c:	b580      	push	{r7, lr}
     d8e:	b082      	sub	sp, #8
     d90:	af00      	add	r7, sp, #0
     d92:	6078      	str	r0, [r7, #4]
	return _i2c_m_sync_enable(&i2c->device);
     d94:	687b      	ldr	r3, [r7, #4]
     d96:	4618      	mov	r0, r3
     d98:	4b03      	ldr	r3, [pc, #12]	; (da8 <i2c_m_sync_enable+0x1c>)
     d9a:	4798      	blx	r3
     d9c:	4603      	mov	r3, r0
}
     d9e:	4618      	mov	r0, r3
     da0:	3708      	adds	r7, #8
     da2:	46bd      	mov	sp, r7
     da4:	bd80      	pop	{r7, pc}
     da6:	bf00      	nop
     da8:	00002afd 	.word	0x00002afd

00000dac <i2c_m_sync_set_slaveaddr>:

/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
     dac:	b480      	push	{r7}
     dae:	b085      	sub	sp, #20
     db0:	af00      	add	r7, sp, #0
     db2:	60f8      	str	r0, [r7, #12]
     db4:	460b      	mov	r3, r1
     db6:	607a      	str	r2, [r7, #4]
     db8:	817b      	strh	r3, [r7, #10]
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     dba:	897b      	ldrh	r3, [r7, #10]
     dbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
     dc0:	b21a      	sxth	r2, r3
     dc2:	687b      	ldr	r3, [r7, #4]
     dc4:	b21b      	sxth	r3, r3
     dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     dca:	b21b      	sxth	r3, r3
     dcc:	4313      	orrs	r3, r2
     dce:	b21b      	sxth	r3, r3
     dd0:	b29a      	uxth	r2, r3
     dd2:	68fb      	ldr	r3, [r7, #12]
     dd4:	839a      	strh	r2, [r3, #28]
     dd6:	68fb      	ldr	r3, [r7, #12]
     dd8:	8b9b      	ldrh	r3, [r3, #28]
}
     dda:	4618      	mov	r0, r3
     ddc:	3714      	adds	r7, #20
     dde:	46bd      	mov	sp, r7
     de0:	f85d 7b04 	ldr.w	r7, [sp], #4
     de4:	4770      	bx	lr

00000de6 <i2c_m_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
     de6:	b480      	push	{r7}
     de8:	b083      	sub	sp, #12
     dea:	af00      	add	r7, sp, #0
     dec:	6078      	str	r0, [r7, #4]
     dee:	6039      	str	r1, [r7, #0]
	*io = &i2c->io;
     df0:	687b      	ldr	r3, [r7, #4]
     df2:	f103 0214 	add.w	r2, r3, #20
     df6:	683b      	ldr	r3, [r7, #0]
     df8:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
     dfa:	2300      	movs	r3, #0
}
     dfc:	4618      	mov	r0, r3
     dfe:	370c      	adds	r7, #12
     e00:	46bd      	mov	sp, r7
     e02:	f85d 7b04 	ldr.w	r7, [sp], #4
     e06:	4770      	bx	lr

00000e08 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b084      	sub	sp, #16
     e0c:	af00      	add	r7, sp, #0
     e0e:	60f8      	str	r0, [r7, #12]
     e10:	60b9      	str	r1, [r7, #8]
     e12:	4613      	mov	r3, r2
     e14:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e16:	68fb      	ldr	r3, [r7, #12]
     e18:	2b00      	cmp	r3, #0
     e1a:	d004      	beq.n	e26 <io_write+0x1e>
     e1c:	68bb      	ldr	r3, [r7, #8]
     e1e:	2b00      	cmp	r3, #0
     e20:	d001      	beq.n	e26 <io_write+0x1e>
     e22:	2301      	movs	r3, #1
     e24:	e000      	b.n	e28 <io_write+0x20>
     e26:	2300      	movs	r3, #0
     e28:	f003 0301 	and.w	r3, r3, #1
     e2c:	b2db      	uxtb	r3, r3
     e2e:	2234      	movs	r2, #52	; 0x34
     e30:	4907      	ldr	r1, [pc, #28]	; (e50 <io_write+0x48>)
     e32:	4618      	mov	r0, r3
     e34:	4b07      	ldr	r3, [pc, #28]	; (e54 <io_write+0x4c>)
     e36:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     e38:	68fb      	ldr	r3, [r7, #12]
     e3a:	681b      	ldr	r3, [r3, #0]
     e3c:	88fa      	ldrh	r2, [r7, #6]
     e3e:	68b9      	ldr	r1, [r7, #8]
     e40:	68f8      	ldr	r0, [r7, #12]
     e42:	4798      	blx	r3
     e44:	4603      	mov	r3, r0
}
     e46:	4618      	mov	r0, r3
     e48:	3710      	adds	r7, #16
     e4a:	46bd      	mov	sp, r7
     e4c:	bd80      	pop	{r7, pc}
     e4e:	bf00      	nop
     e50:	00005264 	.word	0x00005264
     e54:	000014a9 	.word	0x000014a9

00000e58 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     e58:	b580      	push	{r7, lr}
     e5a:	b084      	sub	sp, #16
     e5c:	af00      	add	r7, sp, #0
     e5e:	60f8      	str	r0, [r7, #12]
     e60:	60b9      	str	r1, [r7, #8]
     e62:	4613      	mov	r3, r2
     e64:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e66:	68fb      	ldr	r3, [r7, #12]
     e68:	2b00      	cmp	r3, #0
     e6a:	d004      	beq.n	e76 <io_read+0x1e>
     e6c:	68bb      	ldr	r3, [r7, #8]
     e6e:	2b00      	cmp	r3, #0
     e70:	d001      	beq.n	e76 <io_read+0x1e>
     e72:	2301      	movs	r3, #1
     e74:	e000      	b.n	e78 <io_read+0x20>
     e76:	2300      	movs	r3, #0
     e78:	f003 0301 	and.w	r3, r3, #1
     e7c:	b2db      	uxtb	r3, r3
     e7e:	223d      	movs	r2, #61	; 0x3d
     e80:	4907      	ldr	r1, [pc, #28]	; (ea0 <io_read+0x48>)
     e82:	4618      	mov	r0, r3
     e84:	4b07      	ldr	r3, [pc, #28]	; (ea4 <io_read+0x4c>)
     e86:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     e88:	68fb      	ldr	r3, [r7, #12]
     e8a:	685b      	ldr	r3, [r3, #4]
     e8c:	88fa      	ldrh	r2, [r7, #6]
     e8e:	68b9      	ldr	r1, [r7, #8]
     e90:	68f8      	ldr	r0, [r7, #12]
     e92:	4798      	blx	r3
     e94:	4603      	mov	r3, r0
}
     e96:	4618      	mov	r0, r3
     e98:	3710      	adds	r7, #16
     e9a:	46bd      	mov	sp, r7
     e9c:	bd80      	pop	{r7, pc}
     e9e:	bf00      	nop
     ea0:	00005264 	.word	0x00005264
     ea4:	000014a9 	.word	0x000014a9

00000ea8 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     ea8:	b480      	push	{r7}
     eaa:	b083      	sub	sp, #12
     eac:	af00      	add	r7, sp, #0
     eae:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	681b      	ldr	r3, [r3, #0]
}
     eb4:	4618      	mov	r0, r3
     eb6:	370c      	adds	r7, #12
     eb8:	46bd      	mov	sp, r7
     eba:	f85d 7b04 	ldr.w	r7, [sp], #4
     ebe:	4770      	bx	lr

00000ec0 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     ec0:	b480      	push	{r7}
     ec2:	b083      	sub	sp, #12
     ec4:	af00      	add	r7, sp, #0
     ec6:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     ec8:	687b      	ldr	r3, [r7, #4]
     eca:	2b00      	cmp	r3, #0
     ecc:	d002      	beq.n	ed4 <list_get_next_element+0x14>
     ece:	687b      	ldr	r3, [r7, #4]
     ed0:	681b      	ldr	r3, [r3, #0]
     ed2:	e000      	b.n	ed6 <list_get_next_element+0x16>
     ed4:	2300      	movs	r3, #0
}
     ed6:	4618      	mov	r0, r3
     ed8:	370c      	adds	r7, #12
     eda:	46bd      	mov	sp, r7
     edc:	f85d 7b04 	ldr.w	r7, [sp], #4
     ee0:	4770      	bx	lr
	...

00000ee4 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     ee4:	b580      	push	{r7, lr}
     ee6:	b084      	sub	sp, #16
     ee8:	af00      	add	r7, sp, #0
     eea:	60f8      	str	r0, [r7, #12]
     eec:	60b9      	str	r1, [r7, #8]
     eee:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     ef0:	68fb      	ldr	r3, [r7, #12]
     ef2:	2b00      	cmp	r3, #0
     ef4:	d004      	beq.n	f00 <timer_init+0x1c>
     ef6:	68bb      	ldr	r3, [r7, #8]
     ef8:	2b00      	cmp	r3, #0
     efa:	d001      	beq.n	f00 <timer_init+0x1c>
     efc:	2301      	movs	r3, #1
     efe:	e000      	b.n	f02 <timer_init+0x1e>
     f00:	2300      	movs	r3, #0
     f02:	f003 0301 	and.w	r3, r3, #1
     f06:	b2db      	uxtb	r3, r3
     f08:	223b      	movs	r2, #59	; 0x3b
     f0a:	490a      	ldr	r1, [pc, #40]	; (f34 <timer_init+0x50>)
     f0c:	4618      	mov	r0, r3
     f0e:	4b0a      	ldr	r3, [pc, #40]	; (f38 <timer_init+0x54>)
     f10:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     f12:	68fb      	ldr	r3, [r7, #12]
     f14:	68b9      	ldr	r1, [r7, #8]
     f16:	4618      	mov	r0, r3
     f18:	4b08      	ldr	r3, [pc, #32]	; (f3c <timer_init+0x58>)
     f1a:	4798      	blx	r3
	descr->time                           = 0;
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	2200      	movs	r2, #0
     f20:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     f22:	68fb      	ldr	r3, [r7, #12]
     f24:	4a06      	ldr	r2, [pc, #24]	; (f40 <timer_init+0x5c>)
     f26:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     f28:	2300      	movs	r3, #0
}
     f2a:	4618      	mov	r0, r3
     f2c:	3710      	adds	r7, #16
     f2e:	46bd      	mov	sp, r7
     f30:	bd80      	pop	{r7, pc}
     f32:	bf00      	nop
     f34:	00005278 	.word	0x00005278
     f38:	000014a9 	.word	0x000014a9
     f3c:	000033c1 	.word	0x000033c1
     f40:	0000119d 	.word	0x0000119d

00000f44 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     f44:	b580      	push	{r7, lr}
     f46:	b082      	sub	sp, #8
     f48:	af00      	add	r7, sp, #0
     f4a:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     f4c:	687b      	ldr	r3, [r7, #4]
     f4e:	2b00      	cmp	r3, #0
     f50:	bf14      	ite	ne
     f52:	2301      	movne	r3, #1
     f54:	2300      	moveq	r3, #0
     f56:	b2db      	uxtb	r3, r3
     f58:	2253      	movs	r2, #83	; 0x53
     f5a:	490b      	ldr	r1, [pc, #44]	; (f88 <timer_start+0x44>)
     f5c:	4618      	mov	r0, r3
     f5e:	4b0b      	ldr	r3, [pc, #44]	; (f8c <timer_start+0x48>)
     f60:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     f62:	687b      	ldr	r3, [r7, #4]
     f64:	4618      	mov	r0, r3
     f66:	4b0a      	ldr	r3, [pc, #40]	; (f90 <timer_start+0x4c>)
     f68:	4798      	blx	r3
     f6a:	4603      	mov	r3, r0
     f6c:	2b00      	cmp	r3, #0
     f6e:	d002      	beq.n	f76 <timer_start+0x32>
		return ERR_DENIED;
     f70:	f06f 0310 	mvn.w	r3, #16
     f74:	e004      	b.n	f80 <timer_start+0x3c>
	}
	_timer_start(&descr->device);
     f76:	687b      	ldr	r3, [r7, #4]
     f78:	4618      	mov	r0, r3
     f7a:	4b06      	ldr	r3, [pc, #24]	; (f94 <timer_start+0x50>)
     f7c:	4798      	blx	r3

	return ERR_NONE;
     f7e:	2300      	movs	r3, #0
}
     f80:	4618      	mov	r0, r3
     f82:	3708      	adds	r7, #8
     f84:	46bd      	mov	sp, r7
     f86:	bd80      	pop	{r7, pc}
     f88:	00005278 	.word	0x00005278
     f8c:	000014a9 	.word	0x000014a9
     f90:	000036b1 	.word	0x000036b1
     f94:	00003671 	.word	0x00003671

00000f98 <timer_stop>:

/**
 * \brief Stop timer
 */
int32_t timer_stop(struct timer_descriptor *const descr)
{
     f98:	b580      	push	{r7, lr}
     f9a:	b082      	sub	sp, #8
     f9c:	af00      	add	r7, sp, #0
     f9e:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     fa0:	687b      	ldr	r3, [r7, #4]
     fa2:	2b00      	cmp	r3, #0
     fa4:	bf14      	ite	ne
     fa6:	2301      	movne	r3, #1
     fa8:	2300      	moveq	r3, #0
     faa:	b2db      	uxtb	r3, r3
     fac:	2261      	movs	r2, #97	; 0x61
     fae:	490d      	ldr	r1, [pc, #52]	; (fe4 <timer_stop+0x4c>)
     fb0:	4618      	mov	r0, r3
     fb2:	4b0d      	ldr	r3, [pc, #52]	; (fe8 <timer_stop+0x50>)
     fb4:	4798      	blx	r3
	if (!_timer_is_started(&descr->device)) {
     fb6:	687b      	ldr	r3, [r7, #4]
     fb8:	4618      	mov	r0, r3
     fba:	4b0c      	ldr	r3, [pc, #48]	; (fec <timer_stop+0x54>)
     fbc:	4798      	blx	r3
     fbe:	4603      	mov	r3, r0
     fc0:	f083 0301 	eor.w	r3, r3, #1
     fc4:	b2db      	uxtb	r3, r3
     fc6:	2b00      	cmp	r3, #0
     fc8:	d002      	beq.n	fd0 <timer_stop+0x38>
		return ERR_DENIED;
     fca:	f06f 0310 	mvn.w	r3, #16
     fce:	e004      	b.n	fda <timer_stop+0x42>
	}
	_timer_stop(&descr->device);
     fd0:	687b      	ldr	r3, [r7, #4]
     fd2:	4618      	mov	r0, r3
     fd4:	4b06      	ldr	r3, [pc, #24]	; (ff0 <timer_stop+0x58>)
     fd6:	4798      	blx	r3

	return ERR_NONE;
     fd8:	2300      	movs	r3, #0
}
     fda:	4618      	mov	r0, r3
     fdc:	3708      	adds	r7, #8
     fde:	46bd      	mov	sp, r7
     fe0:	bd80      	pop	{r7, pc}
     fe2:	bf00      	nop
     fe4:	00005278 	.word	0x00005278
     fe8:	000014a9 	.word	0x000014a9
     fec:	000036b1 	.word	0x000036b1
     ff0:	00003691 	.word	0x00003691

00000ff4 <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     ff4:	b580      	push	{r7, lr}
     ff6:	b084      	sub	sp, #16
     ff8:	af00      	add	r7, sp, #0
     ffa:	6078      	str	r0, [r7, #4]
     ffc:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     ffe:	687b      	ldr	r3, [r7, #4]
    1000:	2b00      	cmp	r3, #0
    1002:	d004      	beq.n	100e <timer_add_task+0x1a>
    1004:	683b      	ldr	r3, [r7, #0]
    1006:	2b00      	cmp	r3, #0
    1008:	d001      	beq.n	100e <timer_add_task+0x1a>
    100a:	2301      	movs	r3, #1
    100c:	e000      	b.n	1010 <timer_add_task+0x1c>
    100e:	2300      	movs	r3, #0
    1010:	f003 0301 	and.w	r3, r3, #1
    1014:	b2db      	uxtb	r3, r3
    1016:	227a      	movs	r2, #122	; 0x7a
    1018:	492d      	ldr	r1, [pc, #180]	; (10d0 <timer_add_task+0xdc>)
    101a:	4618      	mov	r0, r3
    101c:	4b2d      	ldr	r3, [pc, #180]	; (10d4 <timer_add_task+0xe0>)
    101e:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    1020:	687b      	ldr	r3, [r7, #4]
    1022:	7e1b      	ldrb	r3, [r3, #24]
    1024:	b2db      	uxtb	r3, r3
    1026:	f043 0301 	orr.w	r3, r3, #1
    102a:	b2da      	uxtb	r2, r3
    102c:	687b      	ldr	r3, [r7, #4]
    102e:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
    1030:	687b      	ldr	r3, [r7, #4]
    1032:	3314      	adds	r3, #20
    1034:	6839      	ldr	r1, [r7, #0]
    1036:	4618      	mov	r0, r3
    1038:	4b27      	ldr	r3, [pc, #156]	; (10d8 <timer_add_task+0xe4>)
    103a:	4798      	blx	r3
    103c:	4603      	mov	r3, r0
    103e:	2b00      	cmp	r3, #0
    1040:	d00f      	beq.n	1062 <timer_add_task+0x6e>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1042:	687b      	ldr	r3, [r7, #4]
    1044:	7e1b      	ldrb	r3, [r3, #24]
    1046:	b2db      	uxtb	r3, r3
    1048:	f023 0301 	bic.w	r3, r3, #1
    104c:	b2da      	uxtb	r2, r3
    104e:	687b      	ldr	r3, [r7, #4]
    1050:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
    1052:	227f      	movs	r2, #127	; 0x7f
    1054:	491e      	ldr	r1, [pc, #120]	; (10d0 <timer_add_task+0xdc>)
    1056:	2000      	movs	r0, #0
    1058:	4b1e      	ldr	r3, [pc, #120]	; (10d4 <timer_add_task+0xe0>)
    105a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    105c:	f06f 0311 	mvn.w	r3, #17
    1060:	e032      	b.n	10c8 <timer_add_task+0xd4>
	}
	task->time_label = descr->time;
    1062:	687b      	ldr	r3, [r7, #4]
    1064:	691a      	ldr	r2, [r3, #16]
    1066:	683b      	ldr	r3, [r7, #0]
    1068:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	f103 0014 	add.w	r0, r3, #20
    1070:	687b      	ldr	r3, [r7, #4]
    1072:	691b      	ldr	r3, [r3, #16]
    1074:	461a      	mov	r2, r3
    1076:	6839      	ldr	r1, [r7, #0]
    1078:	4b18      	ldr	r3, [pc, #96]	; (10dc <timer_add_task+0xe8>)
    107a:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    107c:	687b      	ldr	r3, [r7, #4]
    107e:	7e1b      	ldrb	r3, [r3, #24]
    1080:	b2db      	uxtb	r3, r3
    1082:	f023 0301 	bic.w	r3, r3, #1
    1086:	b2da      	uxtb	r2, r3
    1088:	687b      	ldr	r3, [r7, #4]
    108a:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    108c:	687b      	ldr	r3, [r7, #4]
    108e:	7e1b      	ldrb	r3, [r3, #24]
    1090:	b2db      	uxtb	r3, r3
    1092:	f003 0302 	and.w	r3, r3, #2
    1096:	2b00      	cmp	r3, #0
    1098:	d015      	beq.n	10c6 <timer_add_task+0xd2>
		CRITICAL_SECTION_ENTER()
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	4b0f      	ldr	r3, [pc, #60]	; (10e0 <timer_add_task+0xec>)
    10a2:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    10a4:	687b      	ldr	r3, [r7, #4]
    10a6:	7e1b      	ldrb	r3, [r3, #24]
    10a8:	b2db      	uxtb	r3, r3
    10aa:	f023 0302 	bic.w	r3, r3, #2
    10ae:	b2da      	uxtb	r2, r3
    10b0:	687b      	ldr	r3, [r7, #4]
    10b2:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
    10b4:	687b      	ldr	r3, [r7, #4]
    10b6:	4618      	mov	r0, r3
    10b8:	4b0a      	ldr	r3, [pc, #40]	; (10e4 <timer_add_task+0xf0>)
    10ba:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    10bc:	f107 030c 	add.w	r3, r7, #12
    10c0:	4618      	mov	r0, r3
    10c2:	4b09      	ldr	r3, [pc, #36]	; (10e8 <timer_add_task+0xf4>)
    10c4:	4798      	blx	r3
	}

	return ERR_NONE;
    10c6:	2300      	movs	r3, #0
}
    10c8:	4618      	mov	r0, r3
    10ca:	3710      	adds	r7, #16
    10cc:	46bd      	mov	sp, r7
    10ce:	bd80      	pop	{r7, pc}
    10d0:	00005278 	.word	0x00005278
    10d4:	000014a9 	.word	0x000014a9
    10d8:	000014d1 	.word	0x000014d1
    10dc:	000010ed 	.word	0x000010ed
    10e0:	00000bb1 	.word	0x00000bb1
    10e4:	000036e1 	.word	0x000036e1
    10e8:	00000bd7 	.word	0x00000bd7

000010ec <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    10ec:	b580      	push	{r7, lr}
    10ee:	b088      	sub	sp, #32
    10f0:	af00      	add	r7, sp, #0
    10f2:	60f8      	str	r0, [r7, #12]
    10f4:	60b9      	str	r1, [r7, #8]
    10f6:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    10f8:	2300      	movs	r3, #0
    10fa:	61bb      	str	r3, [r7, #24]
    10fc:	68f8      	ldr	r0, [r7, #12]
    10fe:	4b23      	ldr	r3, [pc, #140]	; (118c <timer_add_timer_task+0xa0>)
    1100:	4798      	blx	r3
    1102:	6138      	str	r0, [r7, #16]

	if (!head) {
    1104:	693b      	ldr	r3, [r7, #16]
    1106:	2b00      	cmp	r3, #0
    1108:	d104      	bne.n	1114 <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
    110a:	68b9      	ldr	r1, [r7, #8]
    110c:	68f8      	ldr	r0, [r7, #12]
    110e:	4b20      	ldr	r3, [pc, #128]	; (1190 <timer_add_timer_task+0xa4>)
    1110:	4798      	blx	r3
		return;
    1112:	e037      	b.n	1184 <timer_add_timer_task+0x98>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1114:	693b      	ldr	r3, [r7, #16]
    1116:	61fb      	str	r3, [r7, #28]
    1118:	e022      	b.n	1160 <timer_add_timer_task+0x74>
		uint32_t time_left;

		if (it->time_label <= time) {
    111a:	69fb      	ldr	r3, [r7, #28]
    111c:	685a      	ldr	r2, [r3, #4]
    111e:	687b      	ldr	r3, [r7, #4]
    1120:	429a      	cmp	r2, r3
    1122:	d808      	bhi.n	1136 <timer_add_timer_task+0x4a>
			time_left = it->interval - (time - it->time_label);
    1124:	69fb      	ldr	r3, [r7, #28]
    1126:	689a      	ldr	r2, [r3, #8]
    1128:	69fb      	ldr	r3, [r7, #28]
    112a:	6859      	ldr	r1, [r3, #4]
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	1acb      	subs	r3, r1, r3
    1130:	4413      	add	r3, r2
    1132:	617b      	str	r3, [r7, #20]
    1134:	e009      	b.n	114a <timer_add_timer_task+0x5e>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1136:	69fb      	ldr	r3, [r7, #28]
    1138:	689a      	ldr	r2, [r3, #8]
    113a:	69fb      	ldr	r3, [r7, #28]
    113c:	685b      	ldr	r3, [r3, #4]
    113e:	441a      	add	r2, r3
    1140:	687b      	ldr	r3, [r7, #4]
    1142:	425b      	negs	r3, r3
    1144:	4413      	add	r3, r2
    1146:	3301      	adds	r3, #1
    1148:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
    114a:	68bb      	ldr	r3, [r7, #8]
    114c:	689a      	ldr	r2, [r3, #8]
    114e:	697b      	ldr	r3, [r7, #20]
    1150:	429a      	cmp	r2, r3
    1152:	d909      	bls.n	1168 <timer_add_timer_task+0x7c>
			break;
		prev = it;
    1154:	69fb      	ldr	r3, [r7, #28]
    1156:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1158:	69f8      	ldr	r0, [r7, #28]
    115a:	4b0e      	ldr	r3, [pc, #56]	; (1194 <timer_add_timer_task+0xa8>)
    115c:	4798      	blx	r3
    115e:	61f8      	str	r0, [r7, #28]
    1160:	69fb      	ldr	r3, [r7, #28]
    1162:	2b00      	cmp	r3, #0
    1164:	d1d9      	bne.n	111a <timer_add_timer_task+0x2e>
    1166:	e000      	b.n	116a <timer_add_timer_task+0x7e>
			break;
    1168:	bf00      	nop
	}

	if (it == head) {
    116a:	69fa      	ldr	r2, [r7, #28]
    116c:	693b      	ldr	r3, [r7, #16]
    116e:	429a      	cmp	r2, r3
    1170:	d104      	bne.n	117c <timer_add_timer_task+0x90>
		list_insert_as_head(list, new_task);
    1172:	68b9      	ldr	r1, [r7, #8]
    1174:	68f8      	ldr	r0, [r7, #12]
    1176:	4b06      	ldr	r3, [pc, #24]	; (1190 <timer_add_timer_task+0xa4>)
    1178:	4798      	blx	r3
    117a:	e003      	b.n	1184 <timer_add_timer_task+0x98>
	} else {
		list_insert_after(prev, new_task);
    117c:	68b9      	ldr	r1, [r7, #8]
    117e:	69b8      	ldr	r0, [r7, #24]
    1180:	4b05      	ldr	r3, [pc, #20]	; (1198 <timer_add_timer_task+0xac>)
    1182:	4798      	blx	r3
	}
}
    1184:	3720      	adds	r7, #32
    1186:	46bd      	mov	sp, r7
    1188:	bd80      	pop	{r7, pc}
    118a:	bf00      	nop
    118c:	00000ea9 	.word	0x00000ea9
    1190:	00001509 	.word	0x00001509
    1194:	00000ec1 	.word	0x00000ec1
    1198:	00001561 	.word	0x00001561

0000119c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    119c:	b580      	push	{r7, lr}
    119e:	b086      	sub	sp, #24
    11a0:	af00      	add	r7, sp, #0
    11a2:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
    11a4:	687b      	ldr	r3, [r7, #4]
    11a6:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
    11a8:	693b      	ldr	r3, [r7, #16]
    11aa:	3314      	adds	r3, #20
    11ac:	4618      	mov	r0, r3
    11ae:	4b27      	ldr	r3, [pc, #156]	; (124c <timer_process_counted+0xb0>)
    11b0:	4798      	blx	r3
    11b2:	6178      	str	r0, [r7, #20]
	uint32_t                 time  = ++timer->time;
    11b4:	693b      	ldr	r3, [r7, #16]
    11b6:	691b      	ldr	r3, [r3, #16]
    11b8:	1c5a      	adds	r2, r3, #1
    11ba:	693b      	ldr	r3, [r7, #16]
    11bc:	611a      	str	r2, [r3, #16]
    11be:	693b      	ldr	r3, [r7, #16]
    11c0:	691b      	ldr	r3, [r3, #16]
    11c2:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    11c4:	693b      	ldr	r3, [r7, #16]
    11c6:	7e1b      	ldrb	r3, [r3, #24]
    11c8:	b2db      	uxtb	r3, r3
    11ca:	f003 0301 	and.w	r3, r3, #1
    11ce:	2b00      	cmp	r3, #0
    11d0:	d106      	bne.n	11e0 <timer_process_counted+0x44>
    11d2:	693b      	ldr	r3, [r7, #16]
    11d4:	7e1b      	ldrb	r3, [r3, #24]
    11d6:	b2db      	uxtb	r3, r3
    11d8:	f003 0302 	and.w	r3, r3, #2
    11dc:	2b00      	cmp	r3, #0
    11de:	d027      	beq.n	1230 <timer_process_counted+0x94>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    11e0:	693b      	ldr	r3, [r7, #16]
    11e2:	7e1b      	ldrb	r3, [r3, #24]
    11e4:	b2db      	uxtb	r3, r3
    11e6:	f043 0302 	orr.w	r3, r3, #2
    11ea:	b2da      	uxtb	r2, r3
    11ec:	693b      	ldr	r3, [r7, #16]
    11ee:	761a      	strb	r2, [r3, #24]
		return;
    11f0:	e029      	b.n	1246 <timer_process_counted+0xaa>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    11f2:	697b      	ldr	r3, [r7, #20]
    11f4:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    11f6:	693b      	ldr	r3, [r7, #16]
    11f8:	3314      	adds	r3, #20
    11fa:	4618      	mov	r0, r3
    11fc:	4b14      	ldr	r3, [pc, #80]	; (1250 <timer_process_counted+0xb4>)
    11fe:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1200:	68bb      	ldr	r3, [r7, #8]
    1202:	7c1b      	ldrb	r3, [r3, #16]
    1204:	2b01      	cmp	r3, #1
    1206:	d109      	bne.n	121c <timer_process_counted+0x80>
			tmp->time_label = time;
    1208:	68bb      	ldr	r3, [r7, #8]
    120a:	68fa      	ldr	r2, [r7, #12]
    120c:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    120e:	693b      	ldr	r3, [r7, #16]
    1210:	3314      	adds	r3, #20
    1212:	68fa      	ldr	r2, [r7, #12]
    1214:	68b9      	ldr	r1, [r7, #8]
    1216:	4618      	mov	r0, r3
    1218:	4b0e      	ldr	r3, [pc, #56]	; (1254 <timer_process_counted+0xb8>)
    121a:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    121c:	693b      	ldr	r3, [r7, #16]
    121e:	3314      	adds	r3, #20
    1220:	4618      	mov	r0, r3
    1222:	4b0a      	ldr	r3, [pc, #40]	; (124c <timer_process_counted+0xb0>)
    1224:	4798      	blx	r3
    1226:	6178      	str	r0, [r7, #20]

		tmp->cb(tmp);
    1228:	68bb      	ldr	r3, [r7, #8]
    122a:	68db      	ldr	r3, [r3, #12]
    122c:	68b8      	ldr	r0, [r7, #8]
    122e:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1230:	697b      	ldr	r3, [r7, #20]
    1232:	2b00      	cmp	r3, #0
    1234:	d007      	beq.n	1246 <timer_process_counted+0xaa>
    1236:	697b      	ldr	r3, [r7, #20]
    1238:	685b      	ldr	r3, [r3, #4]
    123a:	68fa      	ldr	r2, [r7, #12]
    123c:	1ad2      	subs	r2, r2, r3
    123e:	697b      	ldr	r3, [r7, #20]
    1240:	689b      	ldr	r3, [r3, #8]
    1242:	429a      	cmp	r2, r3
    1244:	d2d5      	bcs.n	11f2 <timer_process_counted+0x56>
	}
}
    1246:	3718      	adds	r7, #24
    1248:	46bd      	mov	sp, r7
    124a:	bd80      	pop	{r7, pc}
    124c:	00000ea9 	.word	0x00000ea9
    1250:	00001585 	.word	0x00001585
    1254:	000010ed 	.word	0x000010ed

00001258 <usart_sync_init>:

/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr, void *const hw, void *const func)
{
    1258:	b580      	push	{r7, lr}
    125a:	b086      	sub	sp, #24
    125c:	af00      	add	r7, sp, #0
    125e:	60f8      	str	r0, [r7, #12]
    1260:	60b9      	str	r1, [r7, #8]
    1262:	607a      	str	r2, [r7, #4]
	int32_t init_status;
	ASSERT(descr && hw);
    1264:	68fb      	ldr	r3, [r7, #12]
    1266:	2b00      	cmp	r3, #0
    1268:	d004      	beq.n	1274 <usart_sync_init+0x1c>
    126a:	68bb      	ldr	r3, [r7, #8]
    126c:	2b00      	cmp	r3, #0
    126e:	d001      	beq.n	1274 <usart_sync_init+0x1c>
    1270:	2301      	movs	r3, #1
    1272:	e000      	b.n	1276 <usart_sync_init+0x1e>
    1274:	2300      	movs	r3, #0
    1276:	f003 0301 	and.w	r3, r3, #1
    127a:	b2db      	uxtb	r3, r3
    127c:	2234      	movs	r2, #52	; 0x34
    127e:	490d      	ldr	r1, [pc, #52]	; (12b4 <usart_sync_init+0x5c>)
    1280:	4618      	mov	r0, r3
    1282:	4b0d      	ldr	r3, [pc, #52]	; (12b8 <usart_sync_init+0x60>)
    1284:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    1286:	68fb      	ldr	r3, [r7, #12]
    1288:	3308      	adds	r3, #8
    128a:	68b9      	ldr	r1, [r7, #8]
    128c:	4618      	mov	r0, r3
    128e:	4b0b      	ldr	r3, [pc, #44]	; (12bc <usart_sync_init+0x64>)
    1290:	4798      	blx	r3
    1292:	6178      	str	r0, [r7, #20]
	if (init_status) {
    1294:	697b      	ldr	r3, [r7, #20]
    1296:	2b00      	cmp	r3, #0
    1298:	d001      	beq.n	129e <usart_sync_init+0x46>
		return init_status;
    129a:	697b      	ldr	r3, [r7, #20]
    129c:	e006      	b.n	12ac <usart_sync_init+0x54>
	}

	descr->io.read  = usart_sync_read;
    129e:	68fb      	ldr	r3, [r7, #12]
    12a0:	4a07      	ldr	r2, [pc, #28]	; (12c0 <usart_sync_init+0x68>)
    12a2:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_sync_write;
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	4a07      	ldr	r2, [pc, #28]	; (12c4 <usart_sync_init+0x6c>)
    12a8:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    12aa:	2300      	movs	r3, #0
}
    12ac:	4618      	mov	r0, r3
    12ae:	3718      	adds	r7, #24
    12b0:	46bd      	mov	sp, r7
    12b2:	bd80      	pop	{r7, pc}
    12b4:	00005290 	.word	0x00005290
    12b8:	000014a9 	.word	0x000014a9
    12bc:	00002471 	.word	0x00002471
    12c0:	00001415 	.word	0x00001415
    12c4:	0000134d 	.word	0x0000134d

000012c8 <usart_sync_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_sync_enable(struct usart_sync_descriptor *const descr)
{
    12c8:	b580      	push	{r7, lr}
    12ca:	b082      	sub	sp, #8
    12cc:	af00      	add	r7, sp, #0
    12ce:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    12d0:	687b      	ldr	r3, [r7, #4]
    12d2:	2b00      	cmp	r3, #0
    12d4:	bf14      	ite	ne
    12d6:	2301      	movne	r3, #1
    12d8:	2300      	moveq	r3, #0
    12da:	b2db      	uxtb	r3, r3
    12dc:	2253      	movs	r2, #83	; 0x53
    12de:	4907      	ldr	r1, [pc, #28]	; (12fc <usart_sync_enable+0x34>)
    12e0:	4618      	mov	r0, r3
    12e2:	4b07      	ldr	r3, [pc, #28]	; (1300 <usart_sync_enable+0x38>)
    12e4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    12e6:	687b      	ldr	r3, [r7, #4]
    12e8:	3308      	adds	r3, #8
    12ea:	4618      	mov	r0, r3
    12ec:	4b05      	ldr	r3, [pc, #20]	; (1304 <usart_sync_enable+0x3c>)
    12ee:	4798      	blx	r3

	return ERR_NONE;
    12f0:	2300      	movs	r3, #0
}
    12f2:	4618      	mov	r0, r3
    12f4:	3708      	adds	r7, #8
    12f6:	46bd      	mov	sp, r7
    12f8:	bd80      	pop	{r7, pc}
    12fa:	bf00      	nop
    12fc:	00005290 	.word	0x00005290
    1300:	000014a9 	.word	0x000014a9
    1304:	000024b5 	.word	0x000024b5

00001308 <usart_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_sync_get_io_descriptor(struct usart_sync_descriptor *const descr, struct io_descriptor **io)
{
    1308:	b580      	push	{r7, lr}
    130a:	b082      	sub	sp, #8
    130c:	af00      	add	r7, sp, #0
    130e:	6078      	str	r0, [r7, #4]
    1310:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    1312:	687b      	ldr	r3, [r7, #4]
    1314:	2b00      	cmp	r3, #0
    1316:	d004      	beq.n	1322 <usart_sync_get_io_descriptor+0x1a>
    1318:	683b      	ldr	r3, [r7, #0]
    131a:	2b00      	cmp	r3, #0
    131c:	d001      	beq.n	1322 <usart_sync_get_io_descriptor+0x1a>
    131e:	2301      	movs	r3, #1
    1320:	e000      	b.n	1324 <usart_sync_get_io_descriptor+0x1c>
    1322:	2300      	movs	r3, #0
    1324:	f003 0301 	and.w	r3, r3, #1
    1328:	b2db      	uxtb	r3, r3
    132a:	2269      	movs	r2, #105	; 0x69
    132c:	4905      	ldr	r1, [pc, #20]	; (1344 <usart_sync_get_io_descriptor+0x3c>)
    132e:	4618      	mov	r0, r3
    1330:	4b05      	ldr	r3, [pc, #20]	; (1348 <usart_sync_get_io_descriptor+0x40>)
    1332:	4798      	blx	r3

	*io = &descr->io;
    1334:	687a      	ldr	r2, [r7, #4]
    1336:	683b      	ldr	r3, [r7, #0]
    1338:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    133a:	2300      	movs	r3, #0
}
    133c:	4618      	mov	r0, r3
    133e:	3708      	adds	r7, #8
    1340:	46bd      	mov	sp, r7
    1342:	bd80      	pop	{r7, pc}
    1344:	00005290 	.word	0x00005290
    1348:	000014a9 	.word	0x000014a9

0000134c <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    134c:	b580      	push	{r7, lr}
    134e:	b086      	sub	sp, #24
    1350:	af00      	add	r7, sp, #0
    1352:	60f8      	str	r0, [r7, #12]
    1354:	60b9      	str	r1, [r7, #8]
    1356:	4613      	mov	r3, r2
    1358:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    135a:	2300      	movs	r3, #0
    135c:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    135e:	68fb      	ldr	r3, [r7, #12]
    1360:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    1362:	68fb      	ldr	r3, [r7, #12]
    1364:	2b00      	cmp	r3, #0
    1366:	d007      	beq.n	1378 <usart_sync_write+0x2c>
    1368:	68bb      	ldr	r3, [r7, #8]
    136a:	2b00      	cmp	r3, #0
    136c:	d004      	beq.n	1378 <usart_sync_write+0x2c>
    136e:	88fb      	ldrh	r3, [r7, #6]
    1370:	2b00      	cmp	r3, #0
    1372:	d001      	beq.n	1378 <usart_sync_write+0x2c>
    1374:	2301      	movs	r3, #1
    1376:	e000      	b.n	137a <usart_sync_write+0x2e>
    1378:	2300      	movs	r3, #0
    137a:	f003 0301 	and.w	r3, r3, #1
    137e:	b2db      	uxtb	r3, r3
    1380:	22f1      	movs	r2, #241	; 0xf1
    1382:	491f      	ldr	r1, [pc, #124]	; (1400 <usart_sync_write+0xb4>)
    1384:	4618      	mov	r0, r3
    1386:	4b1f      	ldr	r3, [pc, #124]	; (1404 <usart_sync_write+0xb8>)
    1388:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    138a:	bf00      	nop
    138c:	693b      	ldr	r3, [r7, #16]
    138e:	3308      	adds	r3, #8
    1390:	4618      	mov	r0, r3
    1392:	4b1d      	ldr	r3, [pc, #116]	; (1408 <usart_sync_write+0xbc>)
    1394:	4798      	blx	r3
    1396:	4603      	mov	r3, r0
    1398:	f083 0301 	eor.w	r3, r3, #1
    139c:	b2db      	uxtb	r3, r3
    139e:	2b00      	cmp	r3, #0
    13a0:	d1f4      	bne.n	138c <usart_sync_write+0x40>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    13a2:	693b      	ldr	r3, [r7, #16]
    13a4:	f103 0008 	add.w	r0, r3, #8
    13a8:	68ba      	ldr	r2, [r7, #8]
    13aa:	697b      	ldr	r3, [r7, #20]
    13ac:	4413      	add	r3, r2
    13ae:	781b      	ldrb	r3, [r3, #0]
    13b0:	4619      	mov	r1, r3
    13b2:	4b16      	ldr	r3, [pc, #88]	; (140c <usart_sync_write+0xc0>)
    13b4:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
    13b6:	bf00      	nop
    13b8:	693b      	ldr	r3, [r7, #16]
    13ba:	3308      	adds	r3, #8
    13bc:	4618      	mov	r0, r3
    13be:	4b12      	ldr	r3, [pc, #72]	; (1408 <usart_sync_write+0xbc>)
    13c0:	4798      	blx	r3
    13c2:	4603      	mov	r3, r0
    13c4:	f083 0301 	eor.w	r3, r3, #1
    13c8:	b2db      	uxtb	r3, r3
    13ca:	2b00      	cmp	r3, #0
    13cc:	d1f4      	bne.n	13b8 <usart_sync_write+0x6c>
			;
	} while (++offset < length);
    13ce:	697b      	ldr	r3, [r7, #20]
    13d0:	3301      	adds	r3, #1
    13d2:	617b      	str	r3, [r7, #20]
    13d4:	88fb      	ldrh	r3, [r7, #6]
    13d6:	697a      	ldr	r2, [r7, #20]
    13d8:	429a      	cmp	r2, r3
    13da:	d3e2      	bcc.n	13a2 <usart_sync_write+0x56>
	while (!_usart_sync_is_transmit_done(&descr->device))
    13dc:	bf00      	nop
    13de:	693b      	ldr	r3, [r7, #16]
    13e0:	3308      	adds	r3, #8
    13e2:	4618      	mov	r0, r3
    13e4:	4b0a      	ldr	r3, [pc, #40]	; (1410 <usart_sync_write+0xc4>)
    13e6:	4798      	blx	r3
    13e8:	4603      	mov	r3, r0
    13ea:	f083 0301 	eor.w	r3, r3, #1
    13ee:	b2db      	uxtb	r3, r3
    13f0:	2b00      	cmp	r3, #0
    13f2:	d1f4      	bne.n	13de <usart_sync_write+0x92>
		;
	return (int32_t)offset;
    13f4:	697b      	ldr	r3, [r7, #20]
}
    13f6:	4618      	mov	r0, r3
    13f8:	3718      	adds	r7, #24
    13fa:	46bd      	mov	sp, r7
    13fc:	bd80      	pop	{r7, pc}
    13fe:	bf00      	nop
    1400:	00005290 	.word	0x00005290
    1404:	000014a9 	.word	0x000014a9
    1408:	00002521 	.word	0x00002521
    140c:	000024d5 	.word	0x000024d5
    1410:	00002541 	.word	0x00002541

00001414 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1414:	b590      	push	{r4, r7, lr}
    1416:	b087      	sub	sp, #28
    1418:	af00      	add	r7, sp, #0
    141a:	60f8      	str	r0, [r7, #12]
    141c:	60b9      	str	r1, [r7, #8]
    141e:	4613      	mov	r3, r2
    1420:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    1422:	2300      	movs	r3, #0
    1424:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    1426:	68fb      	ldr	r3, [r7, #12]
    1428:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    142a:	68fb      	ldr	r3, [r7, #12]
    142c:	2b00      	cmp	r3, #0
    142e:	d007      	beq.n	1440 <usart_sync_read+0x2c>
    1430:	68bb      	ldr	r3, [r7, #8]
    1432:	2b00      	cmp	r3, #0
    1434:	d004      	beq.n	1440 <usart_sync_read+0x2c>
    1436:	88fb      	ldrh	r3, [r7, #6]
    1438:	2b00      	cmp	r3, #0
    143a:	d001      	beq.n	1440 <usart_sync_read+0x2c>
    143c:	2301      	movs	r3, #1
    143e:	e000      	b.n	1442 <usart_sync_read+0x2e>
    1440:	2300      	movs	r3, #0
    1442:	f003 0301 	and.w	r3, r3, #1
    1446:	b2db      	uxtb	r3, r3
    1448:	f44f 7286 	mov.w	r2, #268	; 0x10c
    144c:	4912      	ldr	r1, [pc, #72]	; (1498 <usart_sync_read+0x84>)
    144e:	4618      	mov	r0, r3
    1450:	4b12      	ldr	r3, [pc, #72]	; (149c <usart_sync_read+0x88>)
    1452:	4798      	blx	r3
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    1454:	bf00      	nop
    1456:	693b      	ldr	r3, [r7, #16]
    1458:	3308      	adds	r3, #8
    145a:	4618      	mov	r0, r3
    145c:	4b10      	ldr	r3, [pc, #64]	; (14a0 <usart_sync_read+0x8c>)
    145e:	4798      	blx	r3
    1460:	4603      	mov	r3, r0
    1462:	f083 0301 	eor.w	r3, r3, #1
    1466:	b2db      	uxtb	r3, r3
    1468:	2b00      	cmp	r3, #0
    146a:	d1f4      	bne.n	1456 <usart_sync_read+0x42>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    146c:	68ba      	ldr	r2, [r7, #8]
    146e:	697b      	ldr	r3, [r7, #20]
    1470:	18d4      	adds	r4, r2, r3
    1472:	693b      	ldr	r3, [r7, #16]
    1474:	3308      	adds	r3, #8
    1476:	4618      	mov	r0, r3
    1478:	4b0a      	ldr	r3, [pc, #40]	; (14a4 <usart_sync_read+0x90>)
    147a:	4798      	blx	r3
    147c:	4603      	mov	r3, r0
    147e:	7023      	strb	r3, [r4, #0]
	} while (++offset < length);
    1480:	697b      	ldr	r3, [r7, #20]
    1482:	3301      	adds	r3, #1
    1484:	617b      	str	r3, [r7, #20]
    1486:	88fb      	ldrh	r3, [r7, #6]
    1488:	697a      	ldr	r2, [r7, #20]
    148a:	429a      	cmp	r2, r3
    148c:	d3e2      	bcc.n	1454 <usart_sync_read+0x40>

	return (int32_t)offset;
    148e:	697b      	ldr	r3, [r7, #20]
}
    1490:	4618      	mov	r0, r3
    1492:	371c      	adds	r7, #28
    1494:	46bd      	mov	sp, r7
    1496:	bd90      	pop	{r4, r7, pc}
    1498:	00005290 	.word	0x00005290
    149c:	000014a9 	.word	0x000014a9
    14a0:	00002561 	.word	0x00002561
    14a4:	000024fd 	.word	0x000024fd

000014a8 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    14a8:	b480      	push	{r7}
    14aa:	b085      	sub	sp, #20
    14ac:	af00      	add	r7, sp, #0
    14ae:	4603      	mov	r3, r0
    14b0:	60b9      	str	r1, [r7, #8]
    14b2:	607a      	str	r2, [r7, #4]
    14b4:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    14b6:	7bfb      	ldrb	r3, [r7, #15]
    14b8:	f083 0301 	eor.w	r3, r3, #1
    14bc:	b2db      	uxtb	r3, r3
    14be:	2b00      	cmp	r3, #0
    14c0:	d000      	beq.n	14c4 <assert+0x1c>
		__asm("BKPT #0");
    14c2:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    14c4:	bf00      	nop
    14c6:	3714      	adds	r7, #20
    14c8:	46bd      	mov	sp, r7
    14ca:	f85d 7b04 	ldr.w	r7, [sp], #4
    14ce:	4770      	bx	lr

000014d0 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    14d0:	b480      	push	{r7}
    14d2:	b085      	sub	sp, #20
    14d4:	af00      	add	r7, sp, #0
    14d6:	6078      	str	r0, [r7, #4]
    14d8:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    14da:	687b      	ldr	r3, [r7, #4]
    14dc:	681b      	ldr	r3, [r3, #0]
    14de:	60fb      	str	r3, [r7, #12]
    14e0:	e008      	b.n	14f4 <is_list_element+0x24>
		if (it == element) {
    14e2:	68fa      	ldr	r2, [r7, #12]
    14e4:	683b      	ldr	r3, [r7, #0]
    14e6:	429a      	cmp	r2, r3
    14e8:	d101      	bne.n	14ee <is_list_element+0x1e>
			return true;
    14ea:	2301      	movs	r3, #1
    14ec:	e006      	b.n	14fc <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    14ee:	68fb      	ldr	r3, [r7, #12]
    14f0:	681b      	ldr	r3, [r3, #0]
    14f2:	60fb      	str	r3, [r7, #12]
    14f4:	68fb      	ldr	r3, [r7, #12]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d1f3      	bne.n	14e2 <is_list_element+0x12>
		}
	}

	return false;
    14fa:	2300      	movs	r3, #0
}
    14fc:	4618      	mov	r0, r3
    14fe:	3714      	adds	r7, #20
    1500:	46bd      	mov	sp, r7
    1502:	f85d 7b04 	ldr.w	r7, [sp], #4
    1506:	4770      	bx	lr

00001508 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1508:	b580      	push	{r7, lr}
    150a:	b082      	sub	sp, #8
    150c:	af00      	add	r7, sp, #0
    150e:	6078      	str	r0, [r7, #4]
    1510:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    1512:	6839      	ldr	r1, [r7, #0]
    1514:	6878      	ldr	r0, [r7, #4]
    1516:	4b0f      	ldr	r3, [pc, #60]	; (1554 <list_insert_as_head+0x4c>)
    1518:	4798      	blx	r3
    151a:	4603      	mov	r3, r0
    151c:	2b00      	cmp	r3, #0
    151e:	bf14      	ite	ne
    1520:	2301      	movne	r3, #1
    1522:	2300      	moveq	r3, #0
    1524:	b2db      	uxtb	r3, r3
    1526:	f083 0301 	eor.w	r3, r3, #1
    152a:	b2db      	uxtb	r3, r3
    152c:	f003 0301 	and.w	r3, r3, #1
    1530:	b2db      	uxtb	r3, r3
    1532:	2239      	movs	r2, #57	; 0x39
    1534:	4908      	ldr	r1, [pc, #32]	; (1558 <list_insert_as_head+0x50>)
    1536:	4618      	mov	r0, r3
    1538:	4b08      	ldr	r3, [pc, #32]	; (155c <list_insert_as_head+0x54>)
    153a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    153c:	687b      	ldr	r3, [r7, #4]
    153e:	681a      	ldr	r2, [r3, #0]
    1540:	683b      	ldr	r3, [r7, #0]
    1542:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    1544:	687b      	ldr	r3, [r7, #4]
    1546:	683a      	ldr	r2, [r7, #0]
    1548:	601a      	str	r2, [r3, #0]
}
    154a:	bf00      	nop
    154c:	3708      	adds	r7, #8
    154e:	46bd      	mov	sp, r7
    1550:	bd80      	pop	{r7, pc}
    1552:	bf00      	nop
    1554:	000014d1 	.word	0x000014d1
    1558:	000052ac 	.word	0x000052ac
    155c:	000014a9 	.word	0x000014a9

00001560 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    1560:	b480      	push	{r7}
    1562:	b083      	sub	sp, #12
    1564:	af00      	add	r7, sp, #0
    1566:	6078      	str	r0, [r7, #4]
    1568:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    156a:	687b      	ldr	r3, [r7, #4]
    156c:	681a      	ldr	r2, [r3, #0]
    156e:	683b      	ldr	r3, [r7, #0]
    1570:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    1572:	687b      	ldr	r3, [r7, #4]
    1574:	683a      	ldr	r2, [r7, #0]
    1576:	601a      	str	r2, [r3, #0]
}
    1578:	bf00      	nop
    157a:	370c      	adds	r7, #12
    157c:	46bd      	mov	sp, r7
    157e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1582:	4770      	bx	lr

00001584 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    1584:	b480      	push	{r7}
    1586:	b085      	sub	sp, #20
    1588:	af00      	add	r7, sp, #0
    158a:	6078      	str	r0, [r7, #4]
	if (list->head) {
    158c:	687b      	ldr	r3, [r7, #4]
    158e:	681b      	ldr	r3, [r3, #0]
    1590:	2b00      	cmp	r3, #0
    1592:	d009      	beq.n	15a8 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    1594:	687b      	ldr	r3, [r7, #4]
    1596:	681b      	ldr	r3, [r3, #0]
    1598:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    159a:	687b      	ldr	r3, [r7, #4]
    159c:	681b      	ldr	r3, [r3, #0]
    159e:	681a      	ldr	r2, [r3, #0]
    15a0:	687b      	ldr	r3, [r7, #4]
    15a2:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    15a4:	68fb      	ldr	r3, [r7, #12]
    15a6:	e000      	b.n	15aa <list_remove_head+0x26>
	}

	return NULL;
    15a8:	2300      	movs	r3, #0
}
    15aa:	4618      	mov	r0, r3
    15ac:	3714      	adds	r7, #20
    15ae:	46bd      	mov	sp, r7
    15b0:	f85d 7b04 	ldr.w	r7, [sp], #4
    15b4:	4770      	bx	lr
	...

000015b8 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
    15b8:	b480      	push	{r7}
    15ba:	b083      	sub	sp, #12
    15bc:	af00      	add	r7, sp, #0
    15be:	4603      	mov	r3, r0
    15c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    15c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    15c6:	2b00      	cmp	r3, #0
    15c8:	db0c      	blt.n	15e4 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    15ca:	4909      	ldr	r1, [pc, #36]	; (15f0 <__NVIC_SetPendingIRQ+0x38>)
    15cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    15d0:	095b      	lsrs	r3, r3, #5
    15d2:	88fa      	ldrh	r2, [r7, #6]
    15d4:	f002 021f 	and.w	r2, r2, #31
    15d8:	2001      	movs	r0, #1
    15da:	fa00 f202 	lsl.w	r2, r0, r2
    15de:	3340      	adds	r3, #64	; 0x40
    15e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    15e4:	bf00      	nop
    15e6:	370c      	adds	r7, #12
    15e8:	46bd      	mov	sp, r7
    15ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    15ee:	4770      	bx	lr
    15f0:	e000e100 	.word	0xe000e100

000015f4 <_irq_set>:

/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
    15f4:	b580      	push	{r7, lr}
    15f6:	b082      	sub	sp, #8
    15f8:	af00      	add	r7, sp, #0
    15fa:	4603      	mov	r3, r0
    15fc:	71fb      	strb	r3, [r7, #7]
	NVIC_SetPendingIRQ((IRQn_Type)n);
    15fe:	79fb      	ldrb	r3, [r7, #7]
    1600:	b21b      	sxth	r3, r3
    1602:	4618      	mov	r0, r3
    1604:	4b02      	ldr	r3, [pc, #8]	; (1610 <_irq_set+0x1c>)
    1606:	4798      	blx	r3
}
    1608:	bf00      	nop
    160a:	3708      	adds	r7, #8
    160c:	46bd      	mov	sp, r7
    160e:	bd80      	pop	{r7, pc}
    1610:	000015b9 	.word	0x000015b9

00001614 <_get_cycles_for_us_internal>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
    1614:	b480      	push	{r7}
    1616:	b083      	sub	sp, #12
    1618:	af00      	add	r7, sp, #0
    161a:	4603      	mov	r3, r0
    161c:	6039      	str	r1, [r7, #0]
    161e:	80fb      	strh	r3, [r7, #6]
    1620:	4613      	mov	r3, r2
    1622:	717b      	strb	r3, [r7, #5]
	switch (power) {
    1624:	797b      	ldrb	r3, [r7, #5]
    1626:	3b04      	subs	r3, #4
    1628:	2b05      	cmp	r3, #5
    162a:	d865      	bhi.n	16f8 <_get_cycles_for_us_internal+0xe4>
    162c:	a201      	add	r2, pc, #4	; (adr r2, 1634 <_get_cycles_for_us_internal+0x20>)
    162e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1632:	bf00      	nop
    1634:	000016d9 	.word	0x000016d9
    1638:	000016bb 	.word	0x000016bb
    163c:	0000169d 	.word	0x0000169d
    1640:	0000167f 	.word	0x0000167f
    1644:	0000165f 	.word	0x0000165f
    1648:	0000164d 	.word	0x0000164d
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    164c:	88fb      	ldrh	r3, [r7, #6]
    164e:	683a      	ldr	r2, [r7, #0]
    1650:	4931      	ldr	r1, [pc, #196]	; (1718 <_get_cycles_for_us_internal+0x104>)
    1652:	fba1 1202 	umull	r1, r2, r1, r2
    1656:	0c92      	lsrs	r2, r2, #18
    1658:	fb02 f303 	mul.w	r3, r2, r3
    165c:	e056      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	case 8:
		return (us * (freq / 100000) - 1) / 10 + 1;
    165e:	88fb      	ldrh	r3, [r7, #6]
    1660:	683a      	ldr	r2, [r7, #0]
    1662:	0952      	lsrs	r2, r2, #5
    1664:	492d      	ldr	r1, [pc, #180]	; (171c <_get_cycles_for_us_internal+0x108>)
    1666:	fba1 1202 	umull	r1, r2, r1, r2
    166a:	09d2      	lsrs	r2, r2, #7
    166c:	fb02 f303 	mul.w	r3, r2, r3
    1670:	3b01      	subs	r3, #1
    1672:	4a2b      	ldr	r2, [pc, #172]	; (1720 <_get_cycles_for_us_internal+0x10c>)
    1674:	fba2 2303 	umull	r2, r3, r2, r3
    1678:	08db      	lsrs	r3, r3, #3
    167a:	3301      	adds	r3, #1
    167c:	e046      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	case 7:
		return (us * (freq / 10000) - 1) / 100 + 1;
    167e:	88fb      	ldrh	r3, [r7, #6]
    1680:	683a      	ldr	r2, [r7, #0]
    1682:	4928      	ldr	r1, [pc, #160]	; (1724 <_get_cycles_for_us_internal+0x110>)
    1684:	fba1 1202 	umull	r1, r2, r1, r2
    1688:	0b52      	lsrs	r2, r2, #13
    168a:	fb02 f303 	mul.w	r3, r2, r3
    168e:	3b01      	subs	r3, #1
    1690:	4a25      	ldr	r2, [pc, #148]	; (1728 <_get_cycles_for_us_internal+0x114>)
    1692:	fba2 2303 	umull	r2, r3, r2, r3
    1696:	095b      	lsrs	r3, r3, #5
    1698:	3301      	adds	r3, #1
    169a:	e037      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	case 6:
		return (us * (freq / 1000) - 1) / 1000 + 1;
    169c:	88fb      	ldrh	r3, [r7, #6]
    169e:	683a      	ldr	r2, [r7, #0]
    16a0:	4922      	ldr	r1, [pc, #136]	; (172c <_get_cycles_for_us_internal+0x118>)
    16a2:	fba1 1202 	umull	r1, r2, r1, r2
    16a6:	0992      	lsrs	r2, r2, #6
    16a8:	fb02 f303 	mul.w	r3, r2, r3
    16ac:	3b01      	subs	r3, #1
    16ae:	4a1f      	ldr	r2, [pc, #124]	; (172c <_get_cycles_for_us_internal+0x118>)
    16b0:	fba2 2303 	umull	r2, r3, r2, r3
    16b4:	099b      	lsrs	r3, r3, #6
    16b6:	3301      	adds	r3, #1
    16b8:	e028      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	case 5:
		return (us * (freq / 100) - 1) / 10000 + 1;
    16ba:	88fb      	ldrh	r3, [r7, #6]
    16bc:	683a      	ldr	r2, [r7, #0]
    16be:	491a      	ldr	r1, [pc, #104]	; (1728 <_get_cycles_for_us_internal+0x114>)
    16c0:	fba1 1202 	umull	r1, r2, r1, r2
    16c4:	0952      	lsrs	r2, r2, #5
    16c6:	fb02 f303 	mul.w	r3, r2, r3
    16ca:	3b01      	subs	r3, #1
    16cc:	4a15      	ldr	r2, [pc, #84]	; (1724 <_get_cycles_for_us_internal+0x110>)
    16ce:	fba2 2303 	umull	r2, r3, r2, r3
    16d2:	0b5b      	lsrs	r3, r3, #13
    16d4:	3301      	adds	r3, #1
    16d6:	e019      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	case 4:
		return (us * (freq / 10) - 1) / 100000 + 1;
    16d8:	88fb      	ldrh	r3, [r7, #6]
    16da:	683a      	ldr	r2, [r7, #0]
    16dc:	4910      	ldr	r1, [pc, #64]	; (1720 <_get_cycles_for_us_internal+0x10c>)
    16de:	fba1 1202 	umull	r1, r2, r1, r2
    16e2:	08d2      	lsrs	r2, r2, #3
    16e4:	fb02 f303 	mul.w	r3, r2, r3
    16e8:	3b01      	subs	r3, #1
    16ea:	095b      	lsrs	r3, r3, #5
    16ec:	4a0b      	ldr	r2, [pc, #44]	; (171c <_get_cycles_for_us_internal+0x108>)
    16ee:	fba2 2303 	umull	r2, r3, r2, r3
    16f2:	09db      	lsrs	r3, r3, #7
    16f4:	3301      	adds	r3, #1
    16f6:	e009      	b.n	170c <_get_cycles_for_us_internal+0xf8>
	default:
		return (us * freq - 1) / 1000000 + 1;
    16f8:	88fb      	ldrh	r3, [r7, #6]
    16fa:	683a      	ldr	r2, [r7, #0]
    16fc:	fb02 f303 	mul.w	r3, r2, r3
    1700:	3b01      	subs	r3, #1
    1702:	4a05      	ldr	r2, [pc, #20]	; (1718 <_get_cycles_for_us_internal+0x104>)
    1704:	fba2 2303 	umull	r2, r3, r2, r3
    1708:	0c9b      	lsrs	r3, r3, #18
    170a:	3301      	adds	r3, #1
	}
}
    170c:	4618      	mov	r0, r3
    170e:	370c      	adds	r7, #12
    1710:	46bd      	mov	sp, r7
    1712:	f85d 7b04 	ldr.w	r7, [sp], #4
    1716:	4770      	bx	lr
    1718:	431bde83 	.word	0x431bde83
    171c:	0a7c5ac5 	.word	0x0a7c5ac5
    1720:	cccccccd 	.word	0xcccccccd
    1724:	d1b71759 	.word	0xd1b71759
    1728:	51eb851f 	.word	0x51eb851f
    172c:	10624dd3 	.word	0x10624dd3

00001730 <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
    1730:	b580      	push	{r7, lr}
    1732:	b082      	sub	sp, #8
    1734:	af00      	add	r7, sp, #0
    1736:	4603      	mov	r3, r0
    1738:	80fb      	strh	r3, [r7, #6]
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
    173a:	88fb      	ldrh	r3, [r7, #6]
    173c:	2208      	movs	r2, #8
    173e:	4904      	ldr	r1, [pc, #16]	; (1750 <_get_cycles_for_us+0x20>)
    1740:	4618      	mov	r0, r3
    1742:	4b04      	ldr	r3, [pc, #16]	; (1754 <_get_cycles_for_us+0x24>)
    1744:	4798      	blx	r3
    1746:	4603      	mov	r3, r0
}
    1748:	4618      	mov	r0, r3
    174a:	3708      	adds	r7, #8
    174c:	46bd      	mov	sp, r7
    174e:	bd80      	pop	{r7, pc}
    1750:	00b71b00 	.word	0x00b71b00
    1754:	00001615 	.word	0x00001615

00001758 <_get_cycles_for_ms_internal>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
    1758:	b480      	push	{r7}
    175a:	b083      	sub	sp, #12
    175c:	af00      	add	r7, sp, #0
    175e:	4603      	mov	r3, r0
    1760:	6039      	str	r1, [r7, #0]
    1762:	80fb      	strh	r3, [r7, #6]
    1764:	4613      	mov	r3, r2
    1766:	717b      	strb	r3, [r7, #5]
	switch (power) {
    1768:	797b      	ldrb	r3, [r7, #5]
    176a:	3b04      	subs	r3, #4
    176c:	2b05      	cmp	r3, #5
    176e:	d85d      	bhi.n	182c <_get_cycles_for_ms_internal+0xd4>
    1770:	a201      	add	r2, pc, #4	; (adr r2, 1778 <_get_cycles_for_ms_internal+0x20>)
    1772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1776:	bf00      	nop
    1778:	0000180f 	.word	0x0000180f
    177c:	000017f1 	.word	0x000017f1
    1780:	000017df 	.word	0x000017df
    1784:	000017c5 	.word	0x000017c5
    1788:	000017ab 	.word	0x000017ab
    178c:	00001791 	.word	0x00001791
	case 9:
		return (ms * (freq / 1000000)) * 1000;
    1790:	88fb      	ldrh	r3, [r7, #6]
    1792:	683a      	ldr	r2, [r7, #0]
    1794:	492d      	ldr	r1, [pc, #180]	; (184c <_get_cycles_for_ms_internal+0xf4>)
    1796:	fba1 1202 	umull	r1, r2, r1, r2
    179a:	0c92      	lsrs	r2, r2, #18
    179c:	fb02 f303 	mul.w	r3, r2, r3
    17a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    17a4:	fb02 f303 	mul.w	r3, r2, r3
    17a8:	e04a      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	case 8:
		return (ms * (freq / 100000)) * 100;
    17aa:	88fb      	ldrh	r3, [r7, #6]
    17ac:	683a      	ldr	r2, [r7, #0]
    17ae:	0952      	lsrs	r2, r2, #5
    17b0:	4927      	ldr	r1, [pc, #156]	; (1850 <_get_cycles_for_ms_internal+0xf8>)
    17b2:	fba1 1202 	umull	r1, r2, r1, r2
    17b6:	09d2      	lsrs	r2, r2, #7
    17b8:	fb02 f303 	mul.w	r3, r2, r3
    17bc:	2264      	movs	r2, #100	; 0x64
    17be:	fb02 f303 	mul.w	r3, r2, r3
    17c2:	e03d      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	case 7:
		return (ms * (freq / 10000)) * 10;
    17c4:	88fb      	ldrh	r3, [r7, #6]
    17c6:	683a      	ldr	r2, [r7, #0]
    17c8:	4922      	ldr	r1, [pc, #136]	; (1854 <_get_cycles_for_ms_internal+0xfc>)
    17ca:	fba1 1202 	umull	r1, r2, r1, r2
    17ce:	0b52      	lsrs	r2, r2, #13
    17d0:	fb02 f203 	mul.w	r2, r2, r3
    17d4:	4613      	mov	r3, r2
    17d6:	009b      	lsls	r3, r3, #2
    17d8:	4413      	add	r3, r2
    17da:	005b      	lsls	r3, r3, #1
    17dc:	e030      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	case 6:
		return (ms * (freq / 1000));
    17de:	88fb      	ldrh	r3, [r7, #6]
    17e0:	683a      	ldr	r2, [r7, #0]
    17e2:	491d      	ldr	r1, [pc, #116]	; (1858 <_get_cycles_for_ms_internal+0x100>)
    17e4:	fba1 1202 	umull	r1, r2, r1, r2
    17e8:	0992      	lsrs	r2, r2, #6
    17ea:	fb02 f303 	mul.w	r3, r2, r3
    17ee:	e027      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	case 5:
		return (ms * (freq / 100) - 1) / 10 + 1;
    17f0:	88fb      	ldrh	r3, [r7, #6]
    17f2:	683a      	ldr	r2, [r7, #0]
    17f4:	4919      	ldr	r1, [pc, #100]	; (185c <_get_cycles_for_ms_internal+0x104>)
    17f6:	fba1 1202 	umull	r1, r2, r1, r2
    17fa:	0952      	lsrs	r2, r2, #5
    17fc:	fb02 f303 	mul.w	r3, r2, r3
    1800:	3b01      	subs	r3, #1
    1802:	4a17      	ldr	r2, [pc, #92]	; (1860 <_get_cycles_for_ms_internal+0x108>)
    1804:	fba2 2303 	umull	r2, r3, r2, r3
    1808:	08db      	lsrs	r3, r3, #3
    180a:	3301      	adds	r3, #1
    180c:	e018      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	case 4:
		return (ms * (freq / 10) - 1) / 100 + 1;
    180e:	88fb      	ldrh	r3, [r7, #6]
    1810:	683a      	ldr	r2, [r7, #0]
    1812:	4913      	ldr	r1, [pc, #76]	; (1860 <_get_cycles_for_ms_internal+0x108>)
    1814:	fba1 1202 	umull	r1, r2, r1, r2
    1818:	08d2      	lsrs	r2, r2, #3
    181a:	fb02 f303 	mul.w	r3, r2, r3
    181e:	3b01      	subs	r3, #1
    1820:	4a0e      	ldr	r2, [pc, #56]	; (185c <_get_cycles_for_ms_internal+0x104>)
    1822:	fba2 2303 	umull	r2, r3, r2, r3
    1826:	095b      	lsrs	r3, r3, #5
    1828:	3301      	adds	r3, #1
    182a:	e009      	b.n	1840 <_get_cycles_for_ms_internal+0xe8>
	default:
		return (ms * freq - 1) / 1000 + 1;
    182c:	88fb      	ldrh	r3, [r7, #6]
    182e:	683a      	ldr	r2, [r7, #0]
    1830:	fb02 f303 	mul.w	r3, r2, r3
    1834:	3b01      	subs	r3, #1
    1836:	4a08      	ldr	r2, [pc, #32]	; (1858 <_get_cycles_for_ms_internal+0x100>)
    1838:	fba2 2303 	umull	r2, r3, r2, r3
    183c:	099b      	lsrs	r3, r3, #6
    183e:	3301      	adds	r3, #1
	}
}
    1840:	4618      	mov	r0, r3
    1842:	370c      	adds	r7, #12
    1844:	46bd      	mov	sp, r7
    1846:	f85d 7b04 	ldr.w	r7, [sp], #4
    184a:	4770      	bx	lr
    184c:	431bde83 	.word	0x431bde83
    1850:	0a7c5ac5 	.word	0x0a7c5ac5
    1854:	d1b71759 	.word	0xd1b71759
    1858:	10624dd3 	.word	0x10624dd3
    185c:	51eb851f 	.word	0x51eb851f
    1860:	cccccccd 	.word	0xcccccccd

00001864 <_get_cycles_for_ms>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
    1864:	b580      	push	{r7, lr}
    1866:	b082      	sub	sp, #8
    1868:	af00      	add	r7, sp, #0
    186a:	4603      	mov	r3, r0
    186c:	80fb      	strh	r3, [r7, #6]
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
    186e:	88fb      	ldrh	r3, [r7, #6]
    1870:	2208      	movs	r2, #8
    1872:	4904      	ldr	r1, [pc, #16]	; (1884 <_get_cycles_for_ms+0x20>)
    1874:	4618      	mov	r0, r3
    1876:	4b04      	ldr	r3, [pc, #16]	; (1888 <_get_cycles_for_ms+0x24>)
    1878:	4798      	blx	r3
    187a:	4603      	mov	r3, r0
}
    187c:	4618      	mov	r0, r3
    187e:	3708      	adds	r7, #8
    1880:	46bd      	mov	sp, r7
    1882:	bd80      	pop	{r7, pc}
    1884:	00b71b00 	.word	0x00b71b00
    1888:	00001759 	.word	0x00001759

0000188c <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    188c:	b480      	push	{r7}
    188e:	b083      	sub	sp, #12
    1890:	af00      	add	r7, sp, #0
    1892:	6078      	str	r0, [r7, #4]
    1894:	460b      	mov	r3, r1
    1896:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1898:	687b      	ldr	r3, [r7, #4]
    189a:	881b      	ldrh	r3, [r3, #0]
    189c:	b29a      	uxth	r2, r3
    189e:	887b      	ldrh	r3, [r7, #2]
    18a0:	021b      	lsls	r3, r3, #8
    18a2:	b29b      	uxth	r3, r3
    18a4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    18a8:	b29b      	uxth	r3, r3
    18aa:	4313      	orrs	r3, r2
    18ac:	b29a      	uxth	r2, r3
    18ae:	687b      	ldr	r3, [r7, #4]
    18b0:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    18b2:	bf00      	nop
    18b4:	370c      	adds	r7, #12
    18b6:	46bd      	mov	sp, r7
    18b8:	f85d 7b04 	ldr.w	r7, [sp], #4
    18bc:	4770      	bx	lr
	...

000018c0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    18c0:	b580      	push	{r7, lr}
    18c2:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    18c4:	2105      	movs	r1, #5
    18c6:	4808      	ldr	r0, [pc, #32]	; (18e8 <_init_chip+0x28>)
    18c8:	4b08      	ldr	r3, [pc, #32]	; (18ec <_init_chip+0x2c>)
    18ca:	4798      	blx	r3

	_osc32kctrl_init_sources();
    18cc:	4b08      	ldr	r3, [pc, #32]	; (18f0 <_init_chip+0x30>)
    18ce:	4798      	blx	r3
	_oscctrl_init_sources();
    18d0:	4b08      	ldr	r3, [pc, #32]	; (18f4 <_init_chip+0x34>)
    18d2:	4798      	blx	r3
	_mclk_init();
    18d4:	4b08      	ldr	r3, [pc, #32]	; (18f8 <_init_chip+0x38>)
    18d6:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    18d8:	4b08      	ldr	r3, [pc, #32]	; (18fc <_init_chip+0x3c>)
    18da:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    18dc:	f640 70ff 	movw	r0, #4095	; 0xfff
    18e0:	4b07      	ldr	r3, [pc, #28]	; (1900 <_init_chip+0x40>)
    18e2:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    18e4:	bf00      	nop
    18e6:	bd80      	pop	{r7, pc}
    18e8:	41004000 	.word	0x41004000
    18ec:	0000188d 	.word	0x0000188d
    18f0:	00001ab9 	.word	0x00001ab9
    18f4:	00001ced 	.word	0x00001ced
    18f8:	000019d9 	.word	0x000019d9
    18fc:	00001d55 	.word	0x00001d55
    1900:	00001959 	.word	0x00001959

00001904 <hri_gclk_wait_for_sync>:
{
    1904:	b480      	push	{r7}
    1906:	b083      	sub	sp, #12
    1908:	af00      	add	r7, sp, #0
    190a:	6078      	str	r0, [r7, #4]
    190c:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    190e:	bf00      	nop
    1910:	687b      	ldr	r3, [r7, #4]
    1912:	685a      	ldr	r2, [r3, #4]
    1914:	683b      	ldr	r3, [r7, #0]
    1916:	4013      	ands	r3, r2
    1918:	2b00      	cmp	r3, #0
    191a:	d1f9      	bne.n	1910 <hri_gclk_wait_for_sync+0xc>
}
    191c:	bf00      	nop
    191e:	370c      	adds	r7, #12
    1920:	46bd      	mov	sp, r7
    1922:	f85d 7b04 	ldr.w	r7, [sp], #4
    1926:	4770      	bx	lr

00001928 <hri_gclk_write_GENCTRL_reg>:
{
    1928:	b580      	push	{r7, lr}
    192a:	b084      	sub	sp, #16
    192c:	af00      	add	r7, sp, #0
    192e:	60f8      	str	r0, [r7, #12]
    1930:	460b      	mov	r3, r1
    1932:	607a      	str	r2, [r7, #4]
    1934:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1936:	7afa      	ldrb	r2, [r7, #11]
    1938:	68fb      	ldr	r3, [r7, #12]
    193a:	3208      	adds	r2, #8
    193c:	6879      	ldr	r1, [r7, #4]
    193e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    1942:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    1946:	68f8      	ldr	r0, [r7, #12]
    1948:	4b02      	ldr	r3, [pc, #8]	; (1954 <hri_gclk_write_GENCTRL_reg+0x2c>)
    194a:	4798      	blx	r3
}
    194c:	bf00      	nop
    194e:	3710      	adds	r7, #16
    1950:	46bd      	mov	sp, r7
    1952:	bd80      	pop	{r7, pc}
    1954:	00001905 	.word	0x00001905

00001958 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    1958:	b580      	push	{r7, lr}
    195a:	b082      	sub	sp, #8
    195c:	af00      	add	r7, sp, #0
    195e:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1960:	687b      	ldr	r3, [r7, #4]
    1962:	f003 0301 	and.w	r3, r3, #1
    1966:	2b00      	cmp	r3, #0
    1968:	d004      	beq.n	1974 <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    196a:	4a0e      	ldr	r2, [pc, #56]	; (19a4 <_gclk_init_generators_by_fref+0x4c>)
    196c:	2100      	movs	r1, #0
    196e:	480e      	ldr	r0, [pc, #56]	; (19a8 <_gclk_init_generators_by_fref+0x50>)
    1970:	4b0e      	ldr	r3, [pc, #56]	; (19ac <_gclk_init_generators_by_fref+0x54>)
    1972:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    1974:	687b      	ldr	r3, [r7, #4]
    1976:	f003 0302 	and.w	r3, r3, #2
    197a:	2b00      	cmp	r3, #0
    197c:	d004      	beq.n	1988 <_gclk_init_generators_by_fref+0x30>
		hri_gclk_write_GENCTRL_reg(
    197e:	4a0c      	ldr	r2, [pc, #48]	; (19b0 <_gclk_init_generators_by_fref+0x58>)
    1980:	2101      	movs	r1, #1
    1982:	4809      	ldr	r0, [pc, #36]	; (19a8 <_gclk_init_generators_by_fref+0x50>)
    1984:	4b09      	ldr	r3, [pc, #36]	; (19ac <_gclk_init_generators_by_fref+0x54>)
    1986:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    1988:	687b      	ldr	r3, [r7, #4]
    198a:	f003 0308 	and.w	r3, r3, #8
    198e:	2b00      	cmp	r3, #0
    1990:	d004      	beq.n	199c <_gclk_init_generators_by_fref+0x44>
		hri_gclk_write_GENCTRL_reg(
    1992:	4a08      	ldr	r2, [pc, #32]	; (19b4 <_gclk_init_generators_by_fref+0x5c>)
    1994:	2103      	movs	r1, #3
    1996:	4804      	ldr	r0, [pc, #16]	; (19a8 <_gclk_init_generators_by_fref+0x50>)
    1998:	4b04      	ldr	r3, [pc, #16]	; (19ac <_gclk_init_generators_by_fref+0x54>)
    199a:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    199c:	bf00      	nop
    199e:	3708      	adds	r7, #8
    19a0:	46bd      	mov	sp, r7
    19a2:	bd80      	pop	{r7, pc}
    19a4:	00010901 	.word	0x00010901
    19a8:	40001c00 	.word	0x40001c00
    19ac:	00001929 	.word	0x00001929
    19b0:	00010101 	.word	0x00010101
    19b4:	00010105 	.word	0x00010105

000019b8 <hri_mclk_write_CPUDIV_reg>:
{
    19b8:	b480      	push	{r7}
    19ba:	b083      	sub	sp, #12
    19bc:	af00      	add	r7, sp, #0
    19be:	6078      	str	r0, [r7, #4]
    19c0:	460b      	mov	r3, r1
    19c2:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    19c4:	687b      	ldr	r3, [r7, #4]
    19c6:	78fa      	ldrb	r2, [r7, #3]
    19c8:	715a      	strb	r2, [r3, #5]
}
    19ca:	bf00      	nop
    19cc:	370c      	adds	r7, #12
    19ce:	46bd      	mov	sp, r7
    19d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    19d4:	4770      	bx	lr
	...

000019d8 <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    19d8:	b580      	push	{r7, lr}
    19da:	b082      	sub	sp, #8
    19dc:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    19de:	4b05      	ldr	r3, [pc, #20]	; (19f4 <_mclk_init+0x1c>)
    19e0:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    19e2:	2101      	movs	r1, #1
    19e4:	6878      	ldr	r0, [r7, #4]
    19e6:	4b04      	ldr	r3, [pc, #16]	; (19f8 <_mclk_init+0x20>)
    19e8:	4798      	blx	r3
}
    19ea:	bf00      	nop
    19ec:	3708      	adds	r7, #8
    19ee:	46bd      	mov	sp, r7
    19f0:	bd80      	pop	{r7, pc}
    19f2:	bf00      	nop
    19f4:	40000800 	.word	0x40000800
    19f8:	000019b9 	.word	0x000019b9

000019fc <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    19fc:	b480      	push	{r7}
    19fe:	b083      	sub	sp, #12
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    1a04:	460b      	mov	r3, r1
    1a06:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    1a08:	687b      	ldr	r3, [r7, #4]
    1a0a:	78fa      	ldrb	r2, [r7, #3]
    1a0c:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a0e:	bf00      	nop
    1a10:	370c      	adds	r7, #12
    1a12:	46bd      	mov	sp, r7
    1a14:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a18:	4770      	bx	lr

00001a1a <hri_osc32kctrl_write_XOSC32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
    1a1a:	b480      	push	{r7}
    1a1c:	b083      	sub	sp, #12
    1a1e:	af00      	add	r7, sp, #0
    1a20:	6078      	str	r0, [r7, #4]
    1a22:	460b      	mov	r3, r1
    1a24:	807b      	strh	r3, [r7, #2]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	887a      	ldrh	r2, [r7, #2]
    1a2a:	829a      	strh	r2, [r3, #20]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a2c:	bf00      	nop
    1a2e:	370c      	adds	r7, #12
    1a30:	46bd      	mov	sp, r7
    1a32:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a36:	4770      	bx	lr

00001a38 <hri_osc32kctrl_write_CFDCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
    1a38:	b480      	push	{r7}
    1a3a:	b083      	sub	sp, #12
    1a3c:	af00      	add	r7, sp, #0
    1a3e:	6078      	str	r0, [r7, #4]
    1a40:	460b      	mov	r3, r1
    1a42:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    1a44:	687b      	ldr	r3, [r7, #4]
    1a46:	78fa      	ldrb	r2, [r7, #3]
    1a48:	759a      	strb	r2, [r3, #22]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a4a:	bf00      	nop
    1a4c:	370c      	adds	r7, #12
    1a4e:	46bd      	mov	sp, r7
    1a50:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a54:	4770      	bx	lr

00001a56 <hri_osc32kctrl_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
    1a56:	b480      	push	{r7}
    1a58:	b083      	sub	sp, #12
    1a5a:	af00      	add	r7, sp, #0
    1a5c:	6078      	str	r0, [r7, #4]
    1a5e:	460b      	mov	r3, r1
    1a60:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    1a62:	687b      	ldr	r3, [r7, #4]
    1a64:	78fa      	ldrb	r2, [r7, #3]
    1a66:	75da      	strb	r2, [r3, #23]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a68:	bf00      	nop
    1a6a:	370c      	adds	r7, #12
    1a6c:	46bd      	mov	sp, r7
    1a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a72:	4770      	bx	lr

00001a74 <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    1a74:	b480      	push	{r7}
    1a76:	b085      	sub	sp, #20
    1a78:	af00      	add	r7, sp, #0
    1a7a:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    1a7c:	687b      	ldr	r3, [r7, #4]
    1a7e:	69db      	ldr	r3, [r3, #28]
    1a80:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    1a82:	68fb      	ldr	r3, [r7, #12]
    1a84:	0a1b      	lsrs	r3, r3, #8
    1a86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    1a8a:	60fb      	str	r3, [r7, #12]
	return tmp;
    1a8c:	68fb      	ldr	r3, [r7, #12]
}
    1a8e:	4618      	mov	r0, r3
    1a90:	3714      	adds	r7, #20
    1a92:	46bd      	mov	sp, r7
    1a94:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a98:	4770      	bx	lr

00001a9a <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    1a9a:	b480      	push	{r7}
    1a9c:	b083      	sub	sp, #12
    1a9e:	af00      	add	r7, sp, #0
    1aa0:	6078      	str	r0, [r7, #4]
    1aa2:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    1aa4:	687b      	ldr	r3, [r7, #4]
    1aa6:	683a      	ldr	r2, [r7, #0]
    1aa8:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1aaa:	bf00      	nop
    1aac:	370c      	adds	r7, #12
    1aae:	46bd      	mov	sp, r7
    1ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ab4:	4770      	bx	lr
	...

00001ab8 <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    1ab8:	b580      	push	{r7, lr}
    1aba:	b082      	sub	sp, #8
    1abc:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    1abe:	4b13      	ldr	r3, [pc, #76]	; (1b0c <_osc32kctrl_init_sources+0x54>)
    1ac0:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    1ac2:	2300      	movs	r3, #0
    1ac4:	807b      	strh	r3, [r7, #2]

#if CONF_XOSC32K_CONFIG == 1
	hri_osc32kctrl_write_XOSC32K_reg(
    1ac6:	f242 318e 	movw	r1, #9102	; 0x238e
    1aca:	6878      	ldr	r0, [r7, #4]
    1acc:	4b10      	ldr	r3, [pc, #64]	; (1b10 <_osc32kctrl_init_sources+0x58>)
    1ace:	4798      	blx	r3
#ifdef CONF_XOSC32K_CGM
	        OSC32KCTRL_XOSC32K_CGM(CONF_XOSC32K_CGM) |
#endif
	        (CONF_XOSC32K_ENABLE << OSC32KCTRL_XOSC32K_ENABLE_Pos));

	hri_osc32kctrl_write_CFDCTRL_reg(hw, (CONF_XOSC32K_CFDEN << OSC32KCTRL_CFDCTRL_CFDEN_Pos));
    1ad0:	2100      	movs	r1, #0
    1ad2:	6878      	ldr	r0, [r7, #4]
    1ad4:	4b0f      	ldr	r3, [pc, #60]	; (1b14 <_osc32kctrl_init_sources+0x5c>)
    1ad6:	4798      	blx	r3

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
    1ad8:	2100      	movs	r1, #0
    1ada:	6878      	ldr	r0, [r7, #4]
    1adc:	4b0e      	ldr	r3, [pc, #56]	; (1b18 <_osc32kctrl_init_sources+0x60>)
    1ade:	4798      	blx	r3
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    1ae0:	6878      	ldr	r0, [r7, #4]
    1ae2:	4b0e      	ldr	r3, [pc, #56]	; (1b1c <_osc32kctrl_init_sources+0x64>)
    1ae4:	4798      	blx	r3
    1ae6:	4603      	mov	r3, r0
    1ae8:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    1aea:	887b      	ldrh	r3, [r7, #2]
    1aec:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    1aee:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    1af2:	4619      	mov	r1, r3
    1af4:	6878      	ldr	r0, [r7, #4]
    1af6:	4b0a      	ldr	r3, [pc, #40]	; (1b20 <_osc32kctrl_init_sources+0x68>)
    1af8:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    1afa:	2101      	movs	r1, #1
    1afc:	6878      	ldr	r0, [r7, #4]
    1afe:	4b09      	ldr	r3, [pc, #36]	; (1b24 <_osc32kctrl_init_sources+0x6c>)
    1b00:	4798      	blx	r3
	(void)calib;
}
    1b02:	bf00      	nop
    1b04:	3708      	adds	r7, #8
    1b06:	46bd      	mov	sp, r7
    1b08:	bd80      	pop	{r7, pc}
    1b0a:	bf00      	nop
    1b0c:	40001400 	.word	0x40001400
    1b10:	00001a1b 	.word	0x00001a1b
    1b14:	00001a39 	.word	0x00001a39
    1b18:	00001a57 	.word	0x00001a57
    1b1c:	00001a75 	.word	0x00001a75
    1b20:	00001a9b 	.word	0x00001a9b
    1b24:	000019fd 	.word	0x000019fd

00001b28 <hri_oscctrl_wait_for_sync>:
	return ((OscctrlDpll *)hw)->DPLLSYNCBUSY.reg & reg;
}

static inline void hri_oscctrl_wait_for_sync(const void *const hw, uint8_t submodule_index,
                                             hri_oscctrl_dpllsyncbusy_reg_t reg)
{
    1b28:	b480      	push	{r7}
    1b2a:	b085      	sub	sp, #20
    1b2c:	af00      	add	r7, sp, #0
    1b2e:	60f8      	str	r0, [r7, #12]
    1b30:	460b      	mov	r3, r1
    1b32:	607a      	str	r2, [r7, #4]
    1b34:	72fb      	strb	r3, [r7, #11]
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    1b36:	bf00      	nop
    1b38:	7afa      	ldrb	r2, [r7, #11]
    1b3a:	68f9      	ldr	r1, [r7, #12]
    1b3c:	4613      	mov	r3, r2
    1b3e:	009b      	lsls	r3, r3, #2
    1b40:	4413      	add	r3, r2
    1b42:	009b      	lsls	r3, r3, #2
    1b44:	440b      	add	r3, r1
    1b46:	333c      	adds	r3, #60	; 0x3c
    1b48:	681a      	ldr	r2, [r3, #0]
    1b4a:	687b      	ldr	r3, [r7, #4]
    1b4c:	4013      	ands	r3, r2
    1b4e:	2b00      	cmp	r3, #0
    1b50:	d1f2      	bne.n	1b38 <hri_oscctrl_wait_for_sync+0x10>
	};
}
    1b52:	bf00      	nop
    1b54:	3714      	adds	r7, #20
    1b56:	46bd      	mov	sp, r7
    1b58:	f85d 7b04 	ldr.w	r7, [sp], #4
    1b5c:	4770      	bx	lr

00001b5e <hri_oscctrl_get_DPLLSTATUS_LOCK_bit>:
{
	return ((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg;
}

static inline bool hri_oscctrl_get_DPLLSTATUS_LOCK_bit(const void *const hw, uint8_t submodule_index)
{
    1b5e:	b480      	push	{r7}
    1b60:	b083      	sub	sp, #12
    1b62:	af00      	add	r7, sp, #0
    1b64:	6078      	str	r0, [r7, #4]
    1b66:	460b      	mov	r3, r1
    1b68:	70fb      	strb	r3, [r7, #3]
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    1b6a:	78fa      	ldrb	r2, [r7, #3]
    1b6c:	6879      	ldr	r1, [r7, #4]
    1b6e:	4613      	mov	r3, r2
    1b70:	009b      	lsls	r3, r3, #2
    1b72:	4413      	add	r3, r2
    1b74:	009b      	lsls	r3, r3, #2
    1b76:	440b      	add	r3, r1
    1b78:	3340      	adds	r3, #64	; 0x40
    1b7a:	681b      	ldr	r3, [r3, #0]
	       >> OSCCTRL_DPLLSTATUS_LOCK_Pos;
    1b7c:	f003 0301 	and.w	r3, r3, #1
    1b80:	2b00      	cmp	r3, #0
    1b82:	bf14      	ite	ne
    1b84:	2301      	movne	r3, #1
    1b86:	2300      	moveq	r3, #0
    1b88:	b2db      	uxtb	r3, r3
}
    1b8a:	4618      	mov	r0, r3
    1b8c:	370c      	adds	r7, #12
    1b8e:	46bd      	mov	sp, r7
    1b90:	f85d 7b04 	ldr.w	r7, [sp], #4
    1b94:	4770      	bx	lr

00001b96 <hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit>:

static inline bool hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(const void *const hw, uint8_t submodule_index)
{
    1b96:	b480      	push	{r7}
    1b98:	b083      	sub	sp, #12
    1b9a:	af00      	add	r7, sp, #0
    1b9c:	6078      	str	r0, [r7, #4]
    1b9e:	460b      	mov	r3, r1
    1ba0:	70fb      	strb	r3, [r7, #3]
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    1ba2:	78fa      	ldrb	r2, [r7, #3]
    1ba4:	6879      	ldr	r1, [r7, #4]
    1ba6:	4613      	mov	r3, r2
    1ba8:	009b      	lsls	r3, r3, #2
    1baa:	4413      	add	r3, r2
    1bac:	009b      	lsls	r3, r3, #2
    1bae:	440b      	add	r3, r1
    1bb0:	3340      	adds	r3, #64	; 0x40
    1bb2:	681b      	ldr	r3, [r3, #0]
	       >> OSCCTRL_DPLLSTATUS_CLKRDY_Pos;
    1bb4:	085b      	lsrs	r3, r3, #1
    1bb6:	f003 0301 	and.w	r3, r3, #1
    1bba:	2b00      	cmp	r3, #0
    1bbc:	bf14      	ite	ne
    1bbe:	2301      	movne	r3, #1
    1bc0:	2300      	moveq	r3, #0
    1bc2:	b2db      	uxtb	r3, r3
}
    1bc4:	4618      	mov	r0, r3
    1bc6:	370c      	adds	r7, #12
    1bc8:	46bd      	mov	sp, r7
    1bca:	f85d 7b04 	ldr.w	r7, [sp], #4
    1bce:	4770      	bx	lr

00001bd0 <hri_oscctrl_write_DPLLCTRLA_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllctrla_reg_t data)
{
    1bd0:	b580      	push	{r7, lr}
    1bd2:	b082      	sub	sp, #8
    1bd4:	af00      	add	r7, sp, #0
    1bd6:	6078      	str	r0, [r7, #4]
    1bd8:	460b      	mov	r3, r1
    1bda:	70fb      	strb	r3, [r7, #3]
    1bdc:	4613      	mov	r3, r2
    1bde:	70bb      	strb	r3, [r7, #2]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    1be0:	78fa      	ldrb	r2, [r7, #3]
    1be2:	6879      	ldr	r1, [r7, #4]
    1be4:	4613      	mov	r3, r2
    1be6:	009b      	lsls	r3, r3, #2
    1be8:	4413      	add	r3, r2
    1bea:	009b      	lsls	r3, r3, #2
    1bec:	440b      	add	r3, r1
    1bee:	3330      	adds	r3, #48	; 0x30
    1bf0:	78ba      	ldrb	r2, [r7, #2]
    1bf2:	701a      	strb	r2, [r3, #0]
	hri_oscctrl_wait_for_sync(hw, submodule_index, OSCCTRL_DPLLSYNCBUSY_ENABLE);
    1bf4:	78fb      	ldrb	r3, [r7, #3]
    1bf6:	2202      	movs	r2, #2
    1bf8:	4619      	mov	r1, r3
    1bfa:	6878      	ldr	r0, [r7, #4]
    1bfc:	4b02      	ldr	r3, [pc, #8]	; (1c08 <hri_oscctrl_write_DPLLCTRLA_reg+0x38>)
    1bfe:	4798      	blx	r3
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1c00:	bf00      	nop
    1c02:	3708      	adds	r7, #8
    1c04:	46bd      	mov	sp, r7
    1c06:	bd80      	pop	{r7, pc}
    1c08:	00001b29 	.word	0x00001b29

00001c0c <hri_oscctrl_write_DPLLRATIO_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLRATIO_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllratio_reg_t data)
{
    1c0c:	b580      	push	{r7, lr}
    1c0e:	b084      	sub	sp, #16
    1c10:	af00      	add	r7, sp, #0
    1c12:	60f8      	str	r0, [r7, #12]
    1c14:	460b      	mov	r3, r1
    1c16:	607a      	str	r2, [r7, #4]
    1c18:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    1c1a:	7afa      	ldrb	r2, [r7, #11]
    1c1c:	68f9      	ldr	r1, [r7, #12]
    1c1e:	4613      	mov	r3, r2
    1c20:	009b      	lsls	r3, r3, #2
    1c22:	4413      	add	r3, r2
    1c24:	009b      	lsls	r3, r3, #2
    1c26:	440b      	add	r3, r1
    1c28:	3334      	adds	r3, #52	; 0x34
    1c2a:	687a      	ldr	r2, [r7, #4]
    1c2c:	601a      	str	r2, [r3, #0]
	hri_oscctrl_wait_for_sync(hw, submodule_index, OSCCTRL_DPLLSYNCBUSY_MASK);
    1c2e:	7afb      	ldrb	r3, [r7, #11]
    1c30:	2206      	movs	r2, #6
    1c32:	4619      	mov	r1, r3
    1c34:	68f8      	ldr	r0, [r7, #12]
    1c36:	4b03      	ldr	r3, [pc, #12]	; (1c44 <hri_oscctrl_write_DPLLRATIO_reg+0x38>)
    1c38:	4798      	blx	r3
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1c3a:	bf00      	nop
    1c3c:	3710      	adds	r7, #16
    1c3e:	46bd      	mov	sp, r7
    1c40:	bd80      	pop	{r7, pc}
    1c42:	bf00      	nop
    1c44:	00001b29 	.word	0x00001b29

00001c48 <hri_oscctrl_write_DPLLCTRLB_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLCTRLB_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllctrlb_reg_t data)
{
    1c48:	b480      	push	{r7}
    1c4a:	b085      	sub	sp, #20
    1c4c:	af00      	add	r7, sp, #0
    1c4e:	60f8      	str	r0, [r7, #12]
    1c50:	460b      	mov	r3, r1
    1c52:	607a      	str	r2, [r7, #4]
    1c54:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    1c56:	7afa      	ldrb	r2, [r7, #11]
    1c58:	68f9      	ldr	r1, [r7, #12]
    1c5a:	4613      	mov	r3, r2
    1c5c:	009b      	lsls	r3, r3, #2
    1c5e:	4413      	add	r3, r2
    1c60:	009b      	lsls	r3, r3, #2
    1c62:	440b      	add	r3, r1
    1c64:	3338      	adds	r3, #56	; 0x38
    1c66:	687a      	ldr	r2, [r7, #4]
    1c68:	601a      	str	r2, [r3, #0]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1c6a:	bf00      	nop
    1c6c:	3714      	adds	r7, #20
    1c6e:	46bd      	mov	sp, r7
    1c70:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c74:	4770      	bx	lr

00001c76 <hri_oscctrl_get_STATUS_XOSCRDY0_bit>:
{
	((Oscctrl *)hw)->INTENCLR.reg = mask;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY0_bit(const void *const hw)
{
    1c76:	b480      	push	{r7}
    1c78:	b083      	sub	sp, #12
    1c7a:	af00      	add	r7, sp, #0
    1c7c:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
    1c7e:	687b      	ldr	r3, [r7, #4]
    1c80:	691b      	ldr	r3, [r3, #16]
    1c82:	f003 0301 	and.w	r3, r3, #1
    1c86:	2b00      	cmp	r3, #0
    1c88:	bf14      	ite	ne
    1c8a:	2301      	movne	r3, #1
    1c8c:	2300      	moveq	r3, #0
    1c8e:	b2db      	uxtb	r3, r3
}
    1c90:	4618      	mov	r0, r3
    1c92:	370c      	adds	r7, #12
    1c94:	46bd      	mov	sp, r7
    1c96:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c9a:	4770      	bx	lr

00001c9c <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    1c9c:	b480      	push	{r7}
    1c9e:	b083      	sub	sp, #12
    1ca0:	af00      	add	r7, sp, #0
    1ca2:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    1ca4:	687b      	ldr	r3, [r7, #4]
    1ca6:	691b      	ldr	r3, [r3, #16]
    1ca8:	085b      	lsrs	r3, r3, #1
    1caa:	f003 0301 	and.w	r3, r3, #1
    1cae:	2b00      	cmp	r3, #0
    1cb0:	bf14      	ite	ne
    1cb2:	2301      	movne	r3, #1
    1cb4:	2300      	moveq	r3, #0
    1cb6:	b2db      	uxtb	r3, r3
}
    1cb8:	4618      	mov	r0, r3
    1cba:	370c      	adds	r7, #12
    1cbc:	46bd      	mov	sp, r7
    1cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cc2:	4770      	bx	lr

00001cc4 <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    1cc4:	b480      	push	{r7}
    1cc6:	b085      	sub	sp, #20
    1cc8:	af00      	add	r7, sp, #0
    1cca:	60f8      	str	r0, [r7, #12]
    1ccc:	460b      	mov	r3, r1
    1cce:	607a      	str	r2, [r7, #4]
    1cd0:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    1cd2:	7afb      	ldrb	r3, [r7, #11]
    1cd4:	68fa      	ldr	r2, [r7, #12]
    1cd6:	3304      	adds	r3, #4
    1cd8:	009b      	lsls	r3, r3, #2
    1cda:	4413      	add	r3, r2
    1cdc:	687a      	ldr	r2, [r7, #4]
    1cde:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1ce0:	bf00      	nop
    1ce2:	3714      	adds	r7, #20
    1ce4:	46bd      	mov	sp, r7
    1ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cea:	4770      	bx	lr

00001cec <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    1cec:	b580      	push	{r7, lr}
    1cee:	b082      	sub	sp, #8
    1cf0:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    1cf2:	4b12      	ldr	r3, [pc, #72]	; (1d3c <_oscctrl_init_sources+0x50>)
    1cf4:	607b      	str	r3, [r7, #4]

#if CONF_XOSC0_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    1cf6:	4a12      	ldr	r2, [pc, #72]	; (1d40 <_oscctrl_init_sources+0x54>)
    1cf8:	2100      	movs	r1, #0
    1cfa:	6878      	ldr	r0, [r7, #4]
    1cfc:	4b11      	ldr	r3, [pc, #68]	; (1d44 <_oscctrl_init_sources+0x58>)
    1cfe:	4798      	blx	r3
	        | (CONF_XOSC0_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC0_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC0_CONFIG == 1
#if CONF_XOSC0_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY0_bit(hw))
    1d00:	bf00      	nop
    1d02:	6878      	ldr	r0, [r7, #4]
    1d04:	4b10      	ldr	r3, [pc, #64]	; (1d48 <_oscctrl_init_sources+0x5c>)
    1d06:	4798      	blx	r3
    1d08:	4603      	mov	r3, r0
    1d0a:	f083 0301 	eor.w	r3, r3, #1
    1d0e:	b2db      	uxtb	r3, r3
    1d10:	2b00      	cmp	r3, #0
    1d12:	d1f6      	bne.n	1d02 <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    1d14:	4a0d      	ldr	r2, [pc, #52]	; (1d4c <_oscctrl_init_sources+0x60>)
    1d16:	2101      	movs	r1, #1
    1d18:	6878      	ldr	r0, [r7, #4]
    1d1a:	4b0a      	ldr	r3, [pc, #40]	; (1d44 <_oscctrl_init_sources+0x58>)
    1d1c:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    1d1e:	bf00      	nop
    1d20:	6878      	ldr	r0, [r7, #4]
    1d22:	4b0b      	ldr	r3, [pc, #44]	; (1d50 <_oscctrl_init_sources+0x64>)
    1d24:	4798      	blx	r3
    1d26:	4603      	mov	r3, r0
    1d28:	f083 0301 	eor.w	r3, r3, #1
    1d2c:	b2db      	uxtb	r3, r3
    1d2e:	2b00      	cmp	r3, #0
    1d30:	d1f6      	bne.n	1d20 <_oscctrl_init_sources+0x34>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    1d32:	bf00      	nop
    1d34:	3708      	adds	r7, #8
    1d36:	46bd      	mov	sp, r7
    1d38:	bd80      	pop	{r7, pc}
    1d3a:	bf00      	nop
    1d3c:	40001000 	.word	0x40001000
    1d40:	03002602 	.word	0x03002602
    1d44:	00001cc5 	.word	0x00001cc5
    1d48:	00001c77 	.word	0x00001c77
    1d4c:	03002606 	.word	0x03002606
    1d50:	00001c9d 	.word	0x00001c9d

00001d54 <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    1d54:	b580      	push	{r7, lr}
    1d56:	b082      	sub	sp, #8
    1d58:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    1d5a:	4b15      	ldr	r3, [pc, #84]	; (1db0 <_oscctrl_init_referenced_generators+0x5c>)
    1d5c:	607b      	str	r3, [r7, #4]
#if CONF_FDPLL0_CONFIG == 1
#if CONF_FDPLL0_REFCLK == 0
	hri_gclk_write_PCHCTRL_reg(
	    GCLK, OSCCTRL_GCLK_ID_FDPLL0, (1 << GCLK_PCHCTRL_CHEN_Pos) | GCLK_PCHCTRL_GEN(CONF_FDPLL0_GCLK));
#endif
	hri_oscctrl_write_DPLLRATIO_reg(
    1d5e:	2231      	movs	r2, #49	; 0x31
    1d60:	2100      	movs	r1, #0
    1d62:	6878      	ldr	r0, [r7, #4]
    1d64:	4b13      	ldr	r3, [pc, #76]	; (1db4 <_oscctrl_init_referenced_generators+0x60>)
    1d66:	4798      	blx	r3
	    hw, 0, OSCCTRL_DPLLRATIO_LDRFRAC(CONF_FDPLL0_LDRFRAC) | OSCCTRL_DPLLRATIO_LDR(CONF_FDPLL0_LDR));
	hri_oscctrl_write_DPLLCTRLB_reg(
    1d68:	4a13      	ldr	r2, [pc, #76]	; (1db8 <_oscctrl_init_referenced_generators+0x64>)
    1d6a:	2100      	movs	r1, #0
    1d6c:	6878      	ldr	r0, [r7, #4]
    1d6e:	4b13      	ldr	r3, [pc, #76]	; (1dbc <_oscctrl_init_referenced_generators+0x68>)
    1d70:	4798      	blx	r3
	    OSCCTRL_DPLLCTRLB_DIV(CONF_FDPLL0_DIV) | (CONF_FDPLL0_DCOEN << OSCCTRL_DPLLCTRLB_DCOEN_Pos)
	        | OSCCTRL_DPLLCTRLB_DCOFILTER(CONF_FDPLL0_DCOFILTER)
	        | (CONF_FDPLL0_LBYPASS << OSCCTRL_DPLLCTRLB_LBYPASS_Pos) | OSCCTRL_DPLLCTRLB_LTIME(CONF_FDPLL0_LTIME)
	        | OSCCTRL_DPLLCTRLB_REFCLK(CONF_FDPLL0_REFCLK) | (CONF_FDPLL0_WUF << OSCCTRL_DPLLCTRLB_WUF_Pos)
	        | OSCCTRL_DPLLCTRLB_FILTER(CONF_FDPLL0_FILTER));
	hri_oscctrl_write_DPLLCTRLA_reg(hw,
    1d72:	2202      	movs	r2, #2
    1d74:	2100      	movs	r1, #0
    1d76:	6878      	ldr	r0, [r7, #4]
    1d78:	4b11      	ldr	r3, [pc, #68]	; (1dc0 <_oscctrl_init_referenced_generators+0x6c>)
    1d7a:	4798      	blx	r3
#endif
#endif

#if CONF_FDPLL0_CONFIG == 1
#if CONF_FDPLL0_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 0) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 0)))
    1d7c:	bf00      	nop
    1d7e:	2100      	movs	r1, #0
    1d80:	6878      	ldr	r0, [r7, #4]
    1d82:	4b10      	ldr	r3, [pc, #64]	; (1dc4 <_oscctrl_init_referenced_generators+0x70>)
    1d84:	4798      	blx	r3
    1d86:	4603      	mov	r3, r0
    1d88:	f083 0301 	eor.w	r3, r3, #1
    1d8c:	b2db      	uxtb	r3, r3
    1d8e:	2b00      	cmp	r3, #0
    1d90:	d009      	beq.n	1da6 <_oscctrl_init_referenced_generators+0x52>
    1d92:	2100      	movs	r1, #0
    1d94:	6878      	ldr	r0, [r7, #4]
    1d96:	4b0c      	ldr	r3, [pc, #48]	; (1dc8 <_oscctrl_init_referenced_generators+0x74>)
    1d98:	4798      	blx	r3
    1d9a:	4603      	mov	r3, r0
    1d9c:	f083 0301 	eor.w	r3, r3, #1
    1da0:	b2db      	uxtb	r3, r3
    1da2:	2b00      	cmp	r3, #0
    1da4:	d1eb      	bne.n	1d7e <_oscctrl_init_referenced_generators+0x2a>
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    1da6:	bf00      	nop
    1da8:	3708      	adds	r7, #8
    1daa:	46bd      	mov	sp, r7
    1dac:	bd80      	pop	{r7, pc}
    1dae:	bf00      	nop
    1db0:	40001000 	.word	0x40001000
    1db4:	00001c0d 	.word	0x00001c0d
    1db8:	00020040 	.word	0x00020040
    1dbc:	00001c49 	.word	0x00001c49
    1dc0:	00001bd1 	.word	0x00001bd1
    1dc4:	00001b5f 	.word	0x00001b5f
    1dc8:	00001b97 	.word	0x00001b97

00001dcc <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    1dcc:	b480      	push	{r7}
    1dce:	b083      	sub	sp, #12
    1dd0:	af00      	add	r7, sp, #0
    1dd2:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    1dd4:	687b      	ldr	r3, [r7, #4]
    1dd6:	789b      	ldrb	r3, [r3, #2]
    1dd8:	b2db      	uxtb	r3, r3
}
    1dda:	4618      	mov	r0, r3
    1ddc:	370c      	adds	r7, #12
    1dde:	46bd      	mov	sp, r7
    1de0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1de4:	4770      	bx	lr

00001de6 <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    1de6:	b480      	push	{r7}
    1de8:	b083      	sub	sp, #12
    1dea:	af00      	add	r7, sp, #0
    1dec:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    1dee:	687b      	ldr	r3, [r7, #4]
    1df0:	685b      	ldr	r3, [r3, #4]
}
    1df2:	4618      	mov	r0, r3
    1df4:	370c      	adds	r7, #12
    1df6:	46bd      	mov	sp, r7
    1df8:	f85d 7b04 	ldr.w	r7, [sp], #4
    1dfc:	4770      	bx	lr
	...

00001e00 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    1e00:	b590      	push	{r4, r7, lr}
    1e02:	b083      	sub	sp, #12
    1e04:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    1e06:	4b17      	ldr	r3, [pc, #92]	; (1e64 <RAMECC_Handler+0x64>)
    1e08:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    1e0a:	4817      	ldr	r0, [pc, #92]	; (1e68 <RAMECC_Handler+0x68>)
    1e0c:	4b17      	ldr	r3, [pc, #92]	; (1e6c <RAMECC_Handler+0x6c>)
    1e0e:	4798      	blx	r3
    1e10:	4603      	mov	r3, r0
    1e12:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1e14:	683b      	ldr	r3, [r7, #0]
    1e16:	f003 0302 	and.w	r3, r3, #2
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d00c      	beq.n	1e38 <RAMECC_Handler+0x38>
    1e1e:	687b      	ldr	r3, [r7, #4]
    1e20:	681b      	ldr	r3, [r3, #0]
    1e22:	2b00      	cmp	r3, #0
    1e24:	d008      	beq.n	1e38 <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1e26:	687b      	ldr	r3, [r7, #4]
    1e28:	681c      	ldr	r4, [r3, #0]
    1e2a:	480f      	ldr	r0, [pc, #60]	; (1e68 <RAMECC_Handler+0x68>)
    1e2c:	4b10      	ldr	r3, [pc, #64]	; (1e70 <RAMECC_Handler+0x70>)
    1e2e:	4798      	blx	r3
    1e30:	4603      	mov	r3, r0
    1e32:	4618      	mov	r0, r3
    1e34:	47a0      	blx	r4
    1e36:	e012      	b.n	1e5e <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    1e38:	683b      	ldr	r3, [r7, #0]
    1e3a:	f003 0301 	and.w	r3, r3, #1
    1e3e:	2b00      	cmp	r3, #0
    1e40:	d00c      	beq.n	1e5c <RAMECC_Handler+0x5c>
    1e42:	687b      	ldr	r3, [r7, #4]
    1e44:	685b      	ldr	r3, [r3, #4]
    1e46:	2b00      	cmp	r3, #0
    1e48:	d008      	beq.n	1e5c <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1e4a:	687b      	ldr	r3, [r7, #4]
    1e4c:	685c      	ldr	r4, [r3, #4]
    1e4e:	4806      	ldr	r0, [pc, #24]	; (1e68 <RAMECC_Handler+0x68>)
    1e50:	4b07      	ldr	r3, [pc, #28]	; (1e70 <RAMECC_Handler+0x70>)
    1e52:	4798      	blx	r3
    1e54:	4603      	mov	r3, r0
    1e56:	4618      	mov	r0, r3
    1e58:	47a0      	blx	r4
    1e5a:	e000      	b.n	1e5e <RAMECC_Handler+0x5e>
	} else {
		return;
    1e5c:	bf00      	nop
	}
}
    1e5e:	370c      	adds	r7, #12
    1e60:	46bd      	mov	sp, r7
    1e62:	bd90      	pop	{r4, r7, pc}
    1e64:	200004f4 	.word	0x200004f4
    1e68:	41020000 	.word	0x41020000
    1e6c:	00001dcd 	.word	0x00001dcd
    1e70:	00001de7 	.word	0x00001de7

00001e74 <hri_sercomi2cm_wait_for_sync>:
typedef uint8_t  hri_sercomusart_intflag_reg_t;
typedef uint8_t  hri_sercomusart_rxerrcnt_reg_t;
typedef uint8_t  hri_sercomusart_rxpl_reg_t;

static inline void hri_sercomi2cm_wait_for_sync(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    1e74:	b480      	push	{r7}
    1e76:	b083      	sub	sp, #12
    1e78:	af00      	add	r7, sp, #0
    1e7a:	6078      	str	r0, [r7, #4]
    1e7c:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1e7e:	bf00      	nop
    1e80:	687b      	ldr	r3, [r7, #4]
    1e82:	69da      	ldr	r2, [r3, #28]
    1e84:	683b      	ldr	r3, [r7, #0]
    1e86:	4013      	ands	r3, r2
    1e88:	2b00      	cmp	r3, #0
    1e8a:	d1f9      	bne.n	1e80 <hri_sercomi2cm_wait_for_sync+0xc>
	};
}
    1e8c:	bf00      	nop
    1e8e:	370c      	adds	r7, #12
    1e90:	46bd      	mov	sp, r7
    1e92:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e96:	4770      	bx	lr

00001e98 <hri_sercomi2cm_is_syncing>:

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    1e98:	b480      	push	{r7}
    1e9a:	b083      	sub	sp, #12
    1e9c:	af00      	add	r7, sp, #0
    1e9e:	6078      	str	r0, [r7, #4]
    1ea0:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    1ea2:	687b      	ldr	r3, [r7, #4]
    1ea4:	69da      	ldr	r2, [r3, #28]
    1ea6:	683b      	ldr	r3, [r7, #0]
    1ea8:	4013      	ands	r3, r2
    1eaa:	2b00      	cmp	r3, #0
    1eac:	bf14      	ite	ne
    1eae:	2301      	movne	r3, #1
    1eb0:	2300      	moveq	r3, #0
    1eb2:	b2db      	uxtb	r3, r3
}
    1eb4:	4618      	mov	r0, r3
    1eb6:	370c      	adds	r7, #12
    1eb8:	46bd      	mov	sp, r7
    1eba:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ebe:	4770      	bx	lr

00001ec0 <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1ec0:	b480      	push	{r7}
    1ec2:	b083      	sub	sp, #12
    1ec4:	af00      	add	r7, sp, #0
    1ec6:	6078      	str	r0, [r7, #4]
    1ec8:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1eca:	bf00      	nop
    1ecc:	687b      	ldr	r3, [r7, #4]
    1ece:	69da      	ldr	r2, [r3, #28]
    1ed0:	683b      	ldr	r3, [r7, #0]
    1ed2:	4013      	ands	r3, r2
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d1f9      	bne.n	1ecc <hri_sercomusart_wait_for_sync+0xc>
	};
}
    1ed8:	bf00      	nop
    1eda:	370c      	adds	r7, #12
    1edc:	46bd      	mov	sp, r7
    1ede:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ee2:	4770      	bx	lr

00001ee4 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1ee4:	b480      	push	{r7}
    1ee6:	b083      	sub	sp, #12
    1ee8:	af00      	add	r7, sp, #0
    1eea:	6078      	str	r0, [r7, #4]
    1eec:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1eee:	687b      	ldr	r3, [r7, #4]
    1ef0:	69da      	ldr	r2, [r3, #28]
    1ef2:	683b      	ldr	r3, [r7, #0]
    1ef4:	4013      	ands	r3, r2
    1ef6:	2b00      	cmp	r3, #0
    1ef8:	bf14      	ite	ne
    1efa:	2301      	movne	r3, #1
    1efc:	2300      	moveq	r3, #0
    1efe:	b2db      	uxtb	r3, r3
}
    1f00:	4618      	mov	r0, r3
    1f02:	370c      	adds	r7, #12
    1f04:	46bd      	mov	sp, r7
    1f06:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f0a:	4770      	bx	lr

00001f0c <hri_sercomi2cm_clear_interrupt_MB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) >> SERCOM_I2CM_INTFLAG_MB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_MB_bit(const void *const hw)
{
    1f0c:	b480      	push	{r7}
    1f0e:	b083      	sub	sp, #12
    1f10:	af00      	add	r7, sp, #0
    1f12:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1f14:	687b      	ldr	r3, [r7, #4]
    1f16:	2201      	movs	r2, #1
    1f18:	761a      	strb	r2, [r3, #24]
}
    1f1a:	bf00      	nop
    1f1c:	370c      	adds	r7, #12
    1f1e:	46bd      	mov	sp, r7
    1f20:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f24:	4770      	bx	lr

00001f26 <hri_sercomi2cm_clear_interrupt_SB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) >> SERCOM_I2CM_INTFLAG_SB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_SB_bit(const void *const hw)
{
    1f26:	b480      	push	{r7}
    1f28:	b083      	sub	sp, #12
    1f2a:	af00      	add	r7, sp, #0
    1f2c:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	2202      	movs	r2, #2
    1f32:	761a      	strb	r2, [r3, #24]
}
    1f34:	bf00      	nop
    1f36:	370c      	adds	r7, #12
    1f38:	46bd      	mov	sp, r7
    1f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f3e:	4770      	bx	lr

00001f40 <hri_sercomi2cm_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_sercomi2cm_intflag_reg_t hri_sercomi2cm_read_INTFLAG_reg(const void *const hw)
{
    1f40:	b480      	push	{r7}
    1f42:	b083      	sub	sp, #12
    1f44:	af00      	add	r7, sp, #0
    1f46:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    1f48:	687b      	ldr	r3, [r7, #4]
    1f4a:	7e1b      	ldrb	r3, [r3, #24]
    1f4c:	b2db      	uxtb	r3, r3
}
    1f4e:	4618      	mov	r0, r3
    1f50:	370c      	adds	r7, #12
    1f52:	46bd      	mov	sp, r7
    1f54:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f58:	4770      	bx	lr

00001f5a <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    1f5a:	b480      	push	{r7}
    1f5c:	b083      	sub	sp, #12
    1f5e:	af00      	add	r7, sp, #0
    1f60:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1f62:	687b      	ldr	r3, [r7, #4]
    1f64:	7e1b      	ldrb	r3, [r3, #24]
    1f66:	b2db      	uxtb	r3, r3
    1f68:	f003 0301 	and.w	r3, r3, #1
    1f6c:	2b00      	cmp	r3, #0
    1f6e:	bf14      	ite	ne
    1f70:	2301      	movne	r3, #1
    1f72:	2300      	moveq	r3, #0
    1f74:	b2db      	uxtb	r3, r3
}
    1f76:	4618      	mov	r0, r3
    1f78:	370c      	adds	r7, #12
    1f7a:	46bd      	mov	sp, r7
    1f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f80:	4770      	bx	lr

00001f82 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    1f82:	b480      	push	{r7}
    1f84:	b083      	sub	sp, #12
    1f86:	af00      	add	r7, sp, #0
    1f88:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1f8a:	687b      	ldr	r3, [r7, #4]
    1f8c:	7e1b      	ldrb	r3, [r3, #24]
    1f8e:	b2db      	uxtb	r3, r3
    1f90:	085b      	lsrs	r3, r3, #1
    1f92:	f003 0301 	and.w	r3, r3, #1
    1f96:	2b00      	cmp	r3, #0
    1f98:	bf14      	ite	ne
    1f9a:	2301      	movne	r3, #1
    1f9c:	2300      	moveq	r3, #0
    1f9e:	b2db      	uxtb	r3, r3
}
    1fa0:	4618      	mov	r0, r3
    1fa2:	370c      	adds	r7, #12
    1fa4:	46bd      	mov	sp, r7
    1fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1faa:	4770      	bx	lr

00001fac <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    1fac:	b480      	push	{r7}
    1fae:	b083      	sub	sp, #12
    1fb0:	af00      	add	r7, sp, #0
    1fb2:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1fb4:	687b      	ldr	r3, [r7, #4]
    1fb6:	7e1b      	ldrb	r3, [r3, #24]
    1fb8:	b2db      	uxtb	r3, r3
    1fba:	089b      	lsrs	r3, r3, #2
    1fbc:	f003 0301 	and.w	r3, r3, #1
    1fc0:	2b00      	cmp	r3, #0
    1fc2:	bf14      	ite	ne
    1fc4:	2301      	movne	r3, #1
    1fc6:	2300      	moveq	r3, #0
    1fc8:	b2db      	uxtb	r3, r3
}
    1fca:	4618      	mov	r0, r3
    1fcc:	370c      	adds	r7, #12
    1fce:	46bd      	mov	sp, r7
    1fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1fd4:	4770      	bx	lr
	...

00001fd8 <hri_sercomi2cm_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_I2CM_CTRLA_SWRST) >> SERCOM_I2CM_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_set_CTRLA_ENABLE_bit(const void *const hw)
{
    1fd8:	b580      	push	{r7, lr}
    1fda:	b082      	sub	sp, #8
    1fdc:	af00      	add	r7, sp, #0
    1fde:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1fe0:	687b      	ldr	r3, [r7, #4]
    1fe2:	681b      	ldr	r3, [r3, #0]
    1fe4:	f043 0202 	orr.w	r2, r3, #2
    1fe8:	687b      	ldr	r3, [r7, #4]
    1fea:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    1fec:	2103      	movs	r1, #3
    1fee:	6878      	ldr	r0, [r7, #4]
    1ff0:	4b02      	ldr	r3, [pc, #8]	; (1ffc <hri_sercomi2cm_set_CTRLA_ENABLE_bit+0x24>)
    1ff2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1ff4:	bf00      	nop
    1ff6:	3708      	adds	r7, #8
    1ff8:	46bd      	mov	sp, r7
    1ffa:	bd80      	pop	{r7, pc}
    1ffc:	00001e75 	.word	0x00001e75

00002000 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2000:	b580      	push	{r7, lr}
    2002:	b082      	sub	sp, #8
    2004:	af00      	add	r7, sp, #0
    2006:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    2008:	687b      	ldr	r3, [r7, #4]
    200a:	681b      	ldr	r3, [r3, #0]
    200c:	f023 0202 	bic.w	r2, r3, #2
    2010:	687b      	ldr	r3, [r7, #4]
    2012:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    2014:	2103      	movs	r1, #3
    2016:	6878      	ldr	r0, [r7, #4]
    2018:	4b02      	ldr	r3, [pc, #8]	; (2024 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit+0x24>)
    201a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    201c:	bf00      	nop
    201e:	3708      	adds	r7, #8
    2020:	46bd      	mov	sp, r7
    2022:	bd80      	pop	{r7, pc}
    2024:	00001e75 	.word	0x00001e75

00002028 <hri_sercomi2cm_get_CTRLA_SCLSM_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_MASK);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline bool hri_sercomi2cm_get_CTRLA_SCLSM_bit(const void *const hw)
{
    2028:	b480      	push	{r7}
    202a:	b085      	sub	sp, #20
    202c:	af00      	add	r7, sp, #0
    202e:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    2030:	687b      	ldr	r3, [r7, #4]
    2032:	681b      	ldr	r3, [r3, #0]
    2034:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    2036:	68fb      	ldr	r3, [r7, #12]
    2038:	0edb      	lsrs	r3, r3, #27
    203a:	f003 0301 	and.w	r3, r3, #1
    203e:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    2040:	68fb      	ldr	r3, [r7, #12]
    2042:	2b00      	cmp	r3, #0
    2044:	bf14      	ite	ne
    2046:	2301      	movne	r3, #1
    2048:	2300      	moveq	r3, #0
    204a:	b2db      	uxtb	r3, r3
}
    204c:	4618      	mov	r0, r3
    204e:	3714      	adds	r7, #20
    2050:	46bd      	mov	sp, r7
    2052:	f85d 7b04 	ldr.w	r7, [sp], #4
    2056:	4770      	bx	lr

00002058 <hri_sercomi2cm_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
    2058:	b580      	push	{r7, lr}
    205a:	b084      	sub	sp, #16
    205c:	af00      	add	r7, sp, #0
    205e:	6078      	str	r0, [r7, #4]
    2060:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    2062:	2103      	movs	r1, #3
    2064:	6878      	ldr	r0, [r7, #4]
    2066:	4b07      	ldr	r3, [pc, #28]	; (2084 <hri_sercomi2cm_get_CTRLA_reg+0x2c>)
    2068:	4798      	blx	r3
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    206a:	687b      	ldr	r3, [r7, #4]
    206c:	681b      	ldr	r3, [r3, #0]
    206e:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2070:	68fa      	ldr	r2, [r7, #12]
    2072:	683b      	ldr	r3, [r7, #0]
    2074:	4013      	ands	r3, r2
    2076:	60fb      	str	r3, [r7, #12]
	return tmp;
    2078:	68fb      	ldr	r3, [r7, #12]
}
    207a:	4618      	mov	r0, r3
    207c:	3710      	adds	r7, #16
    207e:	46bd      	mov	sp, r7
    2080:	bd80      	pop	{r7, pc}
    2082:	bf00      	nop
    2084:	00001e75 	.word	0x00001e75

00002088 <hri_sercomi2cm_write_CTRLA_reg>:

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
    2088:	b580      	push	{r7, lr}
    208a:	b082      	sub	sp, #8
    208c:	af00      	add	r7, sp, #0
    208e:	6078      	str	r0, [r7, #4]
    2090:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    2092:	687b      	ldr	r3, [r7, #4]
    2094:	683a      	ldr	r2, [r7, #0]
    2096:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    2098:	2103      	movs	r1, #3
    209a:	6878      	ldr	r0, [r7, #4]
    209c:	4b02      	ldr	r3, [pc, #8]	; (20a8 <hri_sercomi2cm_write_CTRLA_reg+0x20>)
    209e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    20a0:	bf00      	nop
    20a2:	3708      	adds	r7, #8
    20a4:	46bd      	mov	sp, r7
    20a6:	bd80      	pop	{r7, pc}
    20a8:	00001e75 	.word	0x00001e75

000020ac <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    20ac:	b580      	push	{r7, lr}
    20ae:	b082      	sub	sp, #8
    20b0:	af00      	add	r7, sp, #0
    20b2:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    20b4:	687b      	ldr	r3, [r7, #4]
    20b6:	681b      	ldr	r3, [r3, #0]
    20b8:	f043 0202 	orr.w	r2, r3, #2
    20bc:	687b      	ldr	r3, [r7, #4]
    20be:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    20c0:	2103      	movs	r1, #3
    20c2:	6878      	ldr	r0, [r7, #4]
    20c4:	4b02      	ldr	r3, [pc, #8]	; (20d0 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    20c6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    20c8:	bf00      	nop
    20ca:	3708      	adds	r7, #8
    20cc:	46bd      	mov	sp, r7
    20ce:	bd80      	pop	{r7, pc}
    20d0:	00001ec1 	.word	0x00001ec1

000020d4 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    20d4:	b580      	push	{r7, lr}
    20d6:	b082      	sub	sp, #8
    20d8:	af00      	add	r7, sp, #0
    20da:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    20dc:	687b      	ldr	r3, [r7, #4]
    20de:	681b      	ldr	r3, [r3, #0]
    20e0:	f023 0202 	bic.w	r2, r3, #2
    20e4:	687b      	ldr	r3, [r7, #4]
    20e6:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    20e8:	2103      	movs	r1, #3
    20ea:	6878      	ldr	r0, [r7, #4]
    20ec:	4b02      	ldr	r3, [pc, #8]	; (20f8 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    20ee:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    20f0:	bf00      	nop
    20f2:	3708      	adds	r7, #8
    20f4:	46bd      	mov	sp, r7
    20f6:	bd80      	pop	{r7, pc}
    20f8:	00001ec1 	.word	0x00001ec1

000020fc <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    20fc:	b580      	push	{r7, lr}
    20fe:	b084      	sub	sp, #16
    2100:	af00      	add	r7, sp, #0
    2102:	6078      	str	r0, [r7, #4]
    2104:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2106:	2103      	movs	r1, #3
    2108:	6878      	ldr	r0, [r7, #4]
    210a:	4b07      	ldr	r3, [pc, #28]	; (2128 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    210c:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    210e:	687b      	ldr	r3, [r7, #4]
    2110:	681b      	ldr	r3, [r3, #0]
    2112:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2114:	68fa      	ldr	r2, [r7, #12]
    2116:	683b      	ldr	r3, [r7, #0]
    2118:	4013      	ands	r3, r2
    211a:	60fb      	str	r3, [r7, #12]
	return tmp;
    211c:	68fb      	ldr	r3, [r7, #12]
}
    211e:	4618      	mov	r0, r3
    2120:	3710      	adds	r7, #16
    2122:	46bd      	mov	sp, r7
    2124:	bd80      	pop	{r7, pc}
    2126:	bf00      	nop
    2128:	00001ec1 	.word	0x00001ec1

0000212c <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    212c:	b580      	push	{r7, lr}
    212e:	b082      	sub	sp, #8
    2130:	af00      	add	r7, sp, #0
    2132:	6078      	str	r0, [r7, #4]
    2134:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2136:	687b      	ldr	r3, [r7, #4]
    2138:	683a      	ldr	r2, [r7, #0]
    213a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    213c:	2103      	movs	r1, #3
    213e:	6878      	ldr	r0, [r7, #4]
    2140:	4b02      	ldr	r3, [pc, #8]	; (214c <hri_sercomusart_write_CTRLA_reg+0x20>)
    2142:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2144:	bf00      	nop
    2146:	3708      	adds	r7, #8
    2148:	46bd      	mov	sp, r7
    214a:	bd80      	pop	{r7, pc}
    214c:	00001ec1 	.word	0x00001ec1

00002150 <hri_sercomi2cm_set_CTRLB_SMEN_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	return ((Sercom *)hw)->USART.CTRLA.reg;
}

static inline void hri_sercomi2cm_set_CTRLB_SMEN_bit(const void *const hw)
{
    2150:	b580      	push	{r7, lr}
    2152:	b082      	sub	sp, #8
    2154:	af00      	add	r7, sp, #0
    2156:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    2158:	687b      	ldr	r3, [r7, #4]
    215a:	685b      	ldr	r3, [r3, #4]
    215c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    2160:	687b      	ldr	r3, [r7, #4]
    2162:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2164:	2104      	movs	r1, #4
    2166:	6878      	ldr	r0, [r7, #4]
    2168:	4b02      	ldr	r3, [pc, #8]	; (2174 <hri_sercomi2cm_set_CTRLB_SMEN_bit+0x24>)
    216a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    216c:	bf00      	nop
    216e:	3708      	adds	r7, #8
    2170:	46bd      	mov	sp, r7
    2172:	bd80      	pop	{r7, pc}
    2174:	00001e75 	.word	0x00001e75

00002178 <hri_sercomi2cm_clear_CTRLB_SMEN_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_SMEN_bit(const void *const hw)
{
    2178:	b580      	push	{r7, lr}
    217a:	b082      	sub	sp, #8
    217c:	af00      	add	r7, sp, #0
    217e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    2180:	687b      	ldr	r3, [r7, #4]
    2182:	685b      	ldr	r3, [r3, #4]
    2184:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    2188:	687b      	ldr	r3, [r7, #4]
    218a:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    218c:	2104      	movs	r1, #4
    218e:	6878      	ldr	r0, [r7, #4]
    2190:	4b02      	ldr	r3, [pc, #8]	; (219c <hri_sercomi2cm_clear_CTRLB_SMEN_bit+0x24>)
    2192:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2194:	bf00      	nop
    2196:	3708      	adds	r7, #8
    2198:	46bd      	mov	sp, r7
    219a:	bd80      	pop	{r7, pc}
    219c:	00001e75 	.word	0x00001e75

000021a0 <hri_sercomi2cm_set_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_ACKACT_bit(const void *const hw)
{
    21a0:	b580      	push	{r7, lr}
    21a2:	b082      	sub	sp, #8
    21a4:	af00      	add	r7, sp, #0
    21a6:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    21a8:	687b      	ldr	r3, [r7, #4]
    21aa:	685b      	ldr	r3, [r3, #4]
    21ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
    21b0:	687b      	ldr	r3, [r7, #4]
    21b2:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    21b4:	2104      	movs	r1, #4
    21b6:	6878      	ldr	r0, [r7, #4]
    21b8:	4b02      	ldr	r3, [pc, #8]	; (21c4 <hri_sercomi2cm_set_CTRLB_ACKACT_bit+0x24>)
    21ba:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    21bc:	bf00      	nop
    21be:	3708      	adds	r7, #8
    21c0:	46bd      	mov	sp, r7
    21c2:	bd80      	pop	{r7, pc}
    21c4:	00001e75 	.word	0x00001e75

000021c8 <hri_sercomi2cm_clear_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_ACKACT_bit(const void *const hw)
{
    21c8:	b580      	push	{r7, lr}
    21ca:	b082      	sub	sp, #8
    21cc:	af00      	add	r7, sp, #0
    21ce:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    21d0:	687b      	ldr	r3, [r7, #4]
    21d2:	685b      	ldr	r3, [r3, #4]
    21d4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
    21d8:	687b      	ldr	r3, [r7, #4]
    21da:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    21dc:	2104      	movs	r1, #4
    21de:	6878      	ldr	r0, [r7, #4]
    21e0:	4b02      	ldr	r3, [pc, #8]	; (21ec <hri_sercomi2cm_clear_CTRLB_ACKACT_bit+0x24>)
    21e2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    21e4:	bf00      	nop
    21e6:	3708      	adds	r7, #8
    21e8:	46bd      	mov	sp, r7
    21ea:	bd80      	pop	{r7, pc}
    21ec:	00001e75 	.word	0x00001e75

000021f0 <hri_sercomi2cm_set_CTRLB_CMD_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_CMD_bf(const void *const hw, hri_sercomi2cm_ctrlb_reg_t mask)
{
    21f0:	b580      	push	{r7, lr}
    21f2:	b082      	sub	sp, #8
    21f4:	af00      	add	r7, sp, #0
    21f6:	6078      	str	r0, [r7, #4]
    21f8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    21fa:	687b      	ldr	r3, [r7, #4]
    21fc:	685a      	ldr	r2, [r3, #4]
    21fe:	683b      	ldr	r3, [r7, #0]
    2200:	041b      	lsls	r3, r3, #16
    2202:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    2206:	431a      	orrs	r2, r3
    2208:	687b      	ldr	r3, [r7, #4]
    220a:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    220c:	2104      	movs	r1, #4
    220e:	6878      	ldr	r0, [r7, #4]
    2210:	4b02      	ldr	r3, [pc, #8]	; (221c <hri_sercomi2cm_set_CTRLB_CMD_bf+0x2c>)
    2212:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2214:	bf00      	nop
    2216:	3708      	adds	r7, #8
    2218:	46bd      	mov	sp, r7
    221a:	bd80      	pop	{r7, pc}
    221c:	00001e75 	.word	0x00001e75

00002220 <hri_sercomi2cm_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
    2220:	b580      	push	{r7, lr}
    2222:	b082      	sub	sp, #8
    2224:	af00      	add	r7, sp, #0
    2226:	6078      	str	r0, [r7, #4]
    2228:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    222a:	687b      	ldr	r3, [r7, #4]
    222c:	683a      	ldr	r2, [r7, #0]
    222e:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2230:	2104      	movs	r1, #4
    2232:	6878      	ldr	r0, [r7, #4]
    2234:	4b02      	ldr	r3, [pc, #8]	; (2240 <hri_sercomi2cm_write_CTRLB_reg+0x20>)
    2236:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2238:	bf00      	nop
    223a:	3708      	adds	r7, #8
    223c:	46bd      	mov	sp, r7
    223e:	bd80      	pop	{r7, pc}
    2240:	00001e75 	.word	0x00001e75

00002244 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    2244:	b580      	push	{r7, lr}
    2246:	b082      	sub	sp, #8
    2248:	af00      	add	r7, sp, #0
    224a:	6078      	str	r0, [r7, #4]
    224c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    224e:	687b      	ldr	r3, [r7, #4]
    2250:	683a      	ldr	r2, [r7, #0]
    2252:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    2254:	211f      	movs	r1, #31
    2256:	6878      	ldr	r0, [r7, #4]
    2258:	4b02      	ldr	r3, [pc, #8]	; (2264 <hri_sercomusart_write_CTRLB_reg+0x20>)
    225a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    225c:	bf00      	nop
    225e:	3708      	adds	r7, #8
    2260:	46bd      	mov	sp, r7
    2262:	bd80      	pop	{r7, pc}
    2264:	00001ec1 	.word	0x00001ec1

00002268 <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    2268:	b480      	push	{r7}
    226a:	b083      	sub	sp, #12
    226c:	af00      	add	r7, sp, #0
    226e:	6078      	str	r0, [r7, #4]
    2270:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    2272:	687b      	ldr	r3, [r7, #4]
    2274:	683a      	ldr	r2, [r7, #0]
    2276:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2278:	bf00      	nop
    227a:	370c      	adds	r7, #12
    227c:	46bd      	mov	sp, r7
    227e:	f85d 7b04 	ldr.w	r7, [sp], #4
    2282:	4770      	bx	lr

00002284 <hri_sercomi2cm_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
    2284:	b480      	push	{r7}
    2286:	b083      	sub	sp, #12
    2288:	af00      	add	r7, sp, #0
    228a:	6078      	str	r0, [r7, #4]
    228c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    228e:	687b      	ldr	r3, [r7, #4]
    2290:	683a      	ldr	r2, [r7, #0]
    2292:	60da      	str	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2294:	bf00      	nop
    2296:	370c      	adds	r7, #12
    2298:	46bd      	mov	sp, r7
    229a:	f85d 7b04 	ldr.w	r7, [sp], #4
    229e:	4770      	bx	lr

000022a0 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    22a0:	b480      	push	{r7}
    22a2:	b083      	sub	sp, #12
    22a4:	af00      	add	r7, sp, #0
    22a6:	6078      	str	r0, [r7, #4]
    22a8:	460b      	mov	r3, r1
    22aa:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    22ac:	687b      	ldr	r3, [r7, #4]
    22ae:	887a      	ldrh	r2, [r7, #2]
    22b0:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22b2:	bf00      	nop
    22b4:	370c      	adds	r7, #12
    22b6:	46bd      	mov	sp, r7
    22b8:	f85d 7b04 	ldr.w	r7, [sp], #4
    22bc:	4770      	bx	lr

000022be <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    22be:	b480      	push	{r7}
    22c0:	b083      	sub	sp, #12
    22c2:	af00      	add	r7, sp, #0
    22c4:	6078      	str	r0, [r7, #4]
    22c6:	460b      	mov	r3, r1
    22c8:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    22ca:	687b      	ldr	r3, [r7, #4]
    22cc:	78fa      	ldrb	r2, [r7, #3]
    22ce:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22d0:	bf00      	nop
    22d2:	370c      	adds	r7, #12
    22d4:	46bd      	mov	sp, r7
    22d6:	f85d 7b04 	ldr.w	r7, [sp], #4
    22da:	4770      	bx	lr

000022dc <hri_sercomi2cm_write_ADDR_HS_bit>:
	tmp = (tmp & SERCOM_I2CM_ADDR_HS) >> SERCOM_I2CM_ADDR_HS_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
    22dc:	b580      	push	{r7, lr}
    22de:	b084      	sub	sp, #16
    22e0:	af00      	add	r7, sp, #0
    22e2:	6078      	str	r0, [r7, #4]
    22e4:	460b      	mov	r3, r1
    22e6:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    22e8:	687b      	ldr	r3, [r7, #4]
    22ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    22ec:	60fb      	str	r3, [r7, #12]
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    22ee:	68fb      	ldr	r3, [r7, #12]
    22f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    22f4:	60fb      	str	r3, [r7, #12]
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    22f6:	78fb      	ldrb	r3, [r7, #3]
    22f8:	039b      	lsls	r3, r3, #14
    22fa:	461a      	mov	r2, r3
    22fc:	68fb      	ldr	r3, [r7, #12]
    22fe:	4313      	orrs	r3, r2
    2300:	60fb      	str	r3, [r7, #12]
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	68fa      	ldr	r2, [r7, #12]
    2306:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2308:	2104      	movs	r1, #4
    230a:	6878      	ldr	r0, [r7, #4]
    230c:	4b02      	ldr	r3, [pc, #8]	; (2318 <hri_sercomi2cm_write_ADDR_HS_bit+0x3c>)
    230e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2310:	bf00      	nop
    2312:	3710      	adds	r7, #16
    2314:	46bd      	mov	sp, r7
    2316:	bd80      	pop	{r7, pc}
    2318:	00001e75 	.word	0x00001e75

0000231c <hri_sercomi2cm_write_ADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_ADDR_reg(const void *const hw, hri_sercomi2cm_addr_reg_t data)
{
    231c:	b580      	push	{r7, lr}
    231e:	b082      	sub	sp, #8
    2320:	af00      	add	r7, sp, #0
    2322:	6078      	str	r0, [r7, #4]
    2324:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	683a      	ldr	r2, [r7, #0]
    232a:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    232c:	2104      	movs	r1, #4
    232e:	6878      	ldr	r0, [r7, #4]
    2330:	4b02      	ldr	r3, [pc, #8]	; (233c <hri_sercomi2cm_write_ADDR_reg+0x20>)
    2332:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2334:	bf00      	nop
    2336:	3708      	adds	r7, #8
    2338:	46bd      	mov	sp, r7
    233a:	bd80      	pop	{r7, pc}
    233c:	00001e75 	.word	0x00001e75

00002340 <hri_sercomi2cm_read_ADDR_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
    2340:	b580      	push	{r7, lr}
    2342:	b082      	sub	sp, #8
    2344:	af00      	add	r7, sp, #0
    2346:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2348:	2104      	movs	r1, #4
    234a:	6878      	ldr	r0, [r7, #4]
    234c:	4b03      	ldr	r3, [pc, #12]	; (235c <hri_sercomi2cm_read_ADDR_reg+0x1c>)
    234e:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    2350:	687b      	ldr	r3, [r7, #4]
    2352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    2354:	4618      	mov	r0, r3
    2356:	3708      	adds	r7, #8
    2358:	46bd      	mov	sp, r7
    235a:	bd80      	pop	{r7, pc}
    235c:	00001e75 	.word	0x00001e75

00002360 <hri_sercomi2cm_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_DATA_reg(const void *const hw, hri_sercomi2cm_data_reg_t data)
{
    2360:	b580      	push	{r7, lr}
    2362:	b082      	sub	sp, #8
    2364:	af00      	add	r7, sp, #0
    2366:	6078      	str	r0, [r7, #4]
    2368:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.DATA.reg = data;
    236a:	687b      	ldr	r3, [r7, #4]
    236c:	683a      	ldr	r2, [r7, #0]
    236e:	629a      	str	r2, [r3, #40]	; 0x28
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2370:	2104      	movs	r1, #4
    2372:	6878      	ldr	r0, [r7, #4]
    2374:	4b02      	ldr	r3, [pc, #8]	; (2380 <hri_sercomi2cm_write_DATA_reg+0x20>)
    2376:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2378:	bf00      	nop
    237a:	3708      	adds	r7, #8
    237c:	46bd      	mov	sp, r7
    237e:	bd80      	pop	{r7, pc}
    2380:	00001e75 	.word	0x00001e75

00002384 <hri_sercomi2cm_read_DATA_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_data_reg_t hri_sercomi2cm_read_DATA_reg(const void *const hw)
{
    2384:	b580      	push	{r7, lr}
    2386:	b082      	sub	sp, #8
    2388:	af00      	add	r7, sp, #0
    238a:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    238c:	2104      	movs	r1, #4
    238e:	6878      	ldr	r0, [r7, #4]
    2390:	4b03      	ldr	r3, [pc, #12]	; (23a0 <hri_sercomi2cm_read_DATA_reg+0x1c>)
    2392:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    2398:	4618      	mov	r0, r3
    239a:	3708      	adds	r7, #8
    239c:	46bd      	mov	sp, r7
    239e:	bd80      	pop	{r7, pc}
    23a0:	00001e75 	.word	0x00001e75

000023a4 <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    23a4:	b480      	push	{r7}
    23a6:	b083      	sub	sp, #12
    23a8:	af00      	add	r7, sp, #0
    23aa:	6078      	str	r0, [r7, #4]
    23ac:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	683a      	ldr	r2, [r7, #0]
    23b2:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23b4:	bf00      	nop
    23b6:	370c      	adds	r7, #12
    23b8:	46bd      	mov	sp, r7
    23ba:	f85d 7b04 	ldr.w	r7, [sp], #4
    23be:	4770      	bx	lr

000023c0 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    23c0:	b480      	push	{r7}
    23c2:	b083      	sub	sp, #12
    23c4:	af00      	add	r7, sp, #0
    23c6:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    23c8:	687b      	ldr	r3, [r7, #4]
    23ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    23cc:	4618      	mov	r0, r3
    23ce:	370c      	adds	r7, #12
    23d0:	46bd      	mov	sp, r7
    23d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    23d6:	4770      	bx	lr

000023d8 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    23d8:	b480      	push	{r7}
    23da:	b083      	sub	sp, #12
    23dc:	af00      	add	r7, sp, #0
    23de:	6078      	str	r0, [r7, #4]
    23e0:	460b      	mov	r3, r1
    23e2:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    23e4:	687b      	ldr	r3, [r7, #4]
    23e6:	78fa      	ldrb	r2, [r7, #3]
    23e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23ec:	bf00      	nop
    23ee:	370c      	adds	r7, #12
    23f0:	46bd      	mov	sp, r7
    23f2:	f85d 7b04 	ldr.w	r7, [sp], #4
    23f6:	4770      	bx	lr

000023f8 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_BUSSTATE_bf(const void *const hw)
{
    23f8:	b580      	push	{r7, lr}
    23fa:	b082      	sub	sp, #8
    23fc:	af00      	add	r7, sp, #0
    23fe:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2400:	2104      	movs	r1, #4
    2402:	6878      	ldr	r0, [r7, #4]
    2404:	4b06      	ldr	r3, [pc, #24]	; (2420 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf+0x28>)
    2406:	4798      	blx	r3
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    2408:	687b      	ldr	r3, [r7, #4]
    240a:	8b5b      	ldrh	r3, [r3, #26]
    240c:	b29b      	uxth	r3, r3
    240e:	091b      	lsrs	r3, r3, #4
    2410:	b29b      	uxth	r3, r3
    2412:	f003 0303 	and.w	r3, r3, #3
    2416:	b29b      	uxth	r3, r3
}
    2418:	4618      	mov	r0, r3
    241a:	3708      	adds	r7, #8
    241c:	46bd      	mov	sp, r7
    241e:	bd80      	pop	{r7, pc}
    2420:	00001e75 	.word	0x00001e75

00002424 <hri_sercomi2cm_read_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg |= mask;
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
    2424:	b580      	push	{r7, lr}
    2426:	b082      	sub	sp, #8
    2428:	af00      	add	r7, sp, #0
    242a:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    242c:	2104      	movs	r1, #4
    242e:	6878      	ldr	r0, [r7, #4]
    2430:	4b04      	ldr	r3, [pc, #16]	; (2444 <hri_sercomi2cm_read_STATUS_reg+0x20>)
    2432:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    2434:	687b      	ldr	r3, [r7, #4]
    2436:	8b5b      	ldrh	r3, [r3, #26]
    2438:	b29b      	uxth	r3, r3
}
    243a:	4618      	mov	r0, r3
    243c:	3708      	adds	r7, #8
    243e:	46bd      	mov	sp, r7
    2440:	bd80      	pop	{r7, pc}
    2442:	bf00      	nop
    2444:	00001e75 	.word	0x00001e75

00002448 <hri_sercomi2cm_clear_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg ^= mask;
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
    2448:	b580      	push	{r7, lr}
    244a:	b082      	sub	sp, #8
    244c:	af00      	add	r7, sp, #0
    244e:	6078      	str	r0, [r7, #4]
    2450:	460b      	mov	r3, r1
    2452:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    2454:	687b      	ldr	r3, [r7, #4]
    2456:	887a      	ldrh	r2, [r7, #2]
    2458:	835a      	strh	r2, [r3, #26]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    245a:	2104      	movs	r1, #4
    245c:	6878      	ldr	r0, [r7, #4]
    245e:	4b03      	ldr	r3, [pc, #12]	; (246c <hri_sercomi2cm_clear_STATUS_reg+0x24>)
    2460:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2462:	bf00      	nop
    2464:	3708      	adds	r7, #8
    2466:	46bd      	mov	sp, r7
    2468:	bd80      	pop	{r7, pc}
    246a:	bf00      	nop
    246c:	00001e75 	.word	0x00001e75

00002470 <_usart_sync_init>:

/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device, void *const hw)
{
    2470:	b580      	push	{r7, lr}
    2472:	b082      	sub	sp, #8
    2474:	af00      	add	r7, sp, #0
    2476:	6078      	str	r0, [r7, #4]
    2478:	6039      	str	r1, [r7, #0]
	ASSERT(device);
    247a:	687b      	ldr	r3, [r7, #4]
    247c:	2b00      	cmp	r3, #0
    247e:	bf14      	ite	ne
    2480:	2301      	movne	r3, #1
    2482:	2300      	moveq	r3, #0
    2484:	b2db      	uxtb	r3, r3
    2486:	22bb      	movs	r2, #187	; 0xbb
    2488:	4907      	ldr	r1, [pc, #28]	; (24a8 <_usart_sync_init+0x38>)
    248a:	4618      	mov	r0, r3
    248c:	4b07      	ldr	r3, [pc, #28]	; (24ac <_usart_sync_init+0x3c>)
    248e:	4798      	blx	r3

	device->hw = hw;
    2490:	687b      	ldr	r3, [r7, #4]
    2492:	683a      	ldr	r2, [r7, #0]
    2494:	601a      	str	r2, [r3, #0]

	return _usart_init(hw);
    2496:	6838      	ldr	r0, [r7, #0]
    2498:	4b05      	ldr	r3, [pc, #20]	; (24b0 <_usart_sync_init+0x40>)
    249a:	4798      	blx	r3
    249c:	4603      	mov	r3, r0
}
    249e:	4618      	mov	r0, r3
    24a0:	3708      	adds	r7, #8
    24a2:	46bd      	mov	sp, r7
    24a4:	bd80      	pop	{r7, pc}
    24a6:	bf00      	nop
    24a8:	000052cc 	.word	0x000052cc
    24ac:	000014a9 	.word	0x000014a9
    24b0:	00002641 	.word	0x00002641

000024b4 <_usart_sync_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_sync_enable(struct _usart_sync_device *const device)
{
    24b4:	b580      	push	{r7, lr}
    24b6:	b082      	sub	sp, #8
    24b8:	af00      	add	r7, sp, #0
    24ba:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    24bc:	687b      	ldr	r3, [r7, #4]
    24be:	681b      	ldr	r3, [r3, #0]
    24c0:	4618      	mov	r0, r3
    24c2:	4b03      	ldr	r3, [pc, #12]	; (24d0 <_usart_sync_enable+0x1c>)
    24c4:	4798      	blx	r3
}
    24c6:	bf00      	nop
    24c8:	3708      	adds	r7, #8
    24ca:	46bd      	mov	sp, r7
    24cc:	bd80      	pop	{r7, pc}
    24ce:	bf00      	nop
    24d0:	000020ad 	.word	0x000020ad

000024d4 <_usart_sync_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device, uint8_t data)
{
    24d4:	b580      	push	{r7, lr}
    24d6:	b082      	sub	sp, #8
    24d8:	af00      	add	r7, sp, #0
    24da:	6078      	str	r0, [r7, #4]
    24dc:	460b      	mov	r3, r1
    24de:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    24e0:	687b      	ldr	r3, [r7, #4]
    24e2:	681b      	ldr	r3, [r3, #0]
    24e4:	78fa      	ldrb	r2, [r7, #3]
    24e6:	4611      	mov	r1, r2
    24e8:	4618      	mov	r0, r3
    24ea:	4b03      	ldr	r3, [pc, #12]	; (24f8 <_usart_sync_write_byte+0x24>)
    24ec:	4798      	blx	r3
}
    24ee:	bf00      	nop
    24f0:	3708      	adds	r7, #8
    24f2:	46bd      	mov	sp, r7
    24f4:	bd80      	pop	{r7, pc}
    24f6:	bf00      	nop
    24f8:	000023a5 	.word	0x000023a5

000024fc <_usart_sync_read_byte>:

/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
    24fc:	b580      	push	{r7, lr}
    24fe:	b082      	sub	sp, #8
    2500:	af00      	add	r7, sp, #0
    2502:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_read_DATA_reg(device->hw);
    2504:	687b      	ldr	r3, [r7, #4]
    2506:	681b      	ldr	r3, [r3, #0]
    2508:	4618      	mov	r0, r3
    250a:	4b04      	ldr	r3, [pc, #16]	; (251c <_usart_sync_read_byte+0x20>)
    250c:	4798      	blx	r3
    250e:	4603      	mov	r3, r0
    2510:	b2db      	uxtb	r3, r3
}
    2512:	4618      	mov	r0, r3
    2514:	3708      	adds	r7, #8
    2516:	46bd      	mov	sp, r7
    2518:	bd80      	pop	{r7, pc}
    251a:	bf00      	nop
    251c:	000023c1 	.word	0x000023c1

00002520 <_usart_sync_is_ready_to_send>:

/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_ready_to_send(const struct _usart_sync_device *const device)
{
    2520:	b580      	push	{r7, lr}
    2522:	b082      	sub	sp, #8
    2524:	af00      	add	r7, sp, #0
    2526:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    2528:	687b      	ldr	r3, [r7, #4]
    252a:	681b      	ldr	r3, [r3, #0]
    252c:	4618      	mov	r0, r3
    252e:	4b03      	ldr	r3, [pc, #12]	; (253c <_usart_sync_is_ready_to_send+0x1c>)
    2530:	4798      	blx	r3
    2532:	4603      	mov	r3, r0
}
    2534:	4618      	mov	r0, r3
    2536:	3708      	adds	r7, #8
    2538:	46bd      	mov	sp, r7
    253a:	bd80      	pop	{r7, pc}
    253c:	00001f5b 	.word	0x00001f5b

00002540 <_usart_sync_is_transmit_done>:

/**
 * \brief Check if USART transmission complete
 */
bool _usart_sync_is_transmit_done(const struct _usart_sync_device *const device)
{
    2540:	b580      	push	{r7, lr}
    2542:	b082      	sub	sp, #8
    2544:	af00      	add	r7, sp, #0
    2546:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    2548:	687b      	ldr	r3, [r7, #4]
    254a:	681b      	ldr	r3, [r3, #0]
    254c:	4618      	mov	r0, r3
    254e:	4b03      	ldr	r3, [pc, #12]	; (255c <_usart_sync_is_transmit_done+0x1c>)
    2550:	4798      	blx	r3
    2552:	4603      	mov	r3, r0
}
    2554:	4618      	mov	r0, r3
    2556:	3708      	adds	r7, #8
    2558:	46bd      	mov	sp, r7
    255a:	bd80      	pop	{r7, pc}
    255c:	00001f83 	.word	0x00001f83

00002560 <_usart_sync_is_byte_received>:

/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
    2560:	b580      	push	{r7, lr}
    2562:	b082      	sub	sp, #8
    2564:	af00      	add	r7, sp, #0
    2566:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    2568:	687b      	ldr	r3, [r7, #4]
    256a:	681b      	ldr	r3, [r3, #0]
    256c:	4618      	mov	r0, r3
    256e:	4b03      	ldr	r3, [pc, #12]	; (257c <_usart_sync_is_byte_received+0x1c>)
    2570:	4798      	blx	r3
    2572:	4603      	mov	r3, r0
}
    2574:	4618      	mov	r0, r3
    2576:	3708      	adds	r7, #8
    2578:	46bd      	mov	sp, r7
    257a:	bd80      	pop	{r7, pc}
    257c:	00001fad 	.word	0x00001fad

00002580 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    2580:	b4b0      	push	{r4, r5, r7}
    2582:	b08d      	sub	sp, #52	; 0x34
    2584:	af00      	add	r7, sp, #0
    2586:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    2588:	4b13      	ldr	r3, [pc, #76]	; (25d8 <_sercom_get_hardware_index+0x58>)
    258a:	f107 040c 	add.w	r4, r7, #12
    258e:	461d      	mov	r5, r3
    2590:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2592:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2594:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2598:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    259c:	2300      	movs	r3, #0
    259e:	62fb      	str	r3, [r7, #44]	; 0x2c
    25a0:	e010      	b.n	25c4 <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    25a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25a4:	009b      	lsls	r3, r3, #2
    25a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
    25aa:	4413      	add	r3, r2
    25ac:	f853 3c24 	ldr.w	r3, [r3, #-36]
    25b0:	461a      	mov	r2, r3
    25b2:	687b      	ldr	r3, [r7, #4]
    25b4:	429a      	cmp	r2, r3
    25b6:	d102      	bne.n	25be <_sercom_get_hardware_index+0x3e>
			return i;
    25b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25ba:	b2db      	uxtb	r3, r3
    25bc:	e006      	b.n	25cc <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    25be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25c0:	3301      	adds	r3, #1
    25c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    25c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25c6:	2b07      	cmp	r3, #7
    25c8:	d9eb      	bls.n	25a2 <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    25ca:	2300      	movs	r3, #0
}
    25cc:	4618      	mov	r0, r3
    25ce:	3734      	adds	r7, #52	; 0x34
    25d0:	46bd      	mov	sp, r7
    25d2:	bcb0      	pop	{r4, r5, r7}
    25d4:	4770      	bx	lr
    25d6:	bf00      	nop
    25d8:	000052e8 	.word	0x000052e8

000025dc <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    25dc:	b580      	push	{r7, lr}
    25de:	b084      	sub	sp, #16
    25e0:	af00      	add	r7, sp, #0
    25e2:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    25e4:	6878      	ldr	r0, [r7, #4]
    25e6:	4b12      	ldr	r3, [pc, #72]	; (2630 <_get_sercom_index+0x54>)
    25e8:	4798      	blx	r3
    25ea:	4603      	mov	r3, r0
    25ec:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    25ee:	2300      	movs	r3, #0
    25f0:	73fb      	strb	r3, [r7, #15]
    25f2:	e00f      	b.n	2614 <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    25f4:	7bfa      	ldrb	r2, [r7, #15]
    25f6:	490f      	ldr	r1, [pc, #60]	; (2634 <_get_sercom_index+0x58>)
    25f8:	4613      	mov	r3, r2
    25fa:	005b      	lsls	r3, r3, #1
    25fc:	4413      	add	r3, r2
    25fe:	00db      	lsls	r3, r3, #3
    2600:	440b      	add	r3, r1
    2602:	781b      	ldrb	r3, [r3, #0]
    2604:	7bba      	ldrb	r2, [r7, #14]
    2606:	429a      	cmp	r2, r3
    2608:	d101      	bne.n	260e <_get_sercom_index+0x32>
			return i;
    260a:	7bfb      	ldrb	r3, [r7, #15]
    260c:	e00c      	b.n	2628 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    260e:	7bfb      	ldrb	r3, [r7, #15]
    2610:	3301      	adds	r3, #1
    2612:	73fb      	strb	r3, [r7, #15]
    2614:	7bfb      	ldrb	r3, [r7, #15]
    2616:	2b00      	cmp	r3, #0
    2618:	d0ec      	beq.n	25f4 <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    261a:	f240 2247 	movw	r2, #583	; 0x247
    261e:	4906      	ldr	r1, [pc, #24]	; (2638 <_get_sercom_index+0x5c>)
    2620:	2000      	movs	r0, #0
    2622:	4b06      	ldr	r3, [pc, #24]	; (263c <_get_sercom_index+0x60>)
    2624:	4798      	blx	r3
	return 0;
    2626:	2300      	movs	r3, #0
}
    2628:	4618      	mov	r0, r3
    262a:	3710      	adds	r7, #16
    262c:	46bd      	mov	sp, r7
    262e:	bd80      	pop	{r7, pc}
    2630:	00002581 	.word	0x00002581
    2634:	20000000 	.word	0x20000000
    2638:	000052cc 	.word	0x000052cc
    263c:	000014a9 	.word	0x000014a9

00002640 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    2640:	b580      	push	{r7, lr}
    2642:	b084      	sub	sp, #16
    2644:	af00      	add	r7, sp, #0
    2646:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    2648:	6878      	ldr	r0, [r7, #4]
    264a:	4b61      	ldr	r3, [pc, #388]	; (27d0 <_usart_init+0x190>)
    264c:	4798      	blx	r3
    264e:	4603      	mov	r3, r0
    2650:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2652:	2101      	movs	r1, #1
    2654:	6878      	ldr	r0, [r7, #4]
    2656:	4b5f      	ldr	r3, [pc, #380]	; (27d4 <_usart_init+0x194>)
    2658:	4798      	blx	r3
    265a:	4603      	mov	r3, r0
    265c:	f083 0301 	eor.w	r3, r3, #1
    2660:	b2db      	uxtb	r3, r3
    2662:	2b00      	cmp	r3, #0
    2664:	d020      	beq.n	26a8 <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    2666:	7bfa      	ldrb	r2, [r7, #15]
    2668:	495b      	ldr	r1, [pc, #364]	; (27d8 <_usart_init+0x198>)
    266a:	4613      	mov	r3, r2
    266c:	005b      	lsls	r3, r3, #1
    266e:	4413      	add	r3, r2
    2670:	00db      	lsls	r3, r3, #3
    2672:	440b      	add	r3, r1
    2674:	3304      	adds	r3, #4
    2676:	681b      	ldr	r3, [r3, #0]
    2678:	f003 031c 	and.w	r3, r3, #28
    267c:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    267e:	2102      	movs	r1, #2
    2680:	6878      	ldr	r0, [r7, #4]
    2682:	4b56      	ldr	r3, [pc, #344]	; (27dc <_usart_init+0x19c>)
    2684:	4798      	blx	r3
    2686:	4603      	mov	r3, r0
    2688:	2b00      	cmp	r3, #0
    268a:	d006      	beq.n	269a <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    268c:	6878      	ldr	r0, [r7, #4]
    268e:	4b54      	ldr	r3, [pc, #336]	; (27e0 <_usart_init+0x1a0>)
    2690:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    2692:	2102      	movs	r1, #2
    2694:	6878      	ldr	r0, [r7, #4]
    2696:	4b53      	ldr	r3, [pc, #332]	; (27e4 <_usart_init+0x1a4>)
    2698:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    269a:	68bb      	ldr	r3, [r7, #8]
    269c:	f043 0301 	orr.w	r3, r3, #1
    26a0:	4619      	mov	r1, r3
    26a2:	6878      	ldr	r0, [r7, #4]
    26a4:	4b50      	ldr	r3, [pc, #320]	; (27e8 <_usart_init+0x1a8>)
    26a6:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    26a8:	2101      	movs	r1, #1
    26aa:	6878      	ldr	r0, [r7, #4]
    26ac:	4b4d      	ldr	r3, [pc, #308]	; (27e4 <_usart_init+0x1a4>)
    26ae:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    26b0:	7bfa      	ldrb	r2, [r7, #15]
    26b2:	4949      	ldr	r1, [pc, #292]	; (27d8 <_usart_init+0x198>)
    26b4:	4613      	mov	r3, r2
    26b6:	005b      	lsls	r3, r3, #1
    26b8:	4413      	add	r3, r2
    26ba:	00db      	lsls	r3, r3, #3
    26bc:	440b      	add	r3, r1
    26be:	3304      	adds	r3, #4
    26c0:	681b      	ldr	r3, [r3, #0]
    26c2:	4619      	mov	r1, r3
    26c4:	6878      	ldr	r0, [r7, #4]
    26c6:	4b48      	ldr	r3, [pc, #288]	; (27e8 <_usart_init+0x1a8>)
    26c8:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    26ca:	7bfa      	ldrb	r2, [r7, #15]
    26cc:	4942      	ldr	r1, [pc, #264]	; (27d8 <_usart_init+0x198>)
    26ce:	4613      	mov	r3, r2
    26d0:	005b      	lsls	r3, r3, #1
    26d2:	4413      	add	r3, r2
    26d4:	00db      	lsls	r3, r3, #3
    26d6:	440b      	add	r3, r1
    26d8:	3308      	adds	r3, #8
    26da:	681b      	ldr	r3, [r3, #0]
    26dc:	4619      	mov	r1, r3
    26de:	6878      	ldr	r0, [r7, #4]
    26e0:	4b42      	ldr	r3, [pc, #264]	; (27ec <_usart_init+0x1ac>)
    26e2:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    26e4:	7bfa      	ldrb	r2, [r7, #15]
    26e6:	493c      	ldr	r1, [pc, #240]	; (27d8 <_usart_init+0x198>)
    26e8:	4613      	mov	r3, r2
    26ea:	005b      	lsls	r3, r3, #1
    26ec:	4413      	add	r3, r2
    26ee:	00db      	lsls	r3, r3, #3
    26f0:	440b      	add	r3, r1
    26f2:	330c      	adds	r3, #12
    26f4:	681b      	ldr	r3, [r3, #0]
    26f6:	4619      	mov	r1, r3
    26f8:	6878      	ldr	r0, [r7, #4]
    26fa:	4b3d      	ldr	r3, [pc, #244]	; (27f0 <_usart_init+0x1b0>)
    26fc:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    26fe:	7bfa      	ldrb	r2, [r7, #15]
    2700:	4935      	ldr	r1, [pc, #212]	; (27d8 <_usart_init+0x198>)
    2702:	4613      	mov	r3, r2
    2704:	005b      	lsls	r3, r3, #1
    2706:	4413      	add	r3, r2
    2708:	00db      	lsls	r3, r3, #3
    270a:	440b      	add	r3, r1
    270c:	3304      	adds	r3, #4
    270e:	681b      	ldr	r3, [r3, #0]
    2710:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    2714:	2b00      	cmp	r3, #0
    2716:	d10c      	bne.n	2732 <_usart_init+0xf2>
    2718:	7bfa      	ldrb	r2, [r7, #15]
    271a:	492f      	ldr	r1, [pc, #188]	; (27d8 <_usart_init+0x198>)
    271c:	4613      	mov	r3, r2
    271e:	005b      	lsls	r3, r3, #1
    2720:	4413      	add	r3, r2
    2722:	00db      	lsls	r3, r3, #3
    2724:	440b      	add	r3, r1
    2726:	3304      	adds	r3, #4
    2728:	681b      	ldr	r3, [r3, #0]
    272a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    272e:	2b00      	cmp	r3, #0
    2730:	d022      	beq.n	2778 <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2732:	7bfa      	ldrb	r2, [r7, #15]
    2734:	4928      	ldr	r1, [pc, #160]	; (27d8 <_usart_init+0x198>)
    2736:	4613      	mov	r3, r2
    2738:	005b      	lsls	r3, r3, #1
    273a:	4413      	add	r3, r2
    273c:	00db      	lsls	r3, r3, #3
    273e:	440b      	add	r3, r1
    2740:	3310      	adds	r3, #16
    2742:	881b      	ldrh	r3, [r3, #0]
    2744:	f3c3 030c 	ubfx	r3, r3, #0, #13
    2748:	b299      	uxth	r1, r3
    274a:	687a      	ldr	r2, [r7, #4]
    274c:	8993      	ldrh	r3, [r2, #12]
    274e:	f361 030c 	bfi	r3, r1, #0, #13
    2752:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2754:	7bfa      	ldrb	r2, [r7, #15]
    2756:	4920      	ldr	r1, [pc, #128]	; (27d8 <_usart_init+0x198>)
    2758:	4613      	mov	r3, r2
    275a:	005b      	lsls	r3, r3, #1
    275c:	4413      	add	r3, r2
    275e:	00db      	lsls	r3, r3, #3
    2760:	440b      	add	r3, r1
    2762:	3312      	adds	r3, #18
    2764:	781b      	ldrb	r3, [r3, #0]
    2766:	f003 0307 	and.w	r3, r3, #7
    276a:	b2d9      	uxtb	r1, r3
    276c:	687a      	ldr	r2, [r7, #4]
    276e:	8993      	ldrh	r3, [r2, #12]
    2770:	f361 334f 	bfi	r3, r1, #13, #3
    2774:	8193      	strh	r3, [r2, #12]
    2776:	e00c      	b.n	2792 <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2778:	7bfa      	ldrb	r2, [r7, #15]
    277a:	4917      	ldr	r1, [pc, #92]	; (27d8 <_usart_init+0x198>)
    277c:	4613      	mov	r3, r2
    277e:	005b      	lsls	r3, r3, #1
    2780:	4413      	add	r3, r2
    2782:	00db      	lsls	r3, r3, #3
    2784:	440b      	add	r3, r1
    2786:	3310      	adds	r3, #16
    2788:	881b      	ldrh	r3, [r3, #0]
    278a:	4619      	mov	r1, r3
    278c:	6878      	ldr	r0, [r7, #4]
    278e:	4b19      	ldr	r3, [pc, #100]	; (27f4 <_usart_init+0x1b4>)
    2790:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    2792:	7bfa      	ldrb	r2, [r7, #15]
    2794:	4910      	ldr	r1, [pc, #64]	; (27d8 <_usart_init+0x198>)
    2796:	4613      	mov	r3, r2
    2798:	005b      	lsls	r3, r3, #1
    279a:	4413      	add	r3, r2
    279c:	00db      	lsls	r3, r3, #3
    279e:	440b      	add	r3, r1
    27a0:	3313      	adds	r3, #19
    27a2:	781b      	ldrb	r3, [r3, #0]
    27a4:	4619      	mov	r1, r3
    27a6:	6878      	ldr	r0, [r7, #4]
    27a8:	4b13      	ldr	r3, [pc, #76]	; (27f8 <_usart_init+0x1b8>)
    27aa:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    27ac:	7bfa      	ldrb	r2, [r7, #15]
    27ae:	490a      	ldr	r1, [pc, #40]	; (27d8 <_usart_init+0x198>)
    27b0:	4613      	mov	r3, r2
    27b2:	005b      	lsls	r3, r3, #1
    27b4:	4413      	add	r3, r2
    27b6:	00db      	lsls	r3, r3, #3
    27b8:	440b      	add	r3, r1
    27ba:	3314      	adds	r3, #20
    27bc:	781b      	ldrb	r3, [r3, #0]
    27be:	4619      	mov	r1, r3
    27c0:	6878      	ldr	r0, [r7, #4]
    27c2:	4b0e      	ldr	r3, [pc, #56]	; (27fc <_usart_init+0x1bc>)
    27c4:	4798      	blx	r3

	return ERR_NONE;
    27c6:	2300      	movs	r3, #0
}
    27c8:	4618      	mov	r0, r3
    27ca:	3710      	adds	r7, #16
    27cc:	46bd      	mov	sp, r7
    27ce:	bd80      	pop	{r7, pc}
    27d0:	000025dd 	.word	0x000025dd
    27d4:	00001ee5 	.word	0x00001ee5
    27d8:	20000000 	.word	0x20000000
    27dc:	000020fd 	.word	0x000020fd
    27e0:	000020d5 	.word	0x000020d5
    27e4:	00001ec1 	.word	0x00001ec1
    27e8:	0000212d 	.word	0x0000212d
    27ec:	00002245 	.word	0x00002245
    27f0:	00002269 	.word	0x00002269
    27f4:	000022a1 	.word	0x000022a1
    27f8:	000022bf 	.word	0x000022bf
    27fc:	000023d9 	.word	0x000023d9

00002800 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    2800:	b580      	push	{r7, lr}
    2802:	b084      	sub	sp, #16
    2804:	af00      	add	r7, sp, #0
    2806:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2808:	6878      	ldr	r0, [r7, #4]
    280a:	4b13      	ldr	r3, [pc, #76]	; (2858 <_get_i2cm_index+0x58>)
    280c:	4798      	blx	r3
    280e:	4603      	mov	r3, r0
    2810:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    2812:	2300      	movs	r3, #0
    2814:	73fb      	strb	r3, [r7, #15]
    2816:	e010      	b.n	283a <_get_i2cm_index+0x3a>
		if (_i2cms[i].number == sercom_offset) {
    2818:	7bfa      	ldrb	r2, [r7, #15]
    281a:	4910      	ldr	r1, [pc, #64]	; (285c <_get_i2cm_index+0x5c>)
    281c:	4613      	mov	r3, r2
    281e:	005b      	lsls	r3, r3, #1
    2820:	4413      	add	r3, r2
    2822:	00db      	lsls	r3, r3, #3
    2824:	440b      	add	r3, r1
    2826:	781b      	ldrb	r3, [r3, #0]
    2828:	7bba      	ldrb	r2, [r7, #14]
    282a:	429a      	cmp	r2, r3
    282c:	d102      	bne.n	2834 <_get_i2cm_index+0x34>
			return i;
    282e:	f997 300f 	ldrsb.w	r3, [r7, #15]
    2832:	e00d      	b.n	2850 <_get_i2cm_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    2834:	7bfb      	ldrb	r3, [r7, #15]
    2836:	3301      	adds	r3, #1
    2838:	73fb      	strb	r3, [r7, #15]
    283a:	7bfb      	ldrb	r3, [r7, #15]
    283c:	2b00      	cmp	r3, #0
    283e:	d0eb      	beq.n	2818 <_get_i2cm_index+0x18>
		}
	}

	ASSERT(false);
    2840:	f240 32a6 	movw	r2, #934	; 0x3a6
    2844:	4906      	ldr	r1, [pc, #24]	; (2860 <_get_i2cm_index+0x60>)
    2846:	2000      	movs	r0, #0
    2848:	4b06      	ldr	r3, [pc, #24]	; (2864 <_get_i2cm_index+0x64>)
    284a:	4798      	blx	r3
	return -1;
    284c:	f04f 33ff 	mov.w	r3, #4294967295
}
    2850:	4618      	mov	r0, r3
    2852:	3710      	adds	r7, #16
    2854:	46bd      	mov	sp, r7
    2856:	bd80      	pop	{r7, pc}
    2858:	00002581 	.word	0x00002581
    285c:	20000018 	.word	0x20000018
    2860:	000052cc 	.word	0x000052cc
    2864:	000014a9 	.word	0x000014a9

00002868 <_sercom_i2c_send_stop>:

static inline void _sercom_i2c_send_stop(void *const hw)
{
    2868:	b580      	push	{r7, lr}
    286a:	b082      	sub	sp, #8
    286c:	af00      	add	r7, sp, #0
    286e:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_set_CTRLB_CMD_bf(hw, CMD_STOP);
    2870:	2103      	movs	r1, #3
    2872:	6878      	ldr	r0, [r7, #4]
    2874:	4b02      	ldr	r3, [pc, #8]	; (2880 <_sercom_i2c_send_stop+0x18>)
    2876:	4798      	blx	r3
}
    2878:	bf00      	nop
    287a:	3708      	adds	r7, #8
    287c:	46bd      	mov	sp, r7
    287e:	bd80      	pop	{r7, pc}
    2880:	000021f1 	.word	0x000021f1

00002884 <_sercom_i2c_sync_analyse_flags>:

/**
 * \brief SERCOM I2CM analyze hardware status and transfer next byte
 */
static inline int32_t _sercom_i2c_sync_analyse_flags(void *const hw, uint32_t flags, struct _i2c_m_msg *const msg)
{
    2884:	b590      	push	{r4, r7, lr}
    2886:	b087      	sub	sp, #28
    2888:	af00      	add	r7, sp, #0
    288a:	60f8      	str	r0, [r7, #12]
    288c:	60b9      	str	r1, [r7, #8]
    288e:	607a      	str	r2, [r7, #4]
	int      sclsm  = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    2890:	68f8      	ldr	r0, [r7, #12]
    2892:	4b7d      	ldr	r3, [pc, #500]	; (2a88 <_sercom_i2c_sync_analyse_flags+0x204>)
    2894:	4798      	blx	r3
    2896:	4603      	mov	r3, r0
    2898:	617b      	str	r3, [r7, #20]
	uint16_t status = hri_sercomi2cm_read_STATUS_reg(hw);
    289a:	68f8      	ldr	r0, [r7, #12]
    289c:	4b7b      	ldr	r3, [pc, #492]	; (2a8c <_sercom_i2c_sync_analyse_flags+0x208>)
    289e:	4798      	blx	r3
    28a0:	4603      	mov	r3, r0
    28a2:	827b      	strh	r3, [r7, #18]

	if (flags & MB_FLAG) {
    28a4:	68bb      	ldr	r3, [r7, #8]
    28a6:	f003 0301 	and.w	r3, r3, #1
    28aa:	2b00      	cmp	r3, #0
    28ac:	f000 8095 	beq.w	29da <_sercom_i2c_sync_analyse_flags+0x156>
		/* tx error */
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    28b0:	8a7b      	ldrh	r3, [r7, #18]
    28b2:	f003 0302 	and.w	r3, r3, #2
    28b6:	2b00      	cmp	r3, #0
    28b8:	d01d      	beq.n	28f6 <_sercom_i2c_sync_analyse_flags+0x72>
			hri_sercomi2cm_clear_interrupt_MB_bit(hw);
    28ba:	68f8      	ldr	r0, [r7, #12]
    28bc:	4b74      	ldr	r3, [pc, #464]	; (2a90 <_sercom_i2c_sync_analyse_flags+0x20c>)
    28be:	4798      	blx	r3
			msg->flags |= I2C_M_FAIL;
    28c0:	687b      	ldr	r3, [r7, #4]
    28c2:	885b      	ldrh	r3, [r3, #2]
    28c4:	b29b      	uxth	r3, r3
    28c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    28ca:	b29a      	uxth	r2, r3
    28cc:	687b      	ldr	r3, [r7, #4]
    28ce:	805a      	strh	r2, [r3, #2]
			msg->flags &= ~I2C_M_BUSY;
    28d0:	687b      	ldr	r3, [r7, #4]
    28d2:	885b      	ldrh	r3, [r3, #2]
    28d4:	b29b      	uxth	r3, r3
    28d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    28da:	b29a      	uxth	r2, r3
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	805a      	strh	r2, [r3, #2]

			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    28e0:	8a7b      	ldrh	r3, [r7, #18]
    28e2:	f003 0301 	and.w	r3, r3, #1
    28e6:	2b00      	cmp	r3, #0
    28e8:	d002      	beq.n	28f0 <_sercom_i2c_sync_analyse_flags+0x6c>
				return I2C_ERR_BUS;
    28ea:	f06f 0304 	mvn.w	r3, #4
    28ee:	e0c6      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			return I2C_ERR_BAD_ADDRESS;
    28f0:	f06f 0303 	mvn.w	r3, #3
    28f4:	e0c3      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
		} else {
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    28f6:	8a7b      	ldrh	r3, [r7, #18]
    28f8:	f003 0304 	and.w	r3, r3, #4
    28fc:	2b00      	cmp	r3, #0
    28fe:	d01f      	beq.n	2940 <_sercom_i2c_sync_analyse_flags+0xbc>

				/* Slave rejects to receive more data */
				if (msg->len > 0) {
    2900:	687b      	ldr	r3, [r7, #4]
    2902:	685b      	ldr	r3, [r3, #4]
    2904:	2b00      	cmp	r3, #0
    2906:	dd07      	ble.n	2918 <_sercom_i2c_sync_analyse_flags+0x94>
					msg->flags |= I2C_M_FAIL;
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	885b      	ldrh	r3, [r3, #2]
    290c:	b29b      	uxth	r3, r3
    290e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    2912:	b29a      	uxth	r2, r3
    2914:	687b      	ldr	r3, [r7, #4]
    2916:	805a      	strh	r2, [r3, #2]
				}

				if (msg->flags & I2C_M_STOP) {
    2918:	687b      	ldr	r3, [r7, #4]
    291a:	885b      	ldrh	r3, [r3, #2]
    291c:	b29b      	uxth	r3, r3
    291e:	b21b      	sxth	r3, r3
    2920:	2b00      	cmp	r3, #0
    2922:	da02      	bge.n	292a <_sercom_i2c_sync_analyse_flags+0xa6>
					_sercom_i2c_send_stop(hw);
    2924:	68f8      	ldr	r0, [r7, #12]
    2926:	4b5b      	ldr	r3, [pc, #364]	; (2a94 <_sercom_i2c_sync_analyse_flags+0x210>)
    2928:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    292a:	687b      	ldr	r3, [r7, #4]
    292c:	885b      	ldrh	r3, [r3, #2]
    292e:	b29b      	uxth	r3, r3
    2930:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2934:	b29a      	uxth	r2, r3
    2936:	687b      	ldr	r3, [r7, #4]
    2938:	805a      	strh	r2, [r3, #2]

				return I2C_NACK;
    293a:	f06f 0301 	mvn.w	r3, #1
    293e:	e09e      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->flags & I2C_M_TEN) {
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	885b      	ldrh	r3, [r3, #2]
    2944:	b29b      	uxth	r3, r3
    2946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    294a:	2b00      	cmp	r3, #0
    294c:	d01c      	beq.n	2988 <_sercom_i2c_sync_analyse_flags+0x104>
				hri_sercomi2cm_write_ADDR_reg(hw,
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	881b      	ldrh	r3, [r3, #0]
    2952:	121b      	asrs	r3, r3, #8
    2954:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2956:	f003 0406 	and.w	r4, r3, #6
    295a:	68f8      	ldr	r0, [r7, #12]
    295c:	4b4e      	ldr	r3, [pc, #312]	; (2a98 <_sercom_i2c_sync_analyse_flags+0x214>)
    295e:	4798      	blx	r3
    2960:	4603      	mov	r3, r0
    2962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    2966:	4323      	orrs	r3, r4
				hri_sercomi2cm_write_ADDR_reg(hw,
    2968:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    296c:	4619      	mov	r1, r3
    296e:	68f8      	ldr	r0, [r7, #12]
    2970:	4b4a      	ldr	r3, [pc, #296]	; (2a9c <_sercom_i2c_sync_analyse_flags+0x218>)
    2972:	4798      	blx	r3
				msg->flags &= ~I2C_M_TEN;
    2974:	687b      	ldr	r3, [r7, #4]
    2976:	885b      	ldrh	r3, [r3, #2]
    2978:	b29b      	uxth	r3, r3
    297a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    297e:	b29a      	uxth	r2, r3
    2980:	687b      	ldr	r3, [r7, #4]
    2982:	805a      	strh	r2, [r3, #2]

				return I2C_OK;
    2984:	2300      	movs	r3, #0
    2986:	e07a      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->len == 0) {
    2988:	687b      	ldr	r3, [r7, #4]
    298a:	685b      	ldr	r3, [r3, #4]
    298c:	2b00      	cmp	r3, #0
    298e:	d111      	bne.n	29b4 <_sercom_i2c_sync_analyse_flags+0x130>
				if (msg->flags & I2C_M_STOP) {
    2990:	687b      	ldr	r3, [r7, #4]
    2992:	885b      	ldrh	r3, [r3, #2]
    2994:	b29b      	uxth	r3, r3
    2996:	b21b      	sxth	r3, r3
    2998:	2b00      	cmp	r3, #0
    299a:	da02      	bge.n	29a2 <_sercom_i2c_sync_analyse_flags+0x11e>
					_sercom_i2c_send_stop(hw);
    299c:	68f8      	ldr	r0, [r7, #12]
    299e:	4b3d      	ldr	r3, [pc, #244]	; (2a94 <_sercom_i2c_sync_analyse_flags+0x210>)
    29a0:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    29a2:	687b      	ldr	r3, [r7, #4]
    29a4:	885b      	ldrh	r3, [r3, #2]
    29a6:	b29b      	uxth	r3, r3
    29a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    29ac:	b29a      	uxth	r2, r3
    29ae:	687b      	ldr	r3, [r7, #4]
    29b0:	805a      	strh	r2, [r3, #2]
    29b2:	e010      	b.n	29d6 <_sercom_i2c_sync_analyse_flags+0x152>
			} else {
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    29b4:	687b      	ldr	r3, [r7, #4]
    29b6:	689b      	ldr	r3, [r3, #8]
    29b8:	781b      	ldrb	r3, [r3, #0]
    29ba:	4619      	mov	r1, r3
    29bc:	68f8      	ldr	r0, [r7, #12]
    29be:	4b38      	ldr	r3, [pc, #224]	; (2aa0 <_sercom_i2c_sync_analyse_flags+0x21c>)
    29c0:	4798      	blx	r3
				msg->buffer++;
    29c2:	687b      	ldr	r3, [r7, #4]
    29c4:	689b      	ldr	r3, [r3, #8]
    29c6:	1c5a      	adds	r2, r3, #1
    29c8:	687b      	ldr	r3, [r7, #4]
    29ca:	609a      	str	r2, [r3, #8]
				msg->len--;
    29cc:	687b      	ldr	r3, [r7, #4]
    29ce:	685b      	ldr	r3, [r3, #4]
    29d0:	1e5a      	subs	r2, r3, #1
    29d2:	687b      	ldr	r3, [r7, #4]
    29d4:	605a      	str	r2, [r3, #4]
			}

			return I2C_OK;
    29d6:	2300      	movs	r3, #0
    29d8:	e051      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
		}
	} else if (flags & SB_FLAG) {
    29da:	68bb      	ldr	r3, [r7, #8]
    29dc:	f003 0302 	and.w	r3, r3, #2
    29e0:	2b00      	cmp	r3, #0
    29e2:	d04b      	beq.n	2a7c <_sercom_i2c_sync_analyse_flags+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    29e4:	687b      	ldr	r3, [r7, #4]
    29e6:	685b      	ldr	r3, [r3, #4]
    29e8:	2b00      	cmp	r3, #0
    29ea:	d041      	beq.n	2a70 <_sercom_i2c_sync_analyse_flags+0x1ec>
    29ec:	8a7b      	ldrh	r3, [r7, #18]
    29ee:	f003 0304 	and.w	r3, r3, #4
    29f2:	2b00      	cmp	r3, #0
    29f4:	d13c      	bne.n	2a70 <_sercom_i2c_sync_analyse_flags+0x1ec>
			msg->len--;
    29f6:	687b      	ldr	r3, [r7, #4]
    29f8:	685b      	ldr	r3, [r3, #4]
    29fa:	1e5a      	subs	r2, r3, #1
    29fc:	687b      	ldr	r3, [r7, #4]
    29fe:	605a      	str	r2, [r3, #4]

			/* last byte, send nack */
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    2a00:	687b      	ldr	r3, [r7, #4]
    2a02:	685b      	ldr	r3, [r3, #4]
    2a04:	2b00      	cmp	r3, #0
    2a06:	d102      	bne.n	2a0e <_sercom_i2c_sync_analyse_flags+0x18a>
    2a08:	697b      	ldr	r3, [r7, #20]
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	d006      	beq.n	2a1c <_sercom_i2c_sync_analyse_flags+0x198>
    2a0e:	687b      	ldr	r3, [r7, #4]
    2a10:	685b      	ldr	r3, [r3, #4]
    2a12:	2b01      	cmp	r3, #1
    2a14:	d105      	bne.n	2a22 <_sercom_i2c_sync_analyse_flags+0x19e>
    2a16:	697b      	ldr	r3, [r7, #20]
    2a18:	2b00      	cmp	r3, #0
    2a1a:	d002      	beq.n	2a22 <_sercom_i2c_sync_analyse_flags+0x19e>
				hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2a1c:	68f8      	ldr	r0, [r7, #12]
    2a1e:	4b21      	ldr	r3, [pc, #132]	; (2aa4 <_sercom_i2c_sync_analyse_flags+0x220>)
    2a20:	4798      	blx	r3
			}

			if (msg->len == 0) {
    2a22:	687b      	ldr	r3, [r7, #4]
    2a24:	685b      	ldr	r3, [r3, #4]
    2a26:	2b00      	cmp	r3, #0
    2a28:	d113      	bne.n	2a52 <_sercom_i2c_sync_analyse_flags+0x1ce>
				if (msg->flags & I2C_M_STOP) {
    2a2a:	687b      	ldr	r3, [r7, #4]
    2a2c:	885b      	ldrh	r3, [r3, #2]
    2a2e:	b29b      	uxth	r3, r3
    2a30:	b21b      	sxth	r3, r3
    2a32:	2b00      	cmp	r3, #0
    2a34:	da05      	bge.n	2a42 <_sercom_i2c_sync_analyse_flags+0x1be>
					hri_sercomi2cm_clear_CTRLB_SMEN_bit(hw);
    2a36:	68f8      	ldr	r0, [r7, #12]
    2a38:	4b1b      	ldr	r3, [pc, #108]	; (2aa8 <_sercom_i2c_sync_analyse_flags+0x224>)
    2a3a:	4798      	blx	r3
					_sercom_i2c_send_stop(hw);
    2a3c:	68f8      	ldr	r0, [r7, #12]
    2a3e:	4b15      	ldr	r3, [pc, #84]	; (2a94 <_sercom_i2c_sync_analyse_flags+0x210>)
    2a40:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    2a42:	687b      	ldr	r3, [r7, #4]
    2a44:	885b      	ldrh	r3, [r3, #2]
    2a46:	b29b      	uxth	r3, r3
    2a48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2a4c:	b29a      	uxth	r2, r3
    2a4e:	687b      	ldr	r3, [r7, #4]
    2a50:	805a      	strh	r2, [r3, #2]

			/* Accessing DATA.DATA auto-triggers I2C bus operations.
			 * The operation performed depends on the state of
			 * CTRLB.ACKACT, CTRLB.SMEN
			 **/
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    2a52:	687b      	ldr	r3, [r7, #4]
    2a54:	689c      	ldr	r4, [r3, #8]
    2a56:	1c62      	adds	r2, r4, #1
    2a58:	687b      	ldr	r3, [r7, #4]
    2a5a:	609a      	str	r2, [r3, #8]
    2a5c:	68f8      	ldr	r0, [r7, #12]
    2a5e:	4b13      	ldr	r3, [pc, #76]	; (2aac <_sercom_i2c_sync_analyse_flags+0x228>)
    2a60:	4798      	blx	r3
    2a62:	4603      	mov	r3, r0
    2a64:	b2db      	uxtb	r3, r3
    2a66:	7023      	strb	r3, [r4, #0]
		} else {
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
			return I2C_NACK;
		}

		hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    2a68:	68f8      	ldr	r0, [r7, #12]
    2a6a:	4b11      	ldr	r3, [pc, #68]	; (2ab0 <_sercom_i2c_sync_analyse_flags+0x22c>)
    2a6c:	4798      	blx	r3
    2a6e:	e005      	b.n	2a7c <_sercom_i2c_sync_analyse_flags+0x1f8>
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    2a70:	68f8      	ldr	r0, [r7, #12]
    2a72:	4b0f      	ldr	r3, [pc, #60]	; (2ab0 <_sercom_i2c_sync_analyse_flags+0x22c>)
    2a74:	4798      	blx	r3
			return I2C_NACK;
    2a76:	f06f 0301 	mvn.w	r3, #1
    2a7a:	e000      	b.n	2a7e <_sercom_i2c_sync_analyse_flags+0x1fa>
	}

	return I2C_OK;
    2a7c:	2300      	movs	r3, #0
}
    2a7e:	4618      	mov	r0, r3
    2a80:	371c      	adds	r7, #28
    2a82:	46bd      	mov	sp, r7
    2a84:	bd90      	pop	{r4, r7, pc}
    2a86:	bf00      	nop
    2a88:	00002029 	.word	0x00002029
    2a8c:	00002425 	.word	0x00002425
    2a90:	00001f0d 	.word	0x00001f0d
    2a94:	00002869 	.word	0x00002869
    2a98:	00002341 	.word	0x00002341
    2a9c:	0000231d 	.word	0x0000231d
    2aa0:	00002361 	.word	0x00002361
    2aa4:	000021a1 	.word	0x000021a1
    2aa8:	00002179 	.word	0x00002179
    2aac:	00002385 	.word	0x00002385
    2ab0:	00001f27 	.word	0x00001f27

00002ab4 <_i2c_m_sync_init>:
 * \brief Initialize sercom i2c module to use in sync mode
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_init(struct _i2c_m_sync_device *const i2c_dev, void *const hw)
{
    2ab4:	b580      	push	{r7, lr}
    2ab6:	b082      	sub	sp, #8
    2ab8:	af00      	add	r7, sp, #0
    2aba:	6078      	str	r0, [r7, #4]
    2abc:	6039      	str	r1, [r7, #0]
	ASSERT(i2c_dev);
    2abe:	687b      	ldr	r3, [r7, #4]
    2ac0:	2b00      	cmp	r3, #0
    2ac2:	bf14      	ite	ne
    2ac4:	2301      	movne	r3, #1
    2ac6:	2300      	moveq	r3, #0
    2ac8:	b2db      	uxtb	r3, r3
    2aca:	f44f 62a3 	mov.w	r2, #1304	; 0x518
    2ace:	4908      	ldr	r1, [pc, #32]	; (2af0 <_i2c_m_sync_init+0x3c>)
    2ad0:	4618      	mov	r0, r3
    2ad2:	4b08      	ldr	r3, [pc, #32]	; (2af4 <_i2c_m_sync_init+0x40>)
    2ad4:	4798      	blx	r3

	i2c_dev->hw = hw;
    2ad6:	687b      	ldr	r3, [r7, #4]
    2ad8:	683a      	ldr	r2, [r7, #0]
    2ada:	611a      	str	r2, [r3, #16]

	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    2adc:	687b      	ldr	r3, [r7, #4]
    2ade:	6839      	ldr	r1, [r7, #0]
    2ae0:	4618      	mov	r0, r3
    2ae2:	4b05      	ldr	r3, [pc, #20]	; (2af8 <_i2c_m_sync_init+0x44>)
    2ae4:	4798      	blx	r3
    2ae6:	4603      	mov	r3, r0
}
    2ae8:	4618      	mov	r0, r3
    2aea:	3708      	adds	r7, #8
    2aec:	46bd      	mov	sp, r7
    2aee:	bd80      	pop	{r7, pc}
    2af0:	000052cc 	.word	0x000052cc
    2af4:	000014a9 	.word	0x000014a9
    2af8:	00002e71 	.word	0x00002e71

00002afc <_i2c_m_sync_enable>:
 * \brief Enable the i2c master module
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_enable(struct _i2c_m_sync_device *const i2c_dev)
{
    2afc:	b580      	push	{r7, lr}
    2afe:	b082      	sub	sp, #8
    2b00:	af00      	add	r7, sp, #0
    2b02:	6078      	str	r0, [r7, #4]
	ASSERT(i2c_dev);
    2b04:	687b      	ldr	r3, [r7, #4]
    2b06:	2b00      	cmp	r3, #0
    2b08:	bf14      	ite	ne
    2b0a:	2301      	movne	r3, #1
    2b0c:	2300      	moveq	r3, #0
    2b0e:	b2db      	uxtb	r3, r3
    2b10:	f240 5235 	movw	r2, #1333	; 0x535
    2b14:	4906      	ldr	r1, [pc, #24]	; (2b30 <_i2c_m_sync_enable+0x34>)
    2b16:	4618      	mov	r0, r3
    2b18:	4b06      	ldr	r3, [pc, #24]	; (2b34 <_i2c_m_sync_enable+0x38>)
    2b1a:	4798      	blx	r3

	return _i2c_m_enable_implementation(i2c_dev->hw);
    2b1c:	687b      	ldr	r3, [r7, #4]
    2b1e:	691b      	ldr	r3, [r3, #16]
    2b20:	4618      	mov	r0, r3
    2b22:	4b05      	ldr	r3, [pc, #20]	; (2b38 <_i2c_m_sync_enable+0x3c>)
    2b24:	4798      	blx	r3
    2b26:	4603      	mov	r3, r0
}
    2b28:	4618      	mov	r0, r3
    2b2a:	3708      	adds	r7, #8
    2b2c:	46bd      	mov	sp, r7
    2b2e:	bd80      	pop	{r7, pc}
    2b30:	000052cc 	.word	0x000052cc
    2b34:	000014a9 	.word	0x000014a9
    2b38:	00002de5 	.word	0x00002de5

00002b3c <_sercom_i2c_sync_wait_bus>:
 * \return Bus response status.
 * \retval 0 Bus response status OK
 * \retval <0 Bus response fail
 */
inline static int32_t _sercom_i2c_sync_wait_bus(struct _i2c_m_sync_device *const i2c_dev, uint32_t *flags)
{
    2b3c:	b580      	push	{r7, lr}
    2b3e:	b084      	sub	sp, #16
    2b40:	af00      	add	r7, sp, #0
    2b42:	6078      	str	r0, [r7, #4]
    2b44:	6039      	str	r1, [r7, #0]
	uint32_t timeout = 65535;
    2b46:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b4a:	60fb      	str	r3, [r7, #12]
	void *   hw      = i2c_dev->hw;
    2b4c:	687b      	ldr	r3, [r7, #4]
    2b4e:	691b      	ldr	r3, [r3, #16]
    2b50:	60bb      	str	r3, [r7, #8]

	do {
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    2b52:	68b8      	ldr	r0, [r7, #8]
    2b54:	4b0f      	ldr	r3, [pc, #60]	; (2b94 <_sercom_i2c_sync_wait_bus+0x58>)
    2b56:	4798      	blx	r3
    2b58:	4603      	mov	r3, r0
    2b5a:	461a      	mov	r2, r3
    2b5c:	683b      	ldr	r3, [r7, #0]
    2b5e:	601a      	str	r2, [r3, #0]

		if (timeout-- == 0) {
    2b60:	68fb      	ldr	r3, [r7, #12]
    2b62:	1e5a      	subs	r2, r3, #1
    2b64:	60fa      	str	r2, [r7, #12]
    2b66:	2b00      	cmp	r3, #0
    2b68:	d102      	bne.n	2b70 <_sercom_i2c_sync_wait_bus+0x34>
			return I2C_ERR_BUS;
    2b6a:	f06f 0304 	mvn.w	r3, #4
    2b6e:	e00c      	b.n	2b8a <_sercom_i2c_sync_wait_bus+0x4e>
		}
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    2b70:	683b      	ldr	r3, [r7, #0]
    2b72:	681b      	ldr	r3, [r3, #0]
    2b74:	f003 0301 	and.w	r3, r3, #1
    2b78:	2b00      	cmp	r3, #0
    2b7a:	d105      	bne.n	2b88 <_sercom_i2c_sync_wait_bus+0x4c>
    2b7c:	683b      	ldr	r3, [r7, #0]
    2b7e:	681b      	ldr	r3, [r3, #0]
    2b80:	f003 0302 	and.w	r3, r3, #2
    2b84:	2b00      	cmp	r3, #0
    2b86:	d0e4      	beq.n	2b52 <_sercom_i2c_sync_wait_bus+0x16>

	return I2C_OK;
    2b88:	2300      	movs	r3, #0
}
    2b8a:	4618      	mov	r0, r3
    2b8c:	3710      	adds	r7, #16
    2b8e:	46bd      	mov	sp, r7
    2b90:	bd80      	pop	{r7, pc}
    2b92:	bf00      	nop
    2b94:	00001f41 	.word	0x00001f41

00002b98 <_sercom_i2c_sync_send_address>:
 * \brief Send the slave address to bus, which will start the transfer
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
static int32_t _sercom_i2c_sync_send_address(struct _i2c_m_sync_device *const i2c_dev)
{
    2b98:	b590      	push	{r4, r7, lr}
    2b9a:	b087      	sub	sp, #28
    2b9c:	af00      	add	r7, sp, #0
    2b9e:	6078      	str	r0, [r7, #4]
	void *             hw    = i2c_dev->hw;
    2ba0:	687b      	ldr	r3, [r7, #4]
    2ba2:	691b      	ldr	r3, [r3, #16]
    2ba4:	617b      	str	r3, [r7, #20]
	struct _i2c_m_msg *msg   = &i2c_dev->service.msg;
    2ba6:	687b      	ldr	r3, [r7, #4]
    2ba8:	613b      	str	r3, [r7, #16]
	int                sclsm = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    2baa:	6978      	ldr	r0, [r7, #20]
    2bac:	4b39      	ldr	r3, [pc, #228]	; (2c94 <_sercom_i2c_sync_send_address+0xfc>)
    2bae:	4798      	blx	r3
    2bb0:	4603      	mov	r3, r0
    2bb2:	60fb      	str	r3, [r7, #12]
	uint32_t           flags;

	ASSERT(i2c_dev);
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	2b00      	cmp	r3, #0
    2bb8:	bf14      	ite	ne
    2bba:	2301      	movne	r3, #1
    2bbc:	2300      	moveq	r3, #0
    2bbe:	b2db      	uxtb	r3, r3
    2bc0:	f240 52a5 	movw	r2, #1445	; 0x5a5
    2bc4:	4934      	ldr	r1, [pc, #208]	; (2c98 <_sercom_i2c_sync_send_address+0x100>)
    2bc6:	4618      	mov	r0, r3
    2bc8:	4b34      	ldr	r3, [pc, #208]	; (2c9c <_sercom_i2c_sync_send_address+0x104>)
    2bca:	4798      	blx	r3

	if (msg->len == 1 && sclsm) {
    2bcc:	693b      	ldr	r3, [r7, #16]
    2bce:	685b      	ldr	r3, [r3, #4]
    2bd0:	2b01      	cmp	r3, #1
    2bd2:	d106      	bne.n	2be2 <_sercom_i2c_sync_send_address+0x4a>
    2bd4:	68fb      	ldr	r3, [r7, #12]
    2bd6:	2b00      	cmp	r3, #0
    2bd8:	d003      	beq.n	2be2 <_sercom_i2c_sync_send_address+0x4a>
		hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2bda:	6978      	ldr	r0, [r7, #20]
    2bdc:	4b30      	ldr	r3, [pc, #192]	; (2ca0 <_sercom_i2c_sync_send_address+0x108>)
    2bde:	4798      	blx	r3
    2be0:	e002      	b.n	2be8 <_sercom_i2c_sync_send_address+0x50>
	} else {
		hri_sercomi2cm_clear_CTRLB_ACKACT_bit(hw);
    2be2:	6978      	ldr	r0, [r7, #20]
    2be4:	4b2f      	ldr	r3, [pc, #188]	; (2ca4 <_sercom_i2c_sync_send_address+0x10c>)
    2be6:	4798      	blx	r3
	}

	/* ten bit address */
	if (msg->addr & I2C_M_TEN) {
    2be8:	693b      	ldr	r3, [r7, #16]
    2bea:	881b      	ldrh	r3, [r3, #0]
    2bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    2bf0:	2b00      	cmp	r3, #0
    2bf2:	d022      	beq.n	2c3a <_sercom_i2c_sync_send_address+0xa2>
		if (msg->flags & I2C_M_RD) {
    2bf4:	693b      	ldr	r3, [r7, #16]
    2bf6:	885b      	ldrh	r3, [r3, #2]
    2bf8:	b29b      	uxth	r3, r3
    2bfa:	f003 0301 	and.w	r3, r3, #1
    2bfe:	2b00      	cmp	r3, #0
    2c00:	d007      	beq.n	2c12 <_sercom_i2c_sync_send_address+0x7a>
			msg->flags |= I2C_M_TEN;
    2c02:	693b      	ldr	r3, [r7, #16]
    2c04:	885b      	ldrh	r3, [r3, #2]
    2c06:	b29b      	uxth	r3, r3
    2c08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2c0c:	b29a      	uxth	r2, r3
    2c0e:	693b      	ldr	r3, [r7, #16]
    2c10:	805a      	strh	r2, [r3, #2]
		}

		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    2c12:	693b      	ldr	r3, [r7, #16]
    2c14:	881b      	ldrh	r3, [r3, #0]
    2c16:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2c18:	f240 74fe 	movw	r4, #2046	; 0x7fe
    2c1c:	401c      	ands	r4, r3
    2c1e:	6978      	ldr	r0, [r7, #20]
    2c20:	4b21      	ldr	r3, [pc, #132]	; (2ca8 <_sercom_i2c_sync_send_address+0x110>)
    2c22:	4798      	blx	r3
    2c24:	4603      	mov	r3, r0
    2c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    2c2a:	4323      	orrs	r3, r4
		hri_sercomi2cm_write_ADDR_reg(hw,
    2c2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    2c30:	4619      	mov	r1, r3
    2c32:	6978      	ldr	r0, [r7, #20]
    2c34:	4b1d      	ldr	r3, [pc, #116]	; (2cac <_sercom_i2c_sync_send_address+0x114>)
    2c36:	4798      	blx	r3
    2c38:	e01a      	b.n	2c70 <_sercom_i2c_sync_send_address+0xd8>
	} else {
		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    2c3a:	693b      	ldr	r3, [r7, #16]
    2c3c:	881b      	ldrh	r3, [r3, #0]
    2c3e:	005b      	lsls	r3, r3, #1
    2c40:	b2db      	uxtb	r3, r3
    2c42:	693a      	ldr	r2, [r7, #16]
    2c44:	8852      	ldrh	r2, [r2, #2]
    2c46:	b292      	uxth	r2, r2
    2c48:	f002 0201 	and.w	r2, r2, #1
    2c4c:	2a00      	cmp	r2, #0
    2c4e:	bf14      	ite	ne
    2c50:	2201      	movne	r2, #1
    2c52:	2200      	moveq	r2, #0
    2c54:	b2d2      	uxtb	r2, r2
    2c56:	4313      	orrs	r3, r2
    2c58:	461c      	mov	r4, r3
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2c5a:	6978      	ldr	r0, [r7, #20]
    2c5c:	4b12      	ldr	r3, [pc, #72]	; (2ca8 <_sercom_i2c_sync_send_address+0x110>)
    2c5e:	4798      	blx	r3
    2c60:	4603      	mov	r3, r0
    2c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    2c66:	4323      	orrs	r3, r4
    2c68:	4619      	mov	r1, r3
    2c6a:	6978      	ldr	r0, [r7, #20]
    2c6c:	4b0f      	ldr	r3, [pc, #60]	; (2cac <_sercom_i2c_sync_send_address+0x114>)
    2c6e:	4798      	blx	r3
	}

	_sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    2c70:	f107 0308 	add.w	r3, r7, #8
    2c74:	4619      	mov	r1, r3
    2c76:	6878      	ldr	r0, [r7, #4]
    2c78:	4b0d      	ldr	r3, [pc, #52]	; (2cb0 <_sercom_i2c_sync_send_address+0x118>)
    2c7a:	4798      	blx	r3
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    2c7c:	68bb      	ldr	r3, [r7, #8]
    2c7e:	693a      	ldr	r2, [r7, #16]
    2c80:	4619      	mov	r1, r3
    2c82:	6978      	ldr	r0, [r7, #20]
    2c84:	4b0b      	ldr	r3, [pc, #44]	; (2cb4 <_sercom_i2c_sync_send_address+0x11c>)
    2c86:	4798      	blx	r3
    2c88:	4603      	mov	r3, r0
}
    2c8a:	4618      	mov	r0, r3
    2c8c:	371c      	adds	r7, #28
    2c8e:	46bd      	mov	sp, r7
    2c90:	bd90      	pop	{r4, r7, pc}
    2c92:	bf00      	nop
    2c94:	00002029 	.word	0x00002029
    2c98:	000052cc 	.word	0x000052cc
    2c9c:	000014a9 	.word	0x000014a9
    2ca0:	000021a1 	.word	0x000021a1
    2ca4:	000021c9 	.word	0x000021c9
    2ca8:	00002341 	.word	0x00002341
    2cac:	0000231d 	.word	0x0000231d
    2cb0:	00002b3d 	.word	0x00002b3d
    2cb4:	00002885 	.word	0x00002885

00002cb8 <_i2c_m_sync_transfer>:
 * \return Transfer status.
 * \retval 0 Transfer success
 * \retval <0 Transfer fail or partial fail, return the error code
 */
int32_t _i2c_m_sync_transfer(struct _i2c_m_sync_device *const i2c_dev, struct _i2c_m_msg *msg)
{
    2cb8:	b580      	push	{r7, lr}
    2cba:	b086      	sub	sp, #24
    2cbc:	af00      	add	r7, sp, #0
    2cbe:	6078      	str	r0, [r7, #4]
    2cc0:	6039      	str	r1, [r7, #0]
	uint32_t flags;
	int      ret;
	void *   hw = i2c_dev->hw;
    2cc2:	687b      	ldr	r3, [r7, #4]
    2cc4:	691b      	ldr	r3, [r3, #16]
    2cc6:	613b      	str	r3, [r7, #16]

	ASSERT(i2c_dev);
    2cc8:	687b      	ldr	r3, [r7, #4]
    2cca:	2b00      	cmp	r3, #0
    2ccc:	bf14      	ite	ne
    2cce:	2301      	movne	r3, #1
    2cd0:	2300      	moveq	r3, #0
    2cd2:	b2db      	uxtb	r3, r3
    2cd4:	f44f 62ba 	mov.w	r2, #1488	; 0x5d0
    2cd8:	493b      	ldr	r1, [pc, #236]	; (2dc8 <_i2c_m_sync_transfer+0x110>)
    2cda:	4618      	mov	r0, r3
    2cdc:	4b3b      	ldr	r3, [pc, #236]	; (2dcc <_i2c_m_sync_transfer+0x114>)
    2cde:	4798      	blx	r3
	ASSERT(i2c_dev->hw);
    2ce0:	687b      	ldr	r3, [r7, #4]
    2ce2:	691b      	ldr	r3, [r3, #16]
    2ce4:	2b00      	cmp	r3, #0
    2ce6:	bf14      	ite	ne
    2ce8:	2301      	movne	r3, #1
    2cea:	2300      	moveq	r3, #0
    2cec:	b2db      	uxtb	r3, r3
    2cee:	f240 52d1 	movw	r2, #1489	; 0x5d1
    2cf2:	4935      	ldr	r1, [pc, #212]	; (2dc8 <_i2c_m_sync_transfer+0x110>)
    2cf4:	4618      	mov	r0, r3
    2cf6:	4b35      	ldr	r3, [pc, #212]	; (2dcc <_i2c_m_sync_transfer+0x114>)
    2cf8:	4798      	blx	r3
	ASSERT(msg);
    2cfa:	683b      	ldr	r3, [r7, #0]
    2cfc:	2b00      	cmp	r3, #0
    2cfe:	bf14      	ite	ne
    2d00:	2301      	movne	r3, #1
    2d02:	2300      	moveq	r3, #0
    2d04:	b2db      	uxtb	r3, r3
    2d06:	f240 52d2 	movw	r2, #1490	; 0x5d2
    2d0a:	492f      	ldr	r1, [pc, #188]	; (2dc8 <_i2c_m_sync_transfer+0x110>)
    2d0c:	4618      	mov	r0, r3
    2d0e:	4b2f      	ldr	r3, [pc, #188]	; (2dcc <_i2c_m_sync_transfer+0x114>)
    2d10:	4798      	blx	r3

	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2d12:	687b      	ldr	r3, [r7, #4]
    2d14:	885b      	ldrh	r3, [r3, #2]
    2d16:	b29b      	uxth	r3, r3
    2d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d002      	beq.n	2d26 <_i2c_m_sync_transfer+0x6e>
		return I2C_ERR_BUSY;
    2d20:	f06f 0305 	mvn.w	r3, #5
    2d24:	e04c      	b.n	2dc0 <_i2c_m_sync_transfer+0x108>
	}

	msg->flags |= I2C_M_BUSY;
    2d26:	683b      	ldr	r3, [r7, #0]
    2d28:	885b      	ldrh	r3, [r3, #2]
    2d2a:	b29b      	uxth	r3, r3
    2d2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2d30:	b29a      	uxth	r2, r3
    2d32:	683b      	ldr	r3, [r7, #0]
    2d34:	805a      	strh	r2, [r3, #2]
	i2c_dev->service.msg = *msg;
    2d36:	687b      	ldr	r3, [r7, #4]
    2d38:	683a      	ldr	r2, [r7, #0]
    2d3a:	ca07      	ldmia	r2, {r0, r1, r2}
    2d3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(hw);
    2d40:	6938      	ldr	r0, [r7, #16]
    2d42:	4b23      	ldr	r3, [pc, #140]	; (2dd0 <_i2c_m_sync_transfer+0x118>)
    2d44:	4798      	blx	r3

	ret = _sercom_i2c_sync_send_address(i2c_dev);
    2d46:	6878      	ldr	r0, [r7, #4]
    2d48:	4b22      	ldr	r3, [pc, #136]	; (2dd4 <_i2c_m_sync_transfer+0x11c>)
    2d4a:	4798      	blx	r3
    2d4c:	6178      	str	r0, [r7, #20]

	if (ret) {
    2d4e:	697b      	ldr	r3, [r7, #20]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d02d      	beq.n	2db0 <_i2c_m_sync_transfer+0xf8>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    2d54:	687b      	ldr	r3, [r7, #4]
    2d56:	885b      	ldrh	r3, [r3, #2]
    2d58:	b29b      	uxth	r3, r3
    2d5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2d5e:	b29a      	uxth	r2, r3
    2d60:	687b      	ldr	r3, [r7, #4]
    2d62:	805a      	strh	r2, [r3, #2]

		return ret;
    2d64:	697b      	ldr	r3, [r7, #20]
    2d66:	e02b      	b.n	2dc0 <_i2c_m_sync_transfer+0x108>
	}

	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
		ret = _sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    2d68:	f107 030c 	add.w	r3, r7, #12
    2d6c:	4619      	mov	r1, r3
    2d6e:	6878      	ldr	r0, [r7, #4]
    2d70:	4b19      	ldr	r3, [pc, #100]	; (2dd8 <_i2c_m_sync_transfer+0x120>)
    2d72:	4798      	blx	r3
    2d74:	6178      	str	r0, [r7, #20]

		if (ret) {
    2d76:	697b      	ldr	r3, [r7, #20]
    2d78:	2b00      	cmp	r3, #0
    2d7a:	d012      	beq.n	2da2 <_i2c_m_sync_transfer+0xea>
			if (msg->flags & I2C_M_STOP) {
    2d7c:	683b      	ldr	r3, [r7, #0]
    2d7e:	885b      	ldrh	r3, [r3, #2]
    2d80:	b29b      	uxth	r3, r3
    2d82:	b21b      	sxth	r3, r3
    2d84:	2b00      	cmp	r3, #0
    2d86:	da02      	bge.n	2d8e <_i2c_m_sync_transfer+0xd6>
				_sercom_i2c_send_stop(hw);
    2d88:	6938      	ldr	r0, [r7, #16]
    2d8a:	4b14      	ldr	r3, [pc, #80]	; (2ddc <_i2c_m_sync_transfer+0x124>)
    2d8c:	4798      	blx	r3
			}

			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    2d8e:	687b      	ldr	r3, [r7, #4]
    2d90:	885b      	ldrh	r3, [r3, #2]
    2d92:	b29b      	uxth	r3, r3
    2d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2d98:	b29a      	uxth	r2, r3
    2d9a:	687b      	ldr	r3, [r7, #4]
    2d9c:	805a      	strh	r2, [r3, #2]

			return ret;
    2d9e:	697b      	ldr	r3, [r7, #20]
    2da0:	e00e      	b.n	2dc0 <_i2c_m_sync_transfer+0x108>
		}

		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    2da2:	68fb      	ldr	r3, [r7, #12]
    2da4:	687a      	ldr	r2, [r7, #4]
    2da6:	4619      	mov	r1, r3
    2da8:	6938      	ldr	r0, [r7, #16]
    2daa:	4b0d      	ldr	r3, [pc, #52]	; (2de0 <_i2c_m_sync_transfer+0x128>)
    2dac:	4798      	blx	r3
    2dae:	6178      	str	r0, [r7, #20]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2db0:	687b      	ldr	r3, [r7, #4]
    2db2:	885b      	ldrh	r3, [r3, #2]
    2db4:	b29b      	uxth	r3, r3
    2db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2dba:	2b00      	cmp	r3, #0
    2dbc:	d1d4      	bne.n	2d68 <_i2c_m_sync_transfer+0xb0>
	}

	return ret;
    2dbe:	697b      	ldr	r3, [r7, #20]
}
    2dc0:	4618      	mov	r0, r3
    2dc2:	3718      	adds	r7, #24
    2dc4:	46bd      	mov	sp, r7
    2dc6:	bd80      	pop	{r7, pc}
    2dc8:	000052cc 	.word	0x000052cc
    2dcc:	000014a9 	.word	0x000014a9
    2dd0:	00002151 	.word	0x00002151
    2dd4:	00002b99 	.word	0x00002b99
    2dd8:	00002b3d 	.word	0x00002b3d
    2ddc:	00002869 	.word	0x00002869
    2de0:	00002885 	.word	0x00002885

00002de4 <_i2c_m_enable_implementation>:

	return I2C_OK;
}

static inline int32_t _i2c_m_enable_implementation(void *const hw)
{
    2de4:	b580      	push	{r7, lr}
    2de6:	b084      	sub	sp, #16
    2de8:	af00      	add	r7, sp, #0
    2dea:	6078      	str	r0, [r7, #4]
	int timeout         = 65535;
    2dec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2df0:	60fb      	str	r3, [r7, #12]
	int timeout_attempt = 4;
    2df2:	2304      	movs	r3, #4
    2df4:	60bb      	str	r3, [r7, #8]

	ASSERT(hw);
    2df6:	687b      	ldr	r3, [r7, #4]
    2df8:	2b00      	cmp	r3, #0
    2dfa:	bf14      	ite	ne
    2dfc:	2301      	movne	r3, #1
    2dfe:	2300      	moveq	r3, #0
    2e00:	b2db      	uxtb	r3, r3
    2e02:	f240 6205 	movw	r2, #1541	; 0x605
    2e06:	4915      	ldr	r1, [pc, #84]	; (2e5c <_i2c_m_enable_implementation+0x78>)
    2e08:	4618      	mov	r0, r3
    2e0a:	4b15      	ldr	r3, [pc, #84]	; (2e60 <_i2c_m_enable_implementation+0x7c>)
    2e0c:	4798      	blx	r3

	/* Enable interrupts */
	hri_sercomi2cm_set_CTRLA_ENABLE_bit(hw);
    2e0e:	6878      	ldr	r0, [r7, #4]
    2e10:	4b14      	ldr	r3, [pc, #80]	; (2e64 <_i2c_m_enable_implementation+0x80>)
    2e12:	4798      	blx	r3

	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    2e14:	e016      	b.n	2e44 <_i2c_m_enable_implementation+0x60>
		timeout--;
    2e16:	68fb      	ldr	r3, [r7, #12]
    2e18:	3b01      	subs	r3, #1
    2e1a:	60fb      	str	r3, [r7, #12]

		if (timeout <= 0) {
    2e1c:	68fb      	ldr	r3, [r7, #12]
    2e1e:	2b00      	cmp	r3, #0
    2e20:	dc10      	bgt.n	2e44 <_i2c_m_enable_implementation+0x60>
			if (--timeout_attempt)
    2e22:	68bb      	ldr	r3, [r7, #8]
    2e24:	3b01      	subs	r3, #1
    2e26:	60bb      	str	r3, [r7, #8]
    2e28:	68bb      	ldr	r3, [r7, #8]
    2e2a:	2b00      	cmp	r3, #0
    2e2c:	d007      	beq.n	2e3e <_i2c_m_enable_implementation+0x5a>
				timeout = 65535;
    2e2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2e32:	60fb      	str	r3, [r7, #12]
			else
				return I2C_ERR_BUSY;
			hri_sercomi2cm_clear_STATUS_reg(hw, SERCOM_I2CM_STATUS_BUSSTATE(I2C_IDLE));
    2e34:	2110      	movs	r1, #16
    2e36:	6878      	ldr	r0, [r7, #4]
    2e38:	4b0b      	ldr	r3, [pc, #44]	; (2e68 <_i2c_m_enable_implementation+0x84>)
    2e3a:	4798      	blx	r3
    2e3c:	e002      	b.n	2e44 <_i2c_m_enable_implementation+0x60>
				return I2C_ERR_BUSY;
    2e3e:	f06f 0305 	mvn.w	r3, #5
    2e42:	e006      	b.n	2e52 <_i2c_m_enable_implementation+0x6e>
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    2e44:	6878      	ldr	r0, [r7, #4]
    2e46:	4b09      	ldr	r3, [pc, #36]	; (2e6c <_i2c_m_enable_implementation+0x88>)
    2e48:	4798      	blx	r3
    2e4a:	4603      	mov	r3, r0
    2e4c:	2b01      	cmp	r3, #1
    2e4e:	d1e2      	bne.n	2e16 <_i2c_m_enable_implementation+0x32>
		}
	}
	return ERR_NONE;
    2e50:	2300      	movs	r3, #0
}
    2e52:	4618      	mov	r0, r3
    2e54:	3710      	adds	r7, #16
    2e56:	46bd      	mov	sp, r7
    2e58:	bd80      	pop	{r7, pc}
    2e5a:	bf00      	nop
    2e5c:	000052cc 	.word	0x000052cc
    2e60:	000014a9 	.word	0x000014a9
    2e64:	00001fd9 	.word	0x00001fd9
    2e68:	00002449 	.word	0x00002449
    2e6c:	000023f9 	.word	0x000023f9

00002e70 <_i2c_m_sync_init_impl>:

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    2e70:	b580      	push	{r7, lr}
    2e72:	b084      	sub	sp, #16
    2e74:	af00      	add	r7, sp, #0
    2e76:	6078      	str	r0, [r7, #4]
    2e78:	6039      	str	r1, [r7, #0]
	uint8_t i = _get_i2cm_index(hw);
    2e7a:	6838      	ldr	r0, [r7, #0]
    2e7c:	4b42      	ldr	r3, [pc, #264]	; (2f88 <_i2c_m_sync_init_impl+0x118>)
    2e7e:	4798      	blx	r3
    2e80:	4603      	mov	r3, r0
    2e82:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    2e84:	2101      	movs	r1, #1
    2e86:	6838      	ldr	r0, [r7, #0]
    2e88:	4b40      	ldr	r3, [pc, #256]	; (2f8c <_i2c_m_sync_init_impl+0x11c>)
    2e8a:	4798      	blx	r3
    2e8c:	4603      	mov	r3, r0
    2e8e:	f083 0301 	eor.w	r3, r3, #1
    2e92:	b2db      	uxtb	r3, r3
    2e94:	2b00      	cmp	r3, #0
    2e96:	d020      	beq.n	2eda <_i2c_m_sync_init_impl+0x6a>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    2e98:	7bfa      	ldrb	r2, [r7, #15]
    2e9a:	493d      	ldr	r1, [pc, #244]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2e9c:	4613      	mov	r3, r2
    2e9e:	005b      	lsls	r3, r3, #1
    2ea0:	4413      	add	r3, r2
    2ea2:	00db      	lsls	r3, r3, #3
    2ea4:	440b      	add	r3, r1
    2ea6:	3304      	adds	r3, #4
    2ea8:	681b      	ldr	r3, [r3, #0]
    2eaa:	f003 031c 	and.w	r3, r3, #28
    2eae:	60bb      	str	r3, [r7, #8]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    2eb0:	2102      	movs	r1, #2
    2eb2:	6838      	ldr	r0, [r7, #0]
    2eb4:	4b37      	ldr	r3, [pc, #220]	; (2f94 <_i2c_m_sync_init_impl+0x124>)
    2eb6:	4798      	blx	r3
    2eb8:	4603      	mov	r3, r0
    2eba:	2b00      	cmp	r3, #0
    2ebc:	d006      	beq.n	2ecc <_i2c_m_sync_init_impl+0x5c>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
    2ebe:	6838      	ldr	r0, [r7, #0]
    2ec0:	4b35      	ldr	r3, [pc, #212]	; (2f98 <_i2c_m_sync_init_impl+0x128>)
    2ec2:	4798      	blx	r3
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
    2ec4:	2102      	movs	r1, #2
    2ec6:	6838      	ldr	r0, [r7, #0]
    2ec8:	4b34      	ldr	r3, [pc, #208]	; (2f9c <_i2c_m_sync_init_impl+0x12c>)
    2eca:	4798      	blx	r3
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    2ecc:	68bb      	ldr	r3, [r7, #8]
    2ece:	f043 0301 	orr.w	r3, r3, #1
    2ed2:	4619      	mov	r1, r3
    2ed4:	6838      	ldr	r0, [r7, #0]
    2ed6:	4b32      	ldr	r3, [pc, #200]	; (2fa0 <_i2c_m_sync_init_impl+0x130>)
    2ed8:	4798      	blx	r3
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);
    2eda:	2101      	movs	r1, #1
    2edc:	6838      	ldr	r0, [r7, #0]
    2ede:	4b2f      	ldr	r3, [pc, #188]	; (2f9c <_i2c_m_sync_init_impl+0x12c>)
    2ee0:	4798      	blx	r3

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    2ee2:	7bfa      	ldrb	r2, [r7, #15]
    2ee4:	492a      	ldr	r1, [pc, #168]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2ee6:	4613      	mov	r3, r2
    2ee8:	005b      	lsls	r3, r3, #1
    2eea:	4413      	add	r3, r2
    2eec:	00db      	lsls	r3, r3, #3
    2eee:	440b      	add	r3, r1
    2ef0:	3304      	adds	r3, #4
    2ef2:	681b      	ldr	r3, [r3, #0]
    2ef4:	4619      	mov	r1, r3
    2ef6:	6838      	ldr	r0, [r7, #0]
    2ef8:	4b29      	ldr	r3, [pc, #164]	; (2fa0 <_i2c_m_sync_init_impl+0x130>)
    2efa:	4798      	blx	r3
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    2efc:	7bfa      	ldrb	r2, [r7, #15]
    2efe:	4924      	ldr	r1, [pc, #144]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2f00:	4613      	mov	r3, r2
    2f02:	005b      	lsls	r3, r3, #1
    2f04:	4413      	add	r3, r2
    2f06:	00db      	lsls	r3, r3, #3
    2f08:	440b      	add	r3, r1
    2f0a:	3308      	adds	r3, #8
    2f0c:	681b      	ldr	r3, [r3, #0]
    2f0e:	4619      	mov	r1, r3
    2f10:	6838      	ldr	r0, [r7, #0]
    2f12:	4b24      	ldr	r3, [pc, #144]	; (2fa4 <_i2c_m_sync_init_impl+0x134>)
    2f14:	4798      	blx	r3
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    2f16:	7bfa      	ldrb	r2, [r7, #15]
    2f18:	491d      	ldr	r1, [pc, #116]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2f1a:	4613      	mov	r3, r2
    2f1c:	005b      	lsls	r3, r3, #1
    2f1e:	4413      	add	r3, r2
    2f20:	00db      	lsls	r3, r3, #3
    2f22:	440b      	add	r3, r1
    2f24:	330c      	adds	r3, #12
    2f26:	681b      	ldr	r3, [r3, #0]
    2f28:	4619      	mov	r1, r3
    2f2a:	6838      	ldr	r0, [r7, #0]
    2f2c:	4b1e      	ldr	r3, [pc, #120]	; (2fa8 <_i2c_m_sync_init_impl+0x138>)
    2f2e:	4798      	blx	r3

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    2f30:	7bfa      	ldrb	r2, [r7, #15]
    2f32:	4917      	ldr	r1, [pc, #92]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2f34:	4613      	mov	r3, r2
    2f36:	005b      	lsls	r3, r3, #1
    2f38:	4413      	add	r3, r2
    2f3a:	00db      	lsls	r3, r3, #3
    2f3c:	440b      	add	r3, r1
    2f3e:	3304      	adds	r3, #4
    2f40:	681b      	ldr	r3, [r3, #0]
    2f42:	0e1b      	lsrs	r3, r3, #24
    2f44:	b29b      	uxth	r3, r3
    2f46:	f003 0303 	and.w	r3, r3, #3
    2f4a:	b29a      	uxth	r2, r3
    2f4c:	687b      	ldr	r3, [r7, #4]
    2f4e:	819a      	strh	r2, [r3, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    2f50:	687b      	ldr	r3, [r7, #4]
    2f52:	899b      	ldrh	r3, [r3, #12]
    2f54:	2b01      	cmp	r3, #1
    2f56:	bf8c      	ite	hi
    2f58:	2301      	movhi	r3, #1
    2f5a:	2300      	movls	r3, #0
    2f5c:	b2db      	uxtb	r3, r3
    2f5e:	4619      	mov	r1, r3
    2f60:	6838      	ldr	r0, [r7, #0]
    2f62:	4b12      	ldr	r3, [pc, #72]	; (2fac <_i2c_m_sync_init_impl+0x13c>)
    2f64:	4798      	blx	r3

	service->trise = _i2cms[i].trise;
    2f66:	7bfa      	ldrb	r2, [r7, #15]
    2f68:	4909      	ldr	r1, [pc, #36]	; (2f90 <_i2c_m_sync_init_impl+0x120>)
    2f6a:	4613      	mov	r3, r2
    2f6c:	005b      	lsls	r3, r3, #1
    2f6e:	4413      	add	r3, r2
    2f70:	00db      	lsls	r3, r3, #3
    2f72:	440b      	add	r3, r1
    2f74:	3312      	adds	r3, #18
    2f76:	881a      	ldrh	r2, [r3, #0]
    2f78:	687b      	ldr	r3, [r7, #4]
    2f7a:	81da      	strh	r2, [r3, #14]

	return ERR_NONE;
    2f7c:	2300      	movs	r3, #0
}
    2f7e:	4618      	mov	r0, r3
    2f80:	3710      	adds	r7, #16
    2f82:	46bd      	mov	sp, r7
    2f84:	bd80      	pop	{r7, pc}
    2f86:	bf00      	nop
    2f88:	00002801 	.word	0x00002801
    2f8c:	00001e99 	.word	0x00001e99
    2f90:	20000018 	.word	0x20000018
    2f94:	00002059 	.word	0x00002059
    2f98:	00002001 	.word	0x00002001
    2f9c:	00001e75 	.word	0x00001e75
    2fa0:	00002089 	.word	0x00002089
    2fa4:	00002221 	.word	0x00002221
    2fa8:	00002285 	.word	0x00002285
    2fac:	000022dd 	.word	0x000022dd

00002fb0 <_system_time_init>:

/**
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
    2fb0:	b480      	push	{r7}
    2fb2:	b083      	sub	sp, #12
    2fb4:	af00      	add	r7, sp, #0
    2fb6:	6078      	str	r0, [r7, #4]
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    2fb8:	4b06      	ldr	r3, [pc, #24]	; (2fd4 <_system_time_init+0x24>)
    2fba:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    2fbe:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    2fc0:	4b04      	ldr	r3, [pc, #16]	; (2fd4 <_system_time_init+0x24>)
    2fc2:	2205      	movs	r2, #5
    2fc4:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    2fc6:	bf00      	nop
    2fc8:	370c      	adds	r7, #12
    2fca:	46bd      	mov	sp, r7
    2fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
    2fd0:	4770      	bx	lr
    2fd2:	bf00      	nop
    2fd4:	e000e010 	.word	0xe000e010

00002fd8 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    2fd8:	b580      	push	{r7, lr}
    2fda:	b082      	sub	sp, #8
    2fdc:	af00      	add	r7, sp, #0
    2fde:	6078      	str	r0, [r7, #4]
	_system_time_init(hw);
    2fe0:	6878      	ldr	r0, [r7, #4]
    2fe2:	4b03      	ldr	r3, [pc, #12]	; (2ff0 <_delay_init+0x18>)
    2fe4:	4798      	blx	r3
}
    2fe6:	bf00      	nop
    2fe8:	3708      	adds	r7, #8
    2fea:	46bd      	mov	sp, r7
    2fec:	bd80      	pop	{r7, pc}
    2fee:	bf00      	nop
    2ff0:	00002fb1 	.word	0x00002fb1

00002ff4 <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
    2ff4:	b480      	push	{r7}
    2ff6:	b085      	sub	sp, #20
    2ff8:	af00      	add	r7, sp, #0
    2ffa:	6078      	str	r0, [r7, #4]
    2ffc:	6039      	str	r1, [r7, #0]
	(void)hw;
	uint8_t  n   = cycles >> 24;
    2ffe:	683b      	ldr	r3, [r7, #0]
    3000:	0e1b      	lsrs	r3, r3, #24
    3002:	73fb      	strb	r3, [r7, #15]
	uint32_t buf = cycles;
    3004:	683b      	ldr	r3, [r7, #0]
    3006:	60bb      	str	r3, [r7, #8]

	while (n--) {
    3008:	e013      	b.n	3032 <_delay_cycles+0x3e>
		SysTick->LOAD = 0xFFFFFF;
    300a:	4b16      	ldr	r3, [pc, #88]	; (3064 <_delay_cycles+0x70>)
    300c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3010:	605a      	str	r2, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3012:	4b14      	ldr	r3, [pc, #80]	; (3064 <_delay_cycles+0x70>)
    3014:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3018:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    301a:	bf00      	nop
    301c:	4b11      	ldr	r3, [pc, #68]	; (3064 <_delay_cycles+0x70>)
    301e:	681b      	ldr	r3, [r3, #0]
    3020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    3024:	2b00      	cmp	r3, #0
    3026:	d0f9      	beq.n	301c <_delay_cycles+0x28>
			;
		buf -= 0xFFFFFF;
    3028:	68bb      	ldr	r3, [r7, #8]
    302a:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
    302e:	3301      	adds	r3, #1
    3030:	60bb      	str	r3, [r7, #8]
	while (n--) {
    3032:	7bfb      	ldrb	r3, [r7, #15]
    3034:	1e5a      	subs	r2, r3, #1
    3036:	73fa      	strb	r2, [r7, #15]
    3038:	2b00      	cmp	r3, #0
    303a:	d1e6      	bne.n	300a <_delay_cycles+0x16>
	}

	SysTick->LOAD = buf;
    303c:	4a09      	ldr	r2, [pc, #36]	; (3064 <_delay_cycles+0x70>)
    303e:	68bb      	ldr	r3, [r7, #8]
    3040:	6053      	str	r3, [r2, #4]
	SysTick->VAL  = buf;
    3042:	4a08      	ldr	r2, [pc, #32]	; (3064 <_delay_cycles+0x70>)
    3044:	68bb      	ldr	r3, [r7, #8]
    3046:	6093      	str	r3, [r2, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3048:	bf00      	nop
    304a:	4b06      	ldr	r3, [pc, #24]	; (3064 <_delay_cycles+0x70>)
    304c:	681b      	ldr	r3, [r3, #0]
    304e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    3052:	2b00      	cmp	r3, #0
    3054:	d0f9      	beq.n	304a <_delay_cycles+0x56>
		;
}
    3056:	bf00      	nop
    3058:	3714      	adds	r7, #20
    305a:	46bd      	mov	sp, r7
    305c:	f85d 7b04 	ldr.w	r7, [sp], #4
    3060:	4770      	bx	lr
    3062:	bf00      	nop
    3064:	e000e010 	.word	0xe000e010

00003068 <__NVIC_EnableIRQ>:
{
    3068:	b480      	push	{r7}
    306a:	b083      	sub	sp, #12
    306c:	af00      	add	r7, sp, #0
    306e:	4603      	mov	r3, r0
    3070:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    3072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3076:	2b00      	cmp	r3, #0
    3078:	db0b      	blt.n	3092 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    307a:	4909      	ldr	r1, [pc, #36]	; (30a0 <__NVIC_EnableIRQ+0x38>)
    307c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3080:	095b      	lsrs	r3, r3, #5
    3082:	88fa      	ldrh	r2, [r7, #6]
    3084:	f002 021f 	and.w	r2, r2, #31
    3088:	2001      	movs	r0, #1
    308a:	fa00 f202 	lsl.w	r2, r0, r2
    308e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3092:	bf00      	nop
    3094:	370c      	adds	r7, #12
    3096:	46bd      	mov	sp, r7
    3098:	f85d 7b04 	ldr.w	r7, [sp], #4
    309c:	4770      	bx	lr
    309e:	bf00      	nop
    30a0:	e000e100 	.word	0xe000e100

000030a4 <__NVIC_DisableIRQ>:
{
    30a4:	b480      	push	{r7}
    30a6:	b083      	sub	sp, #12
    30a8:	af00      	add	r7, sp, #0
    30aa:	4603      	mov	r3, r0
    30ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    30ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30b2:	2b00      	cmp	r3, #0
    30b4:	db10      	blt.n	30d8 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30b6:	490b      	ldr	r1, [pc, #44]	; (30e4 <__NVIC_DisableIRQ+0x40>)
    30b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30bc:	095b      	lsrs	r3, r3, #5
    30be:	88fa      	ldrh	r2, [r7, #6]
    30c0:	f002 021f 	and.w	r2, r2, #31
    30c4:	2001      	movs	r0, #1
    30c6:	fa00 f202 	lsl.w	r2, r0, r2
    30ca:	3320      	adds	r3, #32
    30cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    30d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    30d4:	f3bf 8f6f 	isb	sy
}
    30d8:	bf00      	nop
    30da:	370c      	adds	r7, #12
    30dc:	46bd      	mov	sp, r7
    30de:	f85d 7b04 	ldr.w	r7, [sp], #4
    30e2:	4770      	bx	lr
    30e4:	e000e100 	.word	0xe000e100

000030e8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    30e8:	b480      	push	{r7}
    30ea:	b083      	sub	sp, #12
    30ec:	af00      	add	r7, sp, #0
    30ee:	4603      	mov	r3, r0
    30f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    30f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30f6:	2b00      	cmp	r3, #0
    30f8:	db0c      	blt.n	3114 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30fa:	4909      	ldr	r1, [pc, #36]	; (3120 <__NVIC_ClearPendingIRQ+0x38>)
    30fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3100:	095b      	lsrs	r3, r3, #5
    3102:	88fa      	ldrh	r2, [r7, #6]
    3104:	f002 021f 	and.w	r2, r2, #31
    3108:	2001      	movs	r0, #1
    310a:	fa00 f202 	lsl.w	r2, r0, r2
    310e:	3360      	adds	r3, #96	; 0x60
    3110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    3114:	bf00      	nop
    3116:	370c      	adds	r7, #12
    3118:	46bd      	mov	sp, r7
    311a:	f85d 7b04 	ldr.w	r7, [sp], #4
    311e:	4770      	bx	lr
    3120:	e000e100 	.word	0xe000e100

00003124 <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3124:	b480      	push	{r7}
    3126:	b083      	sub	sp, #12
    3128:	af00      	add	r7, sp, #0
    312a:	6078      	str	r0, [r7, #4]
    312c:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    312e:	bf00      	nop
    3130:	687b      	ldr	r3, [r7, #4]
    3132:	691a      	ldr	r2, [r3, #16]
    3134:	683b      	ldr	r3, [r7, #0]
    3136:	4013      	ands	r3, r2
    3138:	2b00      	cmp	r3, #0
    313a:	d1f9      	bne.n	3130 <hri_tc_wait_for_sync+0xc>
	};
}
    313c:	bf00      	nop
    313e:	370c      	adds	r7, #12
    3140:	46bd      	mov	sp, r7
    3142:	f85d 7b04 	ldr.w	r7, [sp], #4
    3146:	4770      	bx	lr

00003148 <hri_tc_is_syncing>:

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3148:	b480      	push	{r7}
    314a:	b083      	sub	sp, #12
    314c:	af00      	add	r7, sp, #0
    314e:	6078      	str	r0, [r7, #4]
    3150:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	691a      	ldr	r2, [r3, #16]
    3156:	683b      	ldr	r3, [r7, #0]
    3158:	4013      	ands	r3, r2
    315a:	2b00      	cmp	r3, #0
    315c:	bf14      	ite	ne
    315e:	2301      	movne	r3, #1
    3160:	2300      	moveq	r3, #0
    3162:	b2db      	uxtb	r3, r3
}
    3164:	4618      	mov	r0, r3
    3166:	370c      	adds	r7, #12
    3168:	46bd      	mov	sp, r7
    316a:	f85d 7b04 	ldr.w	r7, [sp], #4
    316e:	4770      	bx	lr

00003170 <hri_tc_get_interrupt_OVF_bit>:
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
    3170:	b480      	push	{r7}
    3172:	b083      	sub	sp, #12
    3174:	af00      	add	r7, sp, #0
    3176:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3178:	687b      	ldr	r3, [r7, #4]
    317a:	7a9b      	ldrb	r3, [r3, #10]
    317c:	b2db      	uxtb	r3, r3
    317e:	f003 0301 	and.w	r3, r3, #1
    3182:	2b00      	cmp	r3, #0
    3184:	bf14      	ite	ne
    3186:	2301      	movne	r3, #1
    3188:	2300      	moveq	r3, #0
    318a:	b2db      	uxtb	r3, r3
}
    318c:	4618      	mov	r0, r3
    318e:	370c      	adds	r7, #12
    3190:	46bd      	mov	sp, r7
    3192:	f85d 7b04 	ldr.w	r7, [sp], #4
    3196:	4770      	bx	lr

00003198 <hri_tc_clear_interrupt_OVF_bit>:

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
    3198:	b480      	push	{r7}
    319a:	b083      	sub	sp, #12
    319c:	af00      	add	r7, sp, #0
    319e:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    31a0:	687b      	ldr	r3, [r7, #4]
    31a2:	2201      	movs	r2, #1
    31a4:	729a      	strb	r2, [r3, #10]
}
    31a6:	bf00      	nop
    31a8:	370c      	adds	r7, #12
    31aa:	46bd      	mov	sp, r7
    31ac:	f85d 7b04 	ldr.w	r7, [sp], #4
    31b0:	4770      	bx	lr

000031b2 <hri_tc_set_INTEN_OVF_bit>:
{
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = mask;
}

static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw)
{
    31b2:	b480      	push	{r7}
    31b4:	b083      	sub	sp, #12
    31b6:	af00      	add	r7, sp, #0
    31b8:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    31ba:	687b      	ldr	r3, [r7, #4]
    31bc:	2201      	movs	r2, #1
    31be:	725a      	strb	r2, [r3, #9]
}
    31c0:	bf00      	nop
    31c2:	370c      	adds	r7, #12
    31c4:	46bd      	mov	sp, r7
    31c6:	f85d 7b04 	ldr.w	r7, [sp], #4
    31ca:	4770      	bx	lr

000031cc <hri_tc_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & TC_CTRLA_SWRST) >> TC_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
    31cc:	b580      	push	{r7, lr}
    31ce:	b082      	sub	sp, #8
    31d0:	af00      	add	r7, sp, #0
    31d2:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    31d4:	687b      	ldr	r3, [r7, #4]
    31d6:	681b      	ldr	r3, [r3, #0]
    31d8:	f043 0202 	orr.w	r2, r3, #2
    31dc:	687b      	ldr	r3, [r7, #4]
    31de:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    31e0:	2103      	movs	r1, #3
    31e2:	6878      	ldr	r0, [r7, #4]
    31e4:	4b02      	ldr	r3, [pc, #8]	; (31f0 <hri_tc_set_CTRLA_ENABLE_bit+0x24>)
    31e6:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    31e8:	bf00      	nop
    31ea:	3708      	adds	r7, #8
    31ec:	46bd      	mov	sp, r7
    31ee:	bd80      	pop	{r7, pc}
    31f0:	00003125 	.word	0x00003125

000031f4 <hri_tc_get_CTRLA_ENABLE_bit>:

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw)
{
    31f4:	b580      	push	{r7, lr}
    31f6:	b084      	sub	sp, #16
    31f8:	af00      	add	r7, sp, #0
    31fa:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    31fc:	2103      	movs	r1, #3
    31fe:	6878      	ldr	r0, [r7, #4]
    3200:	4b09      	ldr	r3, [pc, #36]	; (3228 <hri_tc_get_CTRLA_ENABLE_bit+0x34>)
    3202:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3204:	687b      	ldr	r3, [r7, #4]
    3206:	681b      	ldr	r3, [r3, #0]
    3208:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    320a:	68fb      	ldr	r3, [r7, #12]
    320c:	085b      	lsrs	r3, r3, #1
    320e:	f003 0301 	and.w	r3, r3, #1
    3212:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    3214:	68fb      	ldr	r3, [r7, #12]
    3216:	2b00      	cmp	r3, #0
    3218:	bf14      	ite	ne
    321a:	2301      	movne	r3, #1
    321c:	2300      	moveq	r3, #0
    321e:	b2db      	uxtb	r3, r3
}
    3220:	4618      	mov	r0, r3
    3222:	3710      	adds	r7, #16
    3224:	46bd      	mov	sp, r7
    3226:	bd80      	pop	{r7, pc}
    3228:	00003125 	.word	0x00003125

0000322c <hri_tc_clear_CTRLA_ENABLE_bit>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    322c:	b580      	push	{r7, lr}
    322e:	b082      	sub	sp, #8
    3230:	af00      	add	r7, sp, #0
    3232:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3234:	687b      	ldr	r3, [r7, #4]
    3236:	681b      	ldr	r3, [r3, #0]
    3238:	f023 0202 	bic.w	r2, r3, #2
    323c:	687b      	ldr	r3, [r7, #4]
    323e:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3240:	2103      	movs	r1, #3
    3242:	6878      	ldr	r0, [r7, #4]
    3244:	4b02      	ldr	r3, [pc, #8]	; (3250 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    3246:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3248:	bf00      	nop
    324a:	3708      	adds	r7, #8
    324c:	46bd      	mov	sp, r7
    324e:	bd80      	pop	{r7, pc}
    3250:	00003125 	.word	0x00003125

00003254 <hri_tc_get_CTRLA_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
    3254:	b580      	push	{r7, lr}
    3256:	b084      	sub	sp, #16
    3258:	af00      	add	r7, sp, #0
    325a:	6078      	str	r0, [r7, #4]
    325c:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    325e:	2103      	movs	r1, #3
    3260:	6878      	ldr	r0, [r7, #4]
    3262:	4b07      	ldr	r3, [pc, #28]	; (3280 <hri_tc_get_CTRLA_reg+0x2c>)
    3264:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3266:	687b      	ldr	r3, [r7, #4]
    3268:	681b      	ldr	r3, [r3, #0]
    326a:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    326c:	68fa      	ldr	r2, [r7, #12]
    326e:	683b      	ldr	r3, [r7, #0]
    3270:	4013      	ands	r3, r2
    3272:	60fb      	str	r3, [r7, #12]
	return tmp;
    3274:	68fb      	ldr	r3, [r7, #12]
}
    3276:	4618      	mov	r0, r3
    3278:	3710      	adds	r7, #16
    327a:	46bd      	mov	sp, r7
    327c:	bd80      	pop	{r7, pc}
    327e:	bf00      	nop
    3280:	00003125 	.word	0x00003125

00003284 <hri_tc_write_CTRLA_reg>:

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
    3284:	b580      	push	{r7, lr}
    3286:	b082      	sub	sp, #8
    3288:	af00      	add	r7, sp, #0
    328a:	6078      	str	r0, [r7, #4]
    328c:	6039      	str	r1, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    328e:	687b      	ldr	r3, [r7, #4]
    3290:	683a      	ldr	r2, [r7, #0]
    3292:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3294:	2103      	movs	r1, #3
    3296:	6878      	ldr	r0, [r7, #4]
    3298:	4b02      	ldr	r3, [pc, #8]	; (32a4 <hri_tc_write_CTRLA_reg+0x20>)
    329a:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    329c:	bf00      	nop
    329e:	3708      	adds	r7, #8
    32a0:	46bd      	mov	sp, r7
    32a2:	bd80      	pop	{r7, pc}
    32a4:	00003125 	.word	0x00003125

000032a8 <hri_tc_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
    32a8:	b480      	push	{r7}
    32aa:	b083      	sub	sp, #12
    32ac:	af00      	add	r7, sp, #0
    32ae:	6078      	str	r0, [r7, #4]
    32b0:	460b      	mov	r3, r1
    32b2:	807b      	strh	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    32b4:	687b      	ldr	r3, [r7, #4]
    32b6:	887a      	ldrh	r2, [r7, #2]
    32b8:	80da      	strh	r2, [r3, #6]
	TC_CRITICAL_SECTION_LEAVE();
}
    32ba:	bf00      	nop
    32bc:	370c      	adds	r7, #12
    32be:	46bd      	mov	sp, r7
    32c0:	f85d 7b04 	ldr.w	r7, [sp], #4
    32c4:	4770      	bx	lr

000032c6 <hri_tc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
    32c6:	b480      	push	{r7}
    32c8:	b083      	sub	sp, #12
    32ca:	af00      	add	r7, sp, #0
    32cc:	6078      	str	r0, [r7, #4]
    32ce:	460b      	mov	r3, r1
    32d0:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    32d2:	687b      	ldr	r3, [r7, #4]
    32d4:	78fa      	ldrb	r2, [r7, #3]
    32d6:	731a      	strb	r2, [r3, #12]
	TC_CRITICAL_SECTION_LEAVE();
}
    32d8:	bf00      	nop
    32da:	370c      	adds	r7, #12
    32dc:	46bd      	mov	sp, r7
    32de:	f85d 7b04 	ldr.w	r7, [sp], #4
    32e2:	4770      	bx	lr

000032e4 <hri_tc_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
    32e4:	b480      	push	{r7}
    32e6:	b083      	sub	sp, #12
    32e8:	af00      	add	r7, sp, #0
    32ea:	6078      	str	r0, [r7, #4]
    32ec:	460b      	mov	r3, r1
    32ee:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    32f0:	687b      	ldr	r3, [r7, #4]
    32f2:	78fa      	ldrb	r2, [r7, #3]
    32f4:	73da      	strb	r2, [r3, #15]
	TC_CRITICAL_SECTION_LEAVE();
}
    32f6:	bf00      	nop
    32f8:	370c      	adds	r7, #12
    32fa:	46bd      	mov	sp, r7
    32fc:	f85d 7b04 	ldr.w	r7, [sp], #4
    3300:	4770      	bx	lr
	...

00003304 <hri_tccount8_write_PER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_PER_reg(const void *const hw, hri_tccount8_per_reg_t data)
{
    3304:	b580      	push	{r7, lr}
    3306:	b082      	sub	sp, #8
    3308:	af00      	add	r7, sp, #0
    330a:	6078      	str	r0, [r7, #4]
    330c:	460b      	mov	r3, r1
    330e:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    3310:	687b      	ldr	r3, [r7, #4]
    3312:	78fa      	ldrb	r2, [r7, #3]
    3314:	76da      	strb	r2, [r3, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
    3316:	2120      	movs	r1, #32
    3318:	6878      	ldr	r0, [r7, #4]
    331a:	4b03      	ldr	r3, [pc, #12]	; (3328 <hri_tccount8_write_PER_reg+0x24>)
    331c:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    331e:	bf00      	nop
    3320:	3708      	adds	r7, #8
    3322:	46bd      	mov	sp, r7
    3324:	bd80      	pop	{r7, pc}
    3326:	bf00      	nop
    3328:	00003125 	.word	0x00003125

0000332c <hri_tccount8_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
    332c:	b580      	push	{r7, lr}
    332e:	b082      	sub	sp, #8
    3330:	af00      	add	r7, sp, #0
    3332:	6078      	str	r0, [r7, #4]
    3334:	460b      	mov	r3, r1
    3336:	70fb      	strb	r3, [r7, #3]
    3338:	4613      	mov	r3, r2
    333a:	70bb      	strb	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    333c:	78fb      	ldrb	r3, [r7, #3]
    333e:	687a      	ldr	r2, [r7, #4]
    3340:	4413      	add	r3, r2
    3342:	78ba      	ldrb	r2, [r7, #2]
    3344:	771a      	strb	r2, [r3, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    3346:	21c0      	movs	r1, #192	; 0xc0
    3348:	6878      	ldr	r0, [r7, #4]
    334a:	4b03      	ldr	r3, [pc, #12]	; (3358 <hri_tccount8_write_CC_reg+0x2c>)
    334c:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    334e:	bf00      	nop
    3350:	3708      	adds	r7, #8
    3352:	46bd      	mov	sp, r7
    3354:	bd80      	pop	{r7, pc}
    3356:	bf00      	nop
    3358:	00003125 	.word	0x00003125

0000335c <hri_tccount16_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
    335c:	b580      	push	{r7, lr}
    335e:	b082      	sub	sp, #8
    3360:	af00      	add	r7, sp, #0
    3362:	6078      	str	r0, [r7, #4]
    3364:	460b      	mov	r3, r1
    3366:	70fb      	strb	r3, [r7, #3]
    3368:	4613      	mov	r3, r2
    336a:	803b      	strh	r3, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    336c:	78fb      	ldrb	r3, [r7, #3]
    336e:	687a      	ldr	r2, [r7, #4]
    3370:	330c      	adds	r3, #12
    3372:	005b      	lsls	r3, r3, #1
    3374:	4413      	add	r3, r2
    3376:	883a      	ldrh	r2, [r7, #0]
    3378:	809a      	strh	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    337a:	21c0      	movs	r1, #192	; 0xc0
    337c:	6878      	ldr	r0, [r7, #4]
    337e:	4b03      	ldr	r3, [pc, #12]	; (338c <hri_tccount16_write_CC_reg+0x30>)
    3380:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3382:	bf00      	nop
    3384:	3708      	adds	r7, #8
    3386:	46bd      	mov	sp, r7
    3388:	bd80      	pop	{r7, pc}
    338a:	bf00      	nop
    338c:	00003125 	.word	0x00003125

00003390 <hri_tccount32_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
    3390:	b580      	push	{r7, lr}
    3392:	b084      	sub	sp, #16
    3394:	af00      	add	r7, sp, #0
    3396:	60f8      	str	r0, [r7, #12]
    3398:	460b      	mov	r3, r1
    339a:	607a      	str	r2, [r7, #4]
    339c:	72fb      	strb	r3, [r7, #11]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    339e:	7afb      	ldrb	r3, [r7, #11]
    33a0:	68fa      	ldr	r2, [r7, #12]
    33a2:	3306      	adds	r3, #6
    33a4:	009b      	lsls	r3, r3, #2
    33a6:	4413      	add	r3, r2
    33a8:	687a      	ldr	r2, [r7, #4]
    33aa:	605a      	str	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    33ac:	21c0      	movs	r1, #192	; 0xc0
    33ae:	68f8      	ldr	r0, [r7, #12]
    33b0:	4b02      	ldr	r3, [pc, #8]	; (33bc <hri_tccount32_write_CC_reg+0x2c>)
    33b2:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    33b4:	bf00      	nop
    33b6:	3710      	adds	r7, #16
    33b8:	46bd      	mov	sp, r7
    33ba:	bd80      	pop	{r7, pc}
    33bc:	00003125 	.word	0x00003125

000033c0 <_timer_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
    33c0:	b580      	push	{r7, lr}
    33c2:	b084      	sub	sp, #16
    33c4:	af00      	add	r7, sp, #0
    33c6:	6078      	str	r0, [r7, #4]
    33c8:	6039      	str	r1, [r7, #0]
	int8_t i = get_tc_index(hw);
    33ca:	6838      	ldr	r0, [r7, #0]
    33cc:	4b93      	ldr	r3, [pc, #588]	; (361c <_timer_init+0x25c>)
    33ce:	4798      	blx	r3
    33d0:	4603      	mov	r3, r0
    33d2:	73fb      	strb	r3, [r7, #15]

	device->hw = hw;
    33d4:	687b      	ldr	r3, [r7, #4]
    33d6:	683a      	ldr	r2, [r7, #0]
    33d8:	60da      	str	r2, [r3, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    33da:	228d      	movs	r2, #141	; 0x8d
    33dc:	4990      	ldr	r1, [pc, #576]	; (3620 <_timer_init+0x260>)
    33de:	2001      	movs	r0, #1
    33e0:	4b90      	ldr	r3, [pc, #576]	; (3624 <_timer_init+0x264>)
    33e2:	4798      	blx	r3

	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    33e4:	2101      	movs	r1, #1
    33e6:	6838      	ldr	r0, [r7, #0]
    33e8:	4b8f      	ldr	r3, [pc, #572]	; (3628 <_timer_init+0x268>)
    33ea:	4798      	blx	r3
    33ec:	4603      	mov	r3, r0
    33ee:	f083 0301 	eor.w	r3, r3, #1
    33f2:	b2db      	uxtb	r3, r3
    33f4:	2b00      	cmp	r3, #0
    33f6:	d011      	beq.n	341c <_timer_init+0x5c>
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    33f8:	2102      	movs	r1, #2
    33fa:	6838      	ldr	r0, [r7, #0]
    33fc:	4b8b      	ldr	r3, [pc, #556]	; (362c <_timer_init+0x26c>)
    33fe:	4798      	blx	r3
    3400:	4603      	mov	r3, r0
    3402:	2b00      	cmp	r3, #0
    3404:	d006      	beq.n	3414 <_timer_init+0x54>
			hri_tc_clear_CTRLA_ENABLE_bit(hw);
    3406:	6838      	ldr	r0, [r7, #0]
    3408:	4b89      	ldr	r3, [pc, #548]	; (3630 <_timer_init+0x270>)
    340a:	4798      	blx	r3
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
    340c:	2102      	movs	r1, #2
    340e:	6838      	ldr	r0, [r7, #0]
    3410:	4b88      	ldr	r3, [pc, #544]	; (3634 <_timer_init+0x274>)
    3412:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(hw, TC_CTRLA_SWRST);
    3414:	2101      	movs	r1, #1
    3416:	6838      	ldr	r0, [r7, #0]
    3418:	4b87      	ldr	r3, [pc, #540]	; (3638 <_timer_init+0x278>)
    341a:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
    341c:	2101      	movs	r1, #1
    341e:	6838      	ldr	r0, [r7, #0]
    3420:	4b84      	ldr	r3, [pc, #528]	; (3634 <_timer_init+0x274>)
    3422:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3424:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3428:	4984      	ldr	r1, [pc, #528]	; (363c <_timer_init+0x27c>)
    342a:	4613      	mov	r3, r2
    342c:	009b      	lsls	r3, r3, #2
    342e:	4413      	add	r3, r2
    3430:	009b      	lsls	r3, r3, #2
    3432:	440b      	add	r3, r1
    3434:	3304      	adds	r3, #4
    3436:	681b      	ldr	r3, [r3, #0]
    3438:	4619      	mov	r1, r3
    343a:	6838      	ldr	r0, [r7, #0]
    343c:	4b7e      	ldr	r3, [pc, #504]	; (3638 <_timer_init+0x278>)
    343e:	4798      	blx	r3
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3440:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3444:	497d      	ldr	r1, [pc, #500]	; (363c <_timer_init+0x27c>)
    3446:	4613      	mov	r3, r2
    3448:	009b      	lsls	r3, r3, #2
    344a:	4413      	add	r3, r2
    344c:	009b      	lsls	r3, r3, #2
    344e:	440b      	add	r3, r1
    3450:	330a      	adds	r3, #10
    3452:	781b      	ldrb	r3, [r3, #0]
    3454:	4619      	mov	r1, r3
    3456:	6838      	ldr	r0, [r7, #0]
    3458:	4b79      	ldr	r3, [pc, #484]	; (3640 <_timer_init+0x280>)
    345a:	4798      	blx	r3
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    345c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3460:	4976      	ldr	r1, [pc, #472]	; (363c <_timer_init+0x27c>)
    3462:	4613      	mov	r3, r2
    3464:	009b      	lsls	r3, r3, #2
    3466:	4413      	add	r3, r2
    3468:	009b      	lsls	r3, r3, #2
    346a:	440b      	add	r3, r1
    346c:	3308      	adds	r3, #8
    346e:	881b      	ldrh	r3, [r3, #0]
    3470:	4619      	mov	r1, r3
    3472:	6838      	ldr	r0, [r7, #0]
    3474:	4b73      	ldr	r3, [pc, #460]	; (3644 <_timer_init+0x284>)
    3476:	4798      	blx	r3
	hri_tc_write_WAVE_reg(hw, TC_WAVE_WAVEGEN_MFRQ);
    3478:	2101      	movs	r1, #1
    347a:	6838      	ldr	r0, [r7, #0]
    347c:	4b72      	ldr	r3, [pc, #456]	; (3648 <_timer_init+0x288>)
    347e:	4798      	blx	r3

	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    3480:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3484:	496d      	ldr	r1, [pc, #436]	; (363c <_timer_init+0x27c>)
    3486:	4613      	mov	r3, r2
    3488:	009b      	lsls	r3, r3, #2
    348a:	4413      	add	r3, r2
    348c:	009b      	lsls	r3, r3, #2
    348e:	440b      	add	r3, r1
    3490:	3304      	adds	r3, #4
    3492:	681b      	ldr	r3, [r3, #0]
    3494:	f003 030c 	and.w	r3, r3, #12
    3498:	2b08      	cmp	r3, #8
    349a:	d11e      	bne.n	34da <_timer_init+0x11a>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    349c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34a0:	4966      	ldr	r1, [pc, #408]	; (363c <_timer_init+0x27c>)
    34a2:	4613      	mov	r3, r2
    34a4:	009b      	lsls	r3, r3, #2
    34a6:	4413      	add	r3, r2
    34a8:	009b      	lsls	r3, r3, #2
    34aa:	440b      	add	r3, r1
    34ac:	330c      	adds	r3, #12
    34ae:	681b      	ldr	r3, [r3, #0]
    34b0:	461a      	mov	r2, r3
    34b2:	2100      	movs	r1, #0
    34b4:	6838      	ldr	r0, [r7, #0]
    34b6:	4b65      	ldr	r3, [pc, #404]	; (364c <_timer_init+0x28c>)
    34b8:	4798      	blx	r3
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    34ba:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34be:	495f      	ldr	r1, [pc, #380]	; (363c <_timer_init+0x27c>)
    34c0:	4613      	mov	r3, r2
    34c2:	009b      	lsls	r3, r3, #2
    34c4:	4413      	add	r3, r2
    34c6:	009b      	lsls	r3, r3, #2
    34c8:	440b      	add	r3, r1
    34ca:	3310      	adds	r3, #16
    34cc:	681b      	ldr	r3, [r3, #0]
    34ce:	461a      	mov	r2, r3
    34d0:	2101      	movs	r1, #1
    34d2:	6838      	ldr	r0, [r7, #0]
    34d4:	4b5d      	ldr	r3, [pc, #372]	; (364c <_timer_init+0x28c>)
    34d6:	4798      	blx	r3
    34d8:	e06a      	b.n	35b0 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    34da:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34de:	4957      	ldr	r1, [pc, #348]	; (363c <_timer_init+0x27c>)
    34e0:	4613      	mov	r3, r2
    34e2:	009b      	lsls	r3, r3, #2
    34e4:	4413      	add	r3, r2
    34e6:	009b      	lsls	r3, r3, #2
    34e8:	440b      	add	r3, r1
    34ea:	3304      	adds	r3, #4
    34ec:	681b      	ldr	r3, [r3, #0]
    34ee:	f003 030c 	and.w	r3, r3, #12
    34f2:	2b00      	cmp	r3, #0
    34f4:	d120      	bne.n	3538 <_timer_init+0x178>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    34f6:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34fa:	4950      	ldr	r1, [pc, #320]	; (363c <_timer_init+0x27c>)
    34fc:	4613      	mov	r3, r2
    34fe:	009b      	lsls	r3, r3, #2
    3500:	4413      	add	r3, r2
    3502:	009b      	lsls	r3, r3, #2
    3504:	440b      	add	r3, r1
    3506:	330c      	adds	r3, #12
    3508:	681b      	ldr	r3, [r3, #0]
    350a:	b29b      	uxth	r3, r3
    350c:	461a      	mov	r2, r3
    350e:	2100      	movs	r1, #0
    3510:	6838      	ldr	r0, [r7, #0]
    3512:	4b4f      	ldr	r3, [pc, #316]	; (3650 <_timer_init+0x290>)
    3514:	4798      	blx	r3
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3516:	f997 200f 	ldrsb.w	r2, [r7, #15]
    351a:	4948      	ldr	r1, [pc, #288]	; (363c <_timer_init+0x27c>)
    351c:	4613      	mov	r3, r2
    351e:	009b      	lsls	r3, r3, #2
    3520:	4413      	add	r3, r2
    3522:	009b      	lsls	r3, r3, #2
    3524:	440b      	add	r3, r1
    3526:	3310      	adds	r3, #16
    3528:	681b      	ldr	r3, [r3, #0]
    352a:	b29b      	uxth	r3, r3
    352c:	461a      	mov	r2, r3
    352e:	2101      	movs	r1, #1
    3530:	6838      	ldr	r0, [r7, #0]
    3532:	4b47      	ldr	r3, [pc, #284]	; (3650 <_timer_init+0x290>)
    3534:	4798      	blx	r3
    3536:	e03b      	b.n	35b0 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    3538:	f997 200f 	ldrsb.w	r2, [r7, #15]
    353c:	493f      	ldr	r1, [pc, #252]	; (363c <_timer_init+0x27c>)
    353e:	4613      	mov	r3, r2
    3540:	009b      	lsls	r3, r3, #2
    3542:	4413      	add	r3, r2
    3544:	009b      	lsls	r3, r3, #2
    3546:	440b      	add	r3, r1
    3548:	3304      	adds	r3, #4
    354a:	681b      	ldr	r3, [r3, #0]
    354c:	f003 030c 	and.w	r3, r3, #12
    3550:	2b04      	cmp	r3, #4
    3552:	d12d      	bne.n	35b0 <_timer_init+0x1f0>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    3554:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3558:	4938      	ldr	r1, [pc, #224]	; (363c <_timer_init+0x27c>)
    355a:	4613      	mov	r3, r2
    355c:	009b      	lsls	r3, r3, #2
    355e:	4413      	add	r3, r2
    3560:	009b      	lsls	r3, r3, #2
    3562:	440b      	add	r3, r1
    3564:	330c      	adds	r3, #12
    3566:	681b      	ldr	r3, [r3, #0]
    3568:	b2db      	uxtb	r3, r3
    356a:	461a      	mov	r2, r3
    356c:	2100      	movs	r1, #0
    356e:	6838      	ldr	r0, [r7, #0]
    3570:	4b38      	ldr	r3, [pc, #224]	; (3654 <_timer_init+0x294>)
    3572:	4798      	blx	r3
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    3574:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3578:	4930      	ldr	r1, [pc, #192]	; (363c <_timer_init+0x27c>)
    357a:	4613      	mov	r3, r2
    357c:	009b      	lsls	r3, r3, #2
    357e:	4413      	add	r3, r2
    3580:	009b      	lsls	r3, r3, #2
    3582:	440b      	add	r3, r1
    3584:	3310      	adds	r3, #16
    3586:	681b      	ldr	r3, [r3, #0]
    3588:	b2db      	uxtb	r3, r3
    358a:	461a      	mov	r2, r3
    358c:	2101      	movs	r1, #1
    358e:	6838      	ldr	r0, [r7, #0]
    3590:	4b30      	ldr	r3, [pc, #192]	; (3654 <_timer_init+0x294>)
    3592:	4798      	blx	r3
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    3594:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3598:	4928      	ldr	r1, [pc, #160]	; (363c <_timer_init+0x27c>)
    359a:	4613      	mov	r3, r2
    359c:	009b      	lsls	r3, r3, #2
    359e:	4413      	add	r3, r2
    35a0:	009b      	lsls	r3, r3, #2
    35a2:	440b      	add	r3, r1
    35a4:	330b      	adds	r3, #11
    35a6:	781b      	ldrb	r3, [r3, #0]
    35a8:	4619      	mov	r1, r3
    35aa:	6838      	ldr	r0, [r7, #0]
    35ac:	4b2a      	ldr	r3, [pc, #168]	; (3658 <_timer_init+0x298>)
    35ae:	4798      	blx	r3
	}
	hri_tc_set_INTEN_OVF_bit(hw);
    35b0:	6838      	ldr	r0, [r7, #0]
    35b2:	4b2a      	ldr	r3, [pc, #168]	; (365c <_timer_init+0x29c>)
    35b4:	4798      	blx	r3

	_tc_init_irq_param(hw, (void *)device);
    35b6:	6879      	ldr	r1, [r7, #4]
    35b8:	6838      	ldr	r0, [r7, #0]
    35ba:	4b29      	ldr	r3, [pc, #164]	; (3660 <_timer_init+0x2a0>)
    35bc:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    35be:	f997 200f 	ldrsb.w	r2, [r7, #15]
    35c2:	491e      	ldr	r1, [pc, #120]	; (363c <_timer_init+0x27c>)
    35c4:	4613      	mov	r3, r2
    35c6:	009b      	lsls	r3, r3, #2
    35c8:	4413      	add	r3, r2
    35ca:	009b      	lsls	r3, r3, #2
    35cc:	440b      	add	r3, r1
    35ce:	3302      	adds	r3, #2
    35d0:	f9b3 3000 	ldrsh.w	r3, [r3]
    35d4:	4618      	mov	r0, r3
    35d6:	4b23      	ldr	r3, [pc, #140]	; (3664 <_timer_init+0x2a4>)
    35d8:	4798      	blx	r3
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    35da:	f997 200f 	ldrsb.w	r2, [r7, #15]
    35de:	4917      	ldr	r1, [pc, #92]	; (363c <_timer_init+0x27c>)
    35e0:	4613      	mov	r3, r2
    35e2:	009b      	lsls	r3, r3, #2
    35e4:	4413      	add	r3, r2
    35e6:	009b      	lsls	r3, r3, #2
    35e8:	440b      	add	r3, r1
    35ea:	3302      	adds	r3, #2
    35ec:	f9b3 3000 	ldrsh.w	r3, [r3]
    35f0:	4618      	mov	r0, r3
    35f2:	4b1d      	ldr	r3, [pc, #116]	; (3668 <_timer_init+0x2a8>)
    35f4:	4798      	blx	r3
	NVIC_EnableIRQ(_tcs[i].irq);
    35f6:	f997 200f 	ldrsb.w	r2, [r7, #15]
    35fa:	4910      	ldr	r1, [pc, #64]	; (363c <_timer_init+0x27c>)
    35fc:	4613      	mov	r3, r2
    35fe:	009b      	lsls	r3, r3, #2
    3600:	4413      	add	r3, r2
    3602:	009b      	lsls	r3, r3, #2
    3604:	440b      	add	r3, r1
    3606:	3302      	adds	r3, #2
    3608:	f9b3 3000 	ldrsh.w	r3, [r3]
    360c:	4618      	mov	r0, r3
    360e:	4b17      	ldr	r3, [pc, #92]	; (366c <_timer_init+0x2ac>)
    3610:	4798      	blx	r3

	return ERR_NONE;
    3612:	2300      	movs	r3, #0
}
    3614:	4618      	mov	r0, r3
    3616:	3710      	adds	r7, #16
    3618:	46bd      	mov	sp, r7
    361a:	bd80      	pop	{r7, pc}
    361c:	00003795 	.word	0x00003795
    3620:	0000531c 	.word	0x0000531c
    3624:	000014a9 	.word	0x000014a9
    3628:	00003149 	.word	0x00003149
    362c:	00003255 	.word	0x00003255
    3630:	0000322d 	.word	0x0000322d
    3634:	00003125 	.word	0x00003125
    3638:	00003285 	.word	0x00003285
    363c:	20000030 	.word	0x20000030
    3640:	000032e5 	.word	0x000032e5
    3644:	000032a9 	.word	0x000032a9
    3648:	000032c7 	.word	0x000032c7
    364c:	00003391 	.word	0x00003391
    3650:	0000335d 	.word	0x0000335d
    3654:	0000332d 	.word	0x0000332d
    3658:	00003305 	.word	0x00003305
    365c:	000031b3 	.word	0x000031b3
    3660:	000037fd 	.word	0x000037fd
    3664:	000030a5 	.word	0x000030a5
    3668:	000030e9 	.word	0x000030e9
    366c:	00003069 	.word	0x00003069

00003670 <_timer_start>:
}
/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const device)
{
    3670:	b580      	push	{r7, lr}
    3672:	b082      	sub	sp, #8
    3674:	af00      	add	r7, sp, #0
    3676:	6078      	str	r0, [r7, #4]
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    3678:	687b      	ldr	r3, [r7, #4]
    367a:	68db      	ldr	r3, [r3, #12]
    367c:	4618      	mov	r0, r3
    367e:	4b03      	ldr	r3, [pc, #12]	; (368c <_timer_start+0x1c>)
    3680:	4798      	blx	r3
}
    3682:	bf00      	nop
    3684:	3708      	adds	r7, #8
    3686:	46bd      	mov	sp, r7
    3688:	bd80      	pop	{r7, pc}
    368a:	bf00      	nop
    368c:	000031cd 	.word	0x000031cd

00003690 <_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _timer_stop(struct _timer_device *const device)
{
    3690:	b580      	push	{r7, lr}
    3692:	b082      	sub	sp, #8
    3694:	af00      	add	r7, sp, #0
    3696:	6078      	str	r0, [r7, #4]
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    3698:	687b      	ldr	r3, [r7, #4]
    369a:	68db      	ldr	r3, [r3, #12]
    369c:	4618      	mov	r0, r3
    369e:	4b03      	ldr	r3, [pc, #12]	; (36ac <_timer_stop+0x1c>)
    36a0:	4798      	blx	r3
}
    36a2:	bf00      	nop
    36a4:	3708      	adds	r7, #8
    36a6:	46bd      	mov	sp, r7
    36a8:	bd80      	pop	{r7, pc}
    36aa:	bf00      	nop
    36ac:	0000322d 	.word	0x0000322d

000036b0 <_timer_is_started>:
}
/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const device)
{
    36b0:	b580      	push	{r7, lr}
    36b2:	b082      	sub	sp, #8
    36b4:	af00      	add	r7, sp, #0
    36b6:	6078      	str	r0, [r7, #4]
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	68db      	ldr	r3, [r3, #12]
    36bc:	4618      	mov	r0, r3
    36be:	4b03      	ldr	r3, [pc, #12]	; (36cc <_timer_is_started+0x1c>)
    36c0:	4798      	blx	r3
    36c2:	4603      	mov	r3, r0
}
    36c4:	4618      	mov	r0, r3
    36c6:	3708      	adds	r7, #8
    36c8:	46bd      	mov	sp, r7
    36ca:	bd80      	pop	{r7, pc}
    36cc:	000031f5 	.word	0x000031f5

000036d0 <_tc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
    36d0:	b480      	push	{r7}
    36d2:	af00      	add	r7, sp, #0
	return NULL;
    36d4:	2300      	movs	r3, #0
}
    36d6:	4618      	mov	r0, r3
    36d8:	46bd      	mov	sp, r7
    36da:	f85d 7b04 	ldr.w	r7, [sp], #4
    36de:	4770      	bx	lr

000036e0 <_timer_set_irq>:
 * \brief Set timer IRQ
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
    36e0:	b580      	push	{r7, lr}
    36e2:	b084      	sub	sp, #16
    36e4:	af00      	add	r7, sp, #0
    36e6:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    36e8:	687b      	ldr	r3, [r7, #4]
    36ea:	68db      	ldr	r3, [r3, #12]
    36ec:	60fb      	str	r3, [r7, #12]
	int8_t      i  = get_tc_index(hw);
    36ee:	68f8      	ldr	r0, [r7, #12]
    36f0:	4b0e      	ldr	r3, [pc, #56]	; (372c <_timer_set_irq+0x4c>)
    36f2:	4798      	blx	r3
    36f4:	4603      	mov	r3, r0
    36f6:	72fb      	strb	r3, [r7, #11]
	ASSERT(ARRAY_SIZE(_tcs));
    36f8:	f240 120f 	movw	r2, #271	; 0x10f
    36fc:	490c      	ldr	r1, [pc, #48]	; (3730 <_timer_set_irq+0x50>)
    36fe:	2001      	movs	r0, #1
    3700:	4b0c      	ldr	r3, [pc, #48]	; (3734 <_timer_set_irq+0x54>)
    3702:	4798      	blx	r3

	_irq_set(_tcs[i].irq);
    3704:	f997 200b 	ldrsb.w	r2, [r7, #11]
    3708:	490b      	ldr	r1, [pc, #44]	; (3738 <_timer_set_irq+0x58>)
    370a:	4613      	mov	r3, r2
    370c:	009b      	lsls	r3, r3, #2
    370e:	4413      	add	r3, r2
    3710:	009b      	lsls	r3, r3, #2
    3712:	440b      	add	r3, r1
    3714:	3302      	adds	r3, #2
    3716:	f9b3 3000 	ldrsh.w	r3, [r3]
    371a:	b2db      	uxtb	r3, r3
    371c:	4618      	mov	r0, r3
    371e:	4b07      	ldr	r3, [pc, #28]	; (373c <_timer_set_irq+0x5c>)
    3720:	4798      	blx	r3
}
    3722:	bf00      	nop
    3724:	3710      	adds	r7, #16
    3726:	46bd      	mov	sp, r7
    3728:	bd80      	pop	{r7, pc}
    372a:	bf00      	nop
    372c:	00003795 	.word	0x00003795
    3730:	0000531c 	.word	0x0000531c
    3734:	000014a9 	.word	0x000014a9
    3738:	20000030 	.word	0x20000030
    373c:	000015f5 	.word	0x000015f5

00003740 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3740:	b580      	push	{r7, lr}
    3742:	b084      	sub	sp, #16
    3744:	af00      	add	r7, sp, #0
    3746:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    3748:	687b      	ldr	r3, [r7, #4]
    374a:	68db      	ldr	r3, [r3, #12]
    374c:	60fb      	str	r3, [r7, #12]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    374e:	68f8      	ldr	r0, [r7, #12]
    3750:	4b07      	ldr	r3, [pc, #28]	; (3770 <tc_interrupt_handler+0x30>)
    3752:	4798      	blx	r3
    3754:	4603      	mov	r3, r0
    3756:	2b00      	cmp	r3, #0
    3758:	d006      	beq.n	3768 <tc_interrupt_handler+0x28>
		hri_tc_clear_interrupt_OVF_bit(hw);
    375a:	68f8      	ldr	r0, [r7, #12]
    375c:	4b05      	ldr	r3, [pc, #20]	; (3774 <tc_interrupt_handler+0x34>)
    375e:	4798      	blx	r3
		device->timer_cb.period_expired(device);
    3760:	687b      	ldr	r3, [r7, #4]
    3762:	681b      	ldr	r3, [r3, #0]
    3764:	6878      	ldr	r0, [r7, #4]
    3766:	4798      	blx	r3
	}
}
    3768:	bf00      	nop
    376a:	3710      	adds	r7, #16
    376c:	46bd      	mov	sp, r7
    376e:	bd80      	pop	{r7, pc}
    3770:	00003171 	.word	0x00003171
    3774:	00003199 	.word	0x00003199

00003778 <TC3_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC3_Handler(void)
{
    3778:	b580      	push	{r7, lr}
    377a:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc3_dev);
    377c:	4b03      	ldr	r3, [pc, #12]	; (378c <TC3_Handler+0x14>)
    377e:	681b      	ldr	r3, [r3, #0]
    3780:	4618      	mov	r0, r3
    3782:	4b03      	ldr	r3, [pc, #12]	; (3790 <TC3_Handler+0x18>)
    3784:	4798      	blx	r3
}
    3786:	bf00      	nop
    3788:	bd80      	pop	{r7, pc}
    378a:	bf00      	nop
    378c:	20000494 	.word	0x20000494
    3790:	00003741 	.word	0x00003741

00003794 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    3794:	b580      	push	{r7, lr}
    3796:	b084      	sub	sp, #16
    3798:	af00      	add	r7, sp, #0
    379a:	6078      	str	r0, [r7, #4]
	uint8_t index = _get_hardware_offset(hw);
    379c:	6878      	ldr	r0, [r7, #4]
    379e:	4b13      	ldr	r3, [pc, #76]	; (37ec <get_tc_index+0x58>)
    37a0:	4798      	blx	r3
    37a2:	4603      	mov	r3, r0
    37a4:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    37a6:	2300      	movs	r3, #0
    37a8:	73fb      	strb	r3, [r7, #15]
    37aa:	e010      	b.n	37ce <get_tc_index+0x3a>
		if (_tcs[i].number == index) {
    37ac:	7bfa      	ldrb	r2, [r7, #15]
    37ae:	4910      	ldr	r1, [pc, #64]	; (37f0 <get_tc_index+0x5c>)
    37b0:	4613      	mov	r3, r2
    37b2:	009b      	lsls	r3, r3, #2
    37b4:	4413      	add	r3, r2
    37b6:	009b      	lsls	r3, r3, #2
    37b8:	440b      	add	r3, r1
    37ba:	781b      	ldrb	r3, [r3, #0]
    37bc:	7bba      	ldrb	r2, [r7, #14]
    37be:	429a      	cmp	r2, r3
    37c0:	d102      	bne.n	37c8 <get_tc_index+0x34>
			return i;
    37c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
    37c6:	e00d      	b.n	37e4 <get_tc_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    37c8:	7bfb      	ldrb	r3, [r7, #15]
    37ca:	3301      	adds	r3, #1
    37cc:	73fb      	strb	r3, [r7, #15]
    37ce:	7bfb      	ldrb	r3, [r7, #15]
    37d0:	2b00      	cmp	r3, #0
    37d2:	d0eb      	beq.n	37ac <get_tc_index+0x18>
		}
	}

	ASSERT(false);
    37d4:	f44f 729e 	mov.w	r2, #316	; 0x13c
    37d8:	4906      	ldr	r1, [pc, #24]	; (37f4 <get_tc_index+0x60>)
    37da:	2000      	movs	r0, #0
    37dc:	4b06      	ldr	r3, [pc, #24]	; (37f8 <get_tc_index+0x64>)
    37de:	4798      	blx	r3
	return -1;
    37e0:	f04f 33ff 	mov.w	r3, #4294967295
}
    37e4:	4618      	mov	r0, r3
    37e6:	3710      	adds	r7, #16
    37e8:	46bd      	mov	sp, r7
    37ea:	bd80      	pop	{r7, pc}
    37ec:	00003829 	.word	0x00003829
    37f0:	20000030 	.word	0x20000030
    37f4:	0000531c 	.word	0x0000531c
    37f8:	000014a9 	.word	0x000014a9

000037fc <_tc_init_irq_param>:

/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
    37fc:	b480      	push	{r7}
    37fe:	b083      	sub	sp, #12
    3800:	af00      	add	r7, sp, #0
    3802:	6078      	str	r0, [r7, #4]
    3804:	6039      	str	r1, [r7, #0]
	if (hw == TC3) {
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	4a05      	ldr	r2, [pc, #20]	; (3820 <_tc_init_irq_param+0x24>)
    380a:	4293      	cmp	r3, r2
    380c:	d102      	bne.n	3814 <_tc_init_irq_param+0x18>
		_tc3_dev = (struct _timer_device *)dev;
    380e:	4a05      	ldr	r2, [pc, #20]	; (3824 <_tc_init_irq_param+0x28>)
    3810:	683b      	ldr	r3, [r7, #0]
    3812:	6013      	str	r3, [r2, #0]
	}
}
    3814:	bf00      	nop
    3816:	370c      	adds	r7, #12
    3818:	46bd      	mov	sp, r7
    381a:	f85d 7b04 	ldr.w	r7, [sp], #4
    381e:	4770      	bx	lr
    3820:	4101c000 	.word	0x4101c000
    3824:	20000494 	.word	0x20000494

00003828 <_get_hardware_offset>:
 * \internal Retrieve TC hardware index
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
    3828:	b4b0      	push	{r4, r5, r7}
    382a:	b08d      	sub	sp, #52	; 0x34
    382c:	af00      	add	r7, sp, #0
    382e:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3830:	4b13      	ldr	r3, [pc, #76]	; (3880 <_get_hardware_offset+0x58>)
    3832:	f107 040c 	add.w	r4, r7, #12
    3836:	461d      	mov	r5, r3
    3838:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    383a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    383c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    3840:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3844:	2300      	movs	r3, #0
    3846:	62fb      	str	r3, [r7, #44]	; 0x2c
    3848:	e010      	b.n	386c <_get_hardware_offset+0x44>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    384a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    384c:	009b      	lsls	r3, r3, #2
    384e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    3852:	4413      	add	r3, r2
    3854:	f853 3c24 	ldr.w	r3, [r3, #-36]
    3858:	461a      	mov	r2, r3
    385a:	687b      	ldr	r3, [r7, #4]
    385c:	429a      	cmp	r2, r3
    385e:	d102      	bne.n	3866 <_get_hardware_offset+0x3e>
			return i;
    3860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3862:	b2db      	uxtb	r3, r3
    3864:	e006      	b.n	3874 <_get_hardware_offset+0x4c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3868:	3301      	adds	r3, #1
    386a:	62fb      	str	r3, [r7, #44]	; 0x2c
    386c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    386e:	2b07      	cmp	r3, #7
    3870:	d9eb      	bls.n	384a <_get_hardware_offset+0x22>
		}
	}
	return 0;
    3872:	2300      	movs	r3, #0
}
    3874:	4618      	mov	r0, r3
    3876:	3734      	adds	r7, #52	; 0x34
    3878:	46bd      	mov	sp, r7
    387a:	bcb0      	pop	{r4, r5, r7}
    387c:	4770      	bx	lr
    387e:	bf00      	nop
    3880:	00005330 	.word	0x00005330

00003884 <hri_port_set_OUT_reg>:
{
    3884:	b480      	push	{r7}
    3886:	b085      	sub	sp, #20
    3888:	af00      	add	r7, sp, #0
    388a:	60f8      	str	r0, [r7, #12]
    388c:	460b      	mov	r3, r1
    388e:	607a      	str	r2, [r7, #4]
    3890:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3892:	7afb      	ldrb	r3, [r7, #11]
    3894:	68fa      	ldr	r2, [r7, #12]
    3896:	01db      	lsls	r3, r3, #7
    3898:	4413      	add	r3, r2
    389a:	3318      	adds	r3, #24
    389c:	687a      	ldr	r2, [r7, #4]
    389e:	601a      	str	r2, [r3, #0]
}
    38a0:	bf00      	nop
    38a2:	3714      	adds	r7, #20
    38a4:	46bd      	mov	sp, r7
    38a6:	f85d 7b04 	ldr.w	r7, [sp], #4
    38aa:	4770      	bx	lr

000038ac <hri_port_clear_OUT_reg>:
{
    38ac:	b480      	push	{r7}
    38ae:	b085      	sub	sp, #20
    38b0:	af00      	add	r7, sp, #0
    38b2:	60f8      	str	r0, [r7, #12]
    38b4:	460b      	mov	r3, r1
    38b6:	607a      	str	r2, [r7, #4]
    38b8:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    38ba:	7afb      	ldrb	r3, [r7, #11]
    38bc:	68fa      	ldr	r2, [r7, #12]
    38be:	01db      	lsls	r3, r3, #7
    38c0:	4413      	add	r3, r2
    38c2:	3314      	adds	r3, #20
    38c4:	687a      	ldr	r2, [r7, #4]
    38c6:	601a      	str	r2, [r3, #0]
}
    38c8:	bf00      	nop
    38ca:	3714      	adds	r7, #20
    38cc:	46bd      	mov	sp, r7
    38ce:	f85d 7b04 	ldr.w	r7, [sp], #4
    38d2:	4770      	bx	lr

000038d4 <_gpio_set_level>:
{
    38d4:	b580      	push	{r7, lr}
    38d6:	b082      	sub	sp, #8
    38d8:	af00      	add	r7, sp, #0
    38da:	4603      	mov	r3, r0
    38dc:	6039      	str	r1, [r7, #0]
    38de:	71fb      	strb	r3, [r7, #7]
    38e0:	4613      	mov	r3, r2
    38e2:	71bb      	strb	r3, [r7, #6]
	if (level) {
    38e4:	79bb      	ldrb	r3, [r7, #6]
    38e6:	2b00      	cmp	r3, #0
    38e8:	d006      	beq.n	38f8 <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    38ea:	79fb      	ldrb	r3, [r7, #7]
    38ec:	683a      	ldr	r2, [r7, #0]
    38ee:	4619      	mov	r1, r3
    38f0:	4806      	ldr	r0, [pc, #24]	; (390c <_gpio_set_level+0x38>)
    38f2:	4b07      	ldr	r3, [pc, #28]	; (3910 <_gpio_set_level+0x3c>)
    38f4:	4798      	blx	r3
}
    38f6:	e005      	b.n	3904 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    38f8:	79fb      	ldrb	r3, [r7, #7]
    38fa:	683a      	ldr	r2, [r7, #0]
    38fc:	4619      	mov	r1, r3
    38fe:	4803      	ldr	r0, [pc, #12]	; (390c <_gpio_set_level+0x38>)
    3900:	4b04      	ldr	r3, [pc, #16]	; (3914 <_gpio_set_level+0x40>)
    3902:	4798      	blx	r3
}
    3904:	bf00      	nop
    3906:	3708      	adds	r7, #8
    3908:	46bd      	mov	sp, r7
    390a:	bd80      	pop	{r7, pc}
    390c:	41008000 	.word	0x41008000
    3910:	00003885 	.word	0x00003885
    3914:	000038ad 	.word	0x000038ad

00003918 <gpio_set_pin_level>:
{
    3918:	b580      	push	{r7, lr}
    391a:	b082      	sub	sp, #8
    391c:	af00      	add	r7, sp, #0
    391e:	4603      	mov	r3, r0
    3920:	460a      	mov	r2, r1
    3922:	71fb      	strb	r3, [r7, #7]
    3924:	4613      	mov	r3, r2
    3926:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3928:	79fb      	ldrb	r3, [r7, #7]
    392a:	095b      	lsrs	r3, r3, #5
    392c:	b2d8      	uxtb	r0, r3
    392e:	79fb      	ldrb	r3, [r7, #7]
    3930:	f003 031f 	and.w	r3, r3, #31
    3934:	2201      	movs	r2, #1
    3936:	fa02 f303 	lsl.w	r3, r2, r3
    393a:	79ba      	ldrb	r2, [r7, #6]
    393c:	4619      	mov	r1, r3
    393e:	4b03      	ldr	r3, [pc, #12]	; (394c <gpio_set_pin_level+0x34>)
    3940:	4798      	blx	r3
}
    3942:	bf00      	nop
    3944:	3708      	adds	r7, #8
    3946:	46bd      	mov	sp, r7
    3948:	bd80      	pop	{r7, pc}
    394a:	bf00      	nop
    394c:	000038d5 	.word	0x000038d5

00003950 <TIMER_task1_cb>:
	}
}


static void TIMER_task1_cb(const struct timer_task *const timer_task)
{
    3950:	b590      	push	{r4, r7, lr}
    3952:	b089      	sub	sp, #36	; 0x24
    3954:	af06      	add	r7, sp, #24
    3956:	6078      	str	r0, [r7, #4]
	triggerReadoutArray(&sensor1,&sensor2,&sensor3,&sensor4,&sensor5,&sensor6,&sensor7,&sensor8,&sensor9,bmx_io);
    3958:	4b0e      	ldr	r3, [pc, #56]	; (3994 <TIMER_task1_cb+0x44>)
    395a:	681b      	ldr	r3, [r3, #0]
    395c:	9305      	str	r3, [sp, #20]
    395e:	4b0e      	ldr	r3, [pc, #56]	; (3998 <TIMER_task1_cb+0x48>)
    3960:	9304      	str	r3, [sp, #16]
    3962:	4b0e      	ldr	r3, [pc, #56]	; (399c <TIMER_task1_cb+0x4c>)
    3964:	9303      	str	r3, [sp, #12]
    3966:	4b0e      	ldr	r3, [pc, #56]	; (39a0 <TIMER_task1_cb+0x50>)
    3968:	9302      	str	r3, [sp, #8]
    396a:	4b0e      	ldr	r3, [pc, #56]	; (39a4 <TIMER_task1_cb+0x54>)
    396c:	9301      	str	r3, [sp, #4]
    396e:	4b0e      	ldr	r3, [pc, #56]	; (39a8 <TIMER_task1_cb+0x58>)
    3970:	9300      	str	r3, [sp, #0]
    3972:	4b0e      	ldr	r3, [pc, #56]	; (39ac <TIMER_task1_cb+0x5c>)
    3974:	4a0e      	ldr	r2, [pc, #56]	; (39b0 <TIMER_task1_cb+0x60>)
    3976:	490f      	ldr	r1, [pc, #60]	; (39b4 <TIMER_task1_cb+0x64>)
    3978:	480f      	ldr	r0, [pc, #60]	; (39b8 <TIMER_task1_cb+0x68>)
    397a:	4c10      	ldr	r4, [pc, #64]	; (39bc <TIMER_task1_cb+0x6c>)
    397c:	47a0      	blx	r4
	new_data = true;
    397e:	4b10      	ldr	r3, [pc, #64]	; (39c0 <TIMER_task1_cb+0x70>)
    3980:	2201      	movs	r2, #1
    3982:	701a      	strb	r2, [r3, #0]
	timer_stop(&TIMER_0);
    3984:	480f      	ldr	r0, [pc, #60]	; (39c4 <TIMER_task1_cb+0x74>)
    3986:	4b10      	ldr	r3, [pc, #64]	; (39c8 <TIMER_task1_cb+0x78>)
    3988:	4798      	blx	r3
};
    398a:	bf00      	nop
    398c:	370c      	adds	r7, #12
    398e:	46bd      	mov	sp, r7
    3990:	bd90      	pop	{r4, r7, pc}
    3992:	bf00      	nop
    3994:	20000560 	.word	0x20000560
    3998:	20000620 	.word	0x20000620
    399c:	20000784 	.word	0x20000784
    39a0:	20000508 	.word	0x20000508
    39a4:	20000568 	.word	0x20000568
    39a8:	2000067c 	.word	0x2000067c
    39ac:	200006d4 	.word	0x200006d4
    39b0:	200005c0 	.word	0x200005c0
    39b4:	200007dc 	.word	0x200007dc
    39b8:	2000072c 	.word	0x2000072c
    39bc:	00004fb5 	.word	0x00004fb5
    39c0:	20000504 	.word	0x20000504
    39c4:	200004d8 	.word	0x200004d8
    39c8:	00000f99 	.word	0x00000f99

000039cc <TIMER_init>:

void TIMER_init(uint16_t timer_interval)
{
    39cc:	b580      	push	{r7, lr}
    39ce:	b082      	sub	sp, #8
    39d0:	af00      	add	r7, sp, #0
    39d2:	4603      	mov	r3, r0
    39d4:	80fb      	strh	r3, [r7, #6]
	TIMER_task1.interval = timer_interval;
    39d6:	88fb      	ldrh	r3, [r7, #6]
    39d8:	4a07      	ldr	r2, [pc, #28]	; (39f8 <TIMER_init+0x2c>)
    39da:	6093      	str	r3, [r2, #8]
	TIMER_task1.cb       = TIMER_task1_cb;
    39dc:	4b06      	ldr	r3, [pc, #24]	; (39f8 <TIMER_init+0x2c>)
    39de:	4a07      	ldr	r2, [pc, #28]	; (39fc <TIMER_init+0x30>)
    39e0:	60da      	str	r2, [r3, #12]
	TIMER_task1.mode     = TIMER_TASK_REPEAT;
    39e2:	4b05      	ldr	r3, [pc, #20]	; (39f8 <TIMER_init+0x2c>)
    39e4:	2201      	movs	r2, #1
    39e6:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER_0, &TIMER_task1);
    39e8:	4903      	ldr	r1, [pc, #12]	; (39f8 <TIMER_init+0x2c>)
    39ea:	4805      	ldr	r0, [pc, #20]	; (3a00 <TIMER_init+0x34>)
    39ec:	4b05      	ldr	r3, [pc, #20]	; (3a04 <TIMER_init+0x38>)
    39ee:	4798      	blx	r3
	//timer_start(&TIMER_0);
};
    39f0:	bf00      	nop
    39f2:	3708      	adds	r7, #8
    39f4:	46bd      	mov	sp, r7
    39f6:	bd80      	pop	{r7, pc}
    39f8:	20000498 	.word	0x20000498
    39fc:	00003951 	.word	0x00003951
    3a00:	200004d8 	.word	0x200004d8
    3a04:	00000ff5 	.word	0x00000ff5

00003a08 <main>:


int main(void)
{
    3a08:	b590      	push	{r4, r7, lr}
    3a0a:	b083      	sub	sp, #12
    3a0c:	af02      	add	r7, sp, #8
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    3a0e:	4b7e      	ldr	r3, [pc, #504]	; (3c08 <main+0x200>)
    3a10:	4798      	blx	r3
	
	//Initialize I2C communication
	i2c_m_sync_get_io_descriptor(&I2C_0, &bmx_io);
    3a12:	497e      	ldr	r1, [pc, #504]	; (3c0c <main+0x204>)
    3a14:	487e      	ldr	r0, [pc, #504]	; (3c10 <main+0x208>)
    3a16:	4b7f      	ldr	r3, [pc, #508]	; (3c14 <main+0x20c>)
    3a18:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    3a1a:	487d      	ldr	r0, [pc, #500]	; (3c10 <main+0x208>)
    3a1c:	4b7e      	ldr	r3, [pc, #504]	; (3c18 <main+0x210>)
    3a1e:	4798      	blx	r3
	
	//enable UART drivers on the virtual com port
	usart_sync_get_io_descriptor(&USART_0, &debug_io);
    3a20:	497e      	ldr	r1, [pc, #504]	; (3c1c <main+0x214>)
    3a22:	487f      	ldr	r0, [pc, #508]	; (3c20 <main+0x218>)
    3a24:	4b7f      	ldr	r3, [pc, #508]	; (3c24 <main+0x21c>)
    3a26:	4798      	blx	r3
	usart_sync_enable(&USART_0);
    3a28:	487d      	ldr	r0, [pc, #500]	; (3c20 <main+0x218>)
    3a2a:	4b7f      	ldr	r3, [pc, #508]	; (3c28 <main+0x220>)
    3a2c:	4798      	blx	r3

		
    gpio_set_pin_level(TRG,false);
    3a2e:	2100      	movs	r1, #0
    3a30:	2006      	movs	r0, #6
    3a32:	4b7e      	ldr	r3, [pc, #504]	; (3c2c <main+0x224>)
    3a34:	4798      	blx	r3
	gpio_set_pin_level(TRG,true);
    3a36:	2101      	movs	r1, #1
    3a38:	2006      	movs	r0, #6
    3a3a:	4b7c      	ldr	r3, [pc, #496]	; (3c2c <main+0x224>)
    3a3c:	4798      	blx	r3
	
    //bottom row left
	initialize(&sensor1);
    3a3e:	487c      	ldr	r0, [pc, #496]	; (3c30 <main+0x228>)
    3a40:	4b7c      	ldr	r3, [pc, #496]	; (3c34 <main+0x22c>)
    3a42:	4798      	blx	r3
	begin(&sensor1,1,0,0,false, bmx_io);
    3a44:	4b71      	ldr	r3, [pc, #452]	; (3c0c <main+0x204>)
    3a46:	681b      	ldr	r3, [r3, #0]
    3a48:	9301      	str	r3, [sp, #4]
    3a4a:	2300      	movs	r3, #0
    3a4c:	9300      	str	r3, [sp, #0]
    3a4e:	2300      	movs	r3, #0
    3a50:	2200      	movs	r2, #0
    3a52:	2101      	movs	r1, #1
    3a54:	4876      	ldr	r0, [pc, #472]	; (3c30 <main+0x228>)
    3a56:	4c78      	ldr	r4, [pc, #480]	; (3c38 <main+0x230>)
    3a58:	47a0      	blx	r4
	triggerInitialize(&sensor1,bmx_io);
    3a5a:	4b6c      	ldr	r3, [pc, #432]	; (3c0c <main+0x204>)
    3a5c:	681b      	ldr	r3, [r3, #0]
    3a5e:	4619      	mov	r1, r3
    3a60:	4873      	ldr	r0, [pc, #460]	; (3c30 <main+0x228>)
    3a62:	4b76      	ldr	r3, [pc, #472]	; (3c3c <main+0x234>)
    3a64:	4798      	blx	r3
	//delay_ms(1);
	
	//bottom row middle
	initialize(&sensor2);
    3a66:	4876      	ldr	r0, [pc, #472]	; (3c40 <main+0x238>)
    3a68:	4b72      	ldr	r3, [pc, #456]	; (3c34 <main+0x22c>)
    3a6a:	4798      	blx	r3
	begin(&sensor2,1,0,1,false, bmx_io);
    3a6c:	4b67      	ldr	r3, [pc, #412]	; (3c0c <main+0x204>)
    3a6e:	681b      	ldr	r3, [r3, #0]
    3a70:	9301      	str	r3, [sp, #4]
    3a72:	2300      	movs	r3, #0
    3a74:	9300      	str	r3, [sp, #0]
    3a76:	2301      	movs	r3, #1
    3a78:	2200      	movs	r2, #0
    3a7a:	2101      	movs	r1, #1
    3a7c:	4870      	ldr	r0, [pc, #448]	; (3c40 <main+0x238>)
    3a7e:	4c6e      	ldr	r4, [pc, #440]	; (3c38 <main+0x230>)
    3a80:	47a0      	blx	r4
	triggerInitialize(&sensor2,bmx_io);
    3a82:	4b62      	ldr	r3, [pc, #392]	; (3c0c <main+0x204>)
    3a84:	681b      	ldr	r3, [r3, #0]
    3a86:	4619      	mov	r1, r3
    3a88:	486d      	ldr	r0, [pc, #436]	; (3c40 <main+0x238>)
    3a8a:	4b6c      	ldr	r3, [pc, #432]	; (3c3c <main+0x234>)
    3a8c:	4798      	blx	r3
	//delay_ms(1);
	//counter_delay(30000);
	
	//bottom row right
	initialize(&sensor3);
    3a8e:	486d      	ldr	r0, [pc, #436]	; (3c44 <main+0x23c>)
    3a90:	4b68      	ldr	r3, [pc, #416]	; (3c34 <main+0x22c>)
    3a92:	4798      	blx	r3
	begin(&sensor3,1,1,0,false, bmx_io);
    3a94:	4b5d      	ldr	r3, [pc, #372]	; (3c0c <main+0x204>)
    3a96:	681b      	ldr	r3, [r3, #0]
    3a98:	9301      	str	r3, [sp, #4]
    3a9a:	2300      	movs	r3, #0
    3a9c:	9300      	str	r3, [sp, #0]
    3a9e:	2300      	movs	r3, #0
    3aa0:	2201      	movs	r2, #1
    3aa2:	2101      	movs	r1, #1
    3aa4:	4867      	ldr	r0, [pc, #412]	; (3c44 <main+0x23c>)
    3aa6:	4c64      	ldr	r4, [pc, #400]	; (3c38 <main+0x230>)
    3aa8:	47a0      	blx	r4
	triggerInitialize(&sensor3,bmx_io);
    3aaa:	4b58      	ldr	r3, [pc, #352]	; (3c0c <main+0x204>)
    3aac:	681b      	ldr	r3, [r3, #0]
    3aae:	4619      	mov	r1, r3
    3ab0:	4864      	ldr	r0, [pc, #400]	; (3c44 <main+0x23c>)
    3ab2:	4b62      	ldr	r3, [pc, #392]	; (3c3c <main+0x234>)
    3ab4:	4798      	blx	r3
	//delay_ms(10);
	
	//middle row left
	initialize(&sensor4);
    3ab6:	4864      	ldr	r0, [pc, #400]	; (3c48 <main+0x240>)
    3ab8:	4b5e      	ldr	r3, [pc, #376]	; (3c34 <main+0x22c>)
    3aba:	4798      	blx	r3
	begin(&sensor4,2,0,0,false, bmx_io);
    3abc:	4b53      	ldr	r3, [pc, #332]	; (3c0c <main+0x204>)
    3abe:	681b      	ldr	r3, [r3, #0]
    3ac0:	9301      	str	r3, [sp, #4]
    3ac2:	2300      	movs	r3, #0
    3ac4:	9300      	str	r3, [sp, #0]
    3ac6:	2300      	movs	r3, #0
    3ac8:	2200      	movs	r2, #0
    3aca:	2102      	movs	r1, #2
    3acc:	485e      	ldr	r0, [pc, #376]	; (3c48 <main+0x240>)
    3ace:	4c5a      	ldr	r4, [pc, #360]	; (3c38 <main+0x230>)
    3ad0:	47a0      	blx	r4
	triggerInitialize(&sensor4,bmx_io);
    3ad2:	4b4e      	ldr	r3, [pc, #312]	; (3c0c <main+0x204>)
    3ad4:	681b      	ldr	r3, [r3, #0]
    3ad6:	4619      	mov	r1, r3
    3ad8:	485b      	ldr	r0, [pc, #364]	; (3c48 <main+0x240>)
    3ada:	4b58      	ldr	r3, [pc, #352]	; (3c3c <main+0x234>)
    3adc:	4798      	blx	r3
	//delay_ms(10);
	    
	//middle row middle
	initialize(&sensor5);
    3ade:	485b      	ldr	r0, [pc, #364]	; (3c4c <main+0x244>)
    3ae0:	4b54      	ldr	r3, [pc, #336]	; (3c34 <main+0x22c>)
    3ae2:	4798      	blx	r3
	begin(&sensor5,2,0,1,false, bmx_io);
    3ae4:	4b49      	ldr	r3, [pc, #292]	; (3c0c <main+0x204>)
    3ae6:	681b      	ldr	r3, [r3, #0]
    3ae8:	9301      	str	r3, [sp, #4]
    3aea:	2300      	movs	r3, #0
    3aec:	9300      	str	r3, [sp, #0]
    3aee:	2301      	movs	r3, #1
    3af0:	2200      	movs	r2, #0
    3af2:	2102      	movs	r1, #2
    3af4:	4855      	ldr	r0, [pc, #340]	; (3c4c <main+0x244>)
    3af6:	4c50      	ldr	r4, [pc, #320]	; (3c38 <main+0x230>)
    3af8:	47a0      	blx	r4
	triggerInitialize(&sensor5,bmx_io);
    3afa:	4b44      	ldr	r3, [pc, #272]	; (3c0c <main+0x204>)
    3afc:	681b      	ldr	r3, [r3, #0]
    3afe:	4619      	mov	r1, r3
    3b00:	4852      	ldr	r0, [pc, #328]	; (3c4c <main+0x244>)
    3b02:	4b4e      	ldr	r3, [pc, #312]	; (3c3c <main+0x234>)
    3b04:	4798      	blx	r3
	//delay_ms(10);
	    
	 //middle row right
	 initialize(&sensor6);
    3b06:	4852      	ldr	r0, [pc, #328]	; (3c50 <main+0x248>)
    3b08:	4b4a      	ldr	r3, [pc, #296]	; (3c34 <main+0x22c>)
    3b0a:	4798      	blx	r3
	 begin(&sensor6,2,1,0,false, bmx_io);
    3b0c:	4b3f      	ldr	r3, [pc, #252]	; (3c0c <main+0x204>)
    3b0e:	681b      	ldr	r3, [r3, #0]
    3b10:	9301      	str	r3, [sp, #4]
    3b12:	2300      	movs	r3, #0
    3b14:	9300      	str	r3, [sp, #0]
    3b16:	2300      	movs	r3, #0
    3b18:	2201      	movs	r2, #1
    3b1a:	2102      	movs	r1, #2
    3b1c:	484c      	ldr	r0, [pc, #304]	; (3c50 <main+0x248>)
    3b1e:	4c46      	ldr	r4, [pc, #280]	; (3c38 <main+0x230>)
    3b20:	47a0      	blx	r4
	 triggerInitialize(&sensor6,bmx_io);
    3b22:	4b3a      	ldr	r3, [pc, #232]	; (3c0c <main+0x204>)
    3b24:	681b      	ldr	r3, [r3, #0]
    3b26:	4619      	mov	r1, r3
    3b28:	4849      	ldr	r0, [pc, #292]	; (3c50 <main+0x248>)
    3b2a:	4b44      	ldr	r3, [pc, #272]	; (3c3c <main+0x234>)
    3b2c:	4798      	blx	r3
	 //delay_ms(10);
	 
	 //top row left
	 initialize(&sensor7);
    3b2e:	4849      	ldr	r0, [pc, #292]	; (3c54 <main+0x24c>)
    3b30:	4b40      	ldr	r3, [pc, #256]	; (3c34 <main+0x22c>)
    3b32:	4798      	blx	r3
	 begin(&sensor7,3,0,0,false, bmx_io);
    3b34:	4b35      	ldr	r3, [pc, #212]	; (3c0c <main+0x204>)
    3b36:	681b      	ldr	r3, [r3, #0]
    3b38:	9301      	str	r3, [sp, #4]
    3b3a:	2300      	movs	r3, #0
    3b3c:	9300      	str	r3, [sp, #0]
    3b3e:	2300      	movs	r3, #0
    3b40:	2200      	movs	r2, #0
    3b42:	2103      	movs	r1, #3
    3b44:	4843      	ldr	r0, [pc, #268]	; (3c54 <main+0x24c>)
    3b46:	4c3c      	ldr	r4, [pc, #240]	; (3c38 <main+0x230>)
    3b48:	47a0      	blx	r4
	 triggerInitialize(&sensor7,bmx_io);
    3b4a:	4b30      	ldr	r3, [pc, #192]	; (3c0c <main+0x204>)
    3b4c:	681b      	ldr	r3, [r3, #0]
    3b4e:	4619      	mov	r1, r3
    3b50:	4840      	ldr	r0, [pc, #256]	; (3c54 <main+0x24c>)
    3b52:	4b3a      	ldr	r3, [pc, #232]	; (3c3c <main+0x234>)
    3b54:	4798      	blx	r3
	 //delay_ms(10);
	     
	 //top row middle
	 initialize(&sensor8);
    3b56:	4840      	ldr	r0, [pc, #256]	; (3c58 <main+0x250>)
    3b58:	4b36      	ldr	r3, [pc, #216]	; (3c34 <main+0x22c>)
    3b5a:	4798      	blx	r3
	 begin(&sensor8,3,0,1,false, bmx_io);
    3b5c:	4b2b      	ldr	r3, [pc, #172]	; (3c0c <main+0x204>)
    3b5e:	681b      	ldr	r3, [r3, #0]
    3b60:	9301      	str	r3, [sp, #4]
    3b62:	2300      	movs	r3, #0
    3b64:	9300      	str	r3, [sp, #0]
    3b66:	2301      	movs	r3, #1
    3b68:	2200      	movs	r2, #0
    3b6a:	2103      	movs	r1, #3
    3b6c:	483a      	ldr	r0, [pc, #232]	; (3c58 <main+0x250>)
    3b6e:	4c32      	ldr	r4, [pc, #200]	; (3c38 <main+0x230>)
    3b70:	47a0      	blx	r4
	 triggerInitialize(&sensor8,bmx_io);
    3b72:	4b26      	ldr	r3, [pc, #152]	; (3c0c <main+0x204>)
    3b74:	681b      	ldr	r3, [r3, #0]
    3b76:	4619      	mov	r1, r3
    3b78:	4837      	ldr	r0, [pc, #220]	; (3c58 <main+0x250>)
    3b7a:	4b30      	ldr	r3, [pc, #192]	; (3c3c <main+0x234>)
    3b7c:	4798      	blx	r3
	 //delay_ms(10);
	     
	 //top row right
	 initialize(&sensor9);
    3b7e:	4837      	ldr	r0, [pc, #220]	; (3c5c <main+0x254>)
    3b80:	4b2c      	ldr	r3, [pc, #176]	; (3c34 <main+0x22c>)
    3b82:	4798      	blx	r3
	 begin(&sensor9,3,1,0,false, bmx_io);
    3b84:	4b21      	ldr	r3, [pc, #132]	; (3c0c <main+0x204>)
    3b86:	681b      	ldr	r3, [r3, #0]
    3b88:	9301      	str	r3, [sp, #4]
    3b8a:	2300      	movs	r3, #0
    3b8c:	9300      	str	r3, [sp, #0]
    3b8e:	2300      	movs	r3, #0
    3b90:	2201      	movs	r2, #1
    3b92:	2103      	movs	r1, #3
    3b94:	4831      	ldr	r0, [pc, #196]	; (3c5c <main+0x254>)
    3b96:	4c28      	ldr	r4, [pc, #160]	; (3c38 <main+0x230>)
    3b98:	47a0      	blx	r4
	 triggerInitialize(&sensor9,bmx_io);
    3b9a:	4b1c      	ldr	r3, [pc, #112]	; (3c0c <main+0x204>)
    3b9c:	681b      	ldr	r3, [r3, #0]
    3b9e:	4619      	mov	r1, r3
    3ba0:	482e      	ldr	r0, [pc, #184]	; (3c5c <main+0x254>)
    3ba2:	4b26      	ldr	r3, [pc, #152]	; (3c3c <main+0x234>)
    3ba4:	4798      	blx	r3
	 //delay_ms(10);
	 
	 gpio_set_pin_level(TRG,false);
    3ba6:	2100      	movs	r1, #0
    3ba8:	2006      	movs	r0, #6
    3baa:	4b20      	ldr	r3, [pc, #128]	; (3c2c <main+0x224>)
    3bac:	4798      	blx	r3
	 
	 new_data = false;
    3bae:	4b2c      	ldr	r3, [pc, #176]	; (3c60 <main+0x258>)
    3bb0:	2200      	movs	r2, #0
    3bb2:	701a      	strb	r2, [r3, #0]
	 triggered = false;
    3bb4:	4b2b      	ldr	r3, [pc, #172]	; (3c64 <main+0x25c>)
    3bb6:	2200      	movs	r2, #0
    3bb8:	701a      	strb	r2, [r3, #0]
	wait_time = convDelayMicro(&sensor9);
    3bba:	4828      	ldr	r0, [pc, #160]	; (3c5c <main+0x254>)
    3bbc:	4b2a      	ldr	r3, [pc, #168]	; (3c68 <main+0x260>)
    3bbe:	4798      	blx	r3
    3bc0:	4603      	mov	r3, r0
    3bc2:	461a      	mov	r2, r3
    3bc4:	4b29      	ldr	r3, [pc, #164]	; (3c6c <main+0x264>)
    3bc6:	801a      	strh	r2, [r3, #0]
	TIMER_init(wait_time);
    3bc8:	4b28      	ldr	r3, [pc, #160]	; (3c6c <main+0x264>)
    3bca:	881b      	ldrh	r3, [r3, #0]
    3bcc:	4618      	mov	r0, r3
    3bce:	4b28      	ldr	r3, [pc, #160]	; (3c70 <main+0x268>)
    3bd0:	4798      	blx	r3
		*/
		
		
		//triggerReadout_Prepare(&sensor1,50);
		
	if (triggered == false)	{
    3bd2:	4b24      	ldr	r3, [pc, #144]	; (3c64 <main+0x25c>)
    3bd4:	781b      	ldrb	r3, [r3, #0]
    3bd6:	f083 0301 	eor.w	r3, r3, #1
    3bda:	b2db      	uxtb	r3, r3
    3bdc:	2b00      	cmp	r3, #0
    3bde:	d008      	beq.n	3bf2 <main+0x1ea>
		triggerReadout_Prepare_Timer(50);
    3be0:	2032      	movs	r0, #50	; 0x32
    3be2:	4b24      	ldr	r3, [pc, #144]	; (3c74 <main+0x26c>)
    3be4:	4798      	blx	r3
		timer_start(&TIMER_0);
    3be6:	4824      	ldr	r0, [pc, #144]	; (3c78 <main+0x270>)
    3be8:	4b24      	ldr	r3, [pc, #144]	; (3c7c <main+0x274>)
    3bea:	4798      	blx	r3
		triggered = true;
    3bec:	4b1d      	ldr	r3, [pc, #116]	; (3c64 <main+0x25c>)
    3bee:	2201      	movs	r2, #1
    3bf0:	701a      	strb	r2, [r3, #0]
		triggerReadout(&sensor7,bmx_io);
		triggerReadout(&sensor8,bmx_io);
		triggerReadout(&sensor9,bmx_io);
		*/
	
	if(new_data == true){	
    3bf2:	4b1b      	ldr	r3, [pc, #108]	; (3c60 <main+0x258>)
    3bf4:	781b      	ldrb	r3, [r3, #0]
    3bf6:	2b00      	cmp	r3, #0
    3bf8:	d0eb      	beq.n	3bd2 <main+0x1ca>
		char str10[100] = {};
		sprintf(str10, "-------------------------------------------------------------\n");
		io_write(debug_io, (uint8_t *)str10, strlen(str10));
		//delay_ms(1000);
		*/
		new_data = false; 
    3bfa:	4b19      	ldr	r3, [pc, #100]	; (3c60 <main+0x258>)
    3bfc:	2200      	movs	r2, #0
    3bfe:	701a      	strb	r2, [r3, #0]
		triggered = false;
    3c00:	4b18      	ldr	r3, [pc, #96]	; (3c64 <main+0x25c>)
    3c02:	2200      	movs	r2, #0
    3c04:	701a      	strb	r2, [r3, #0]
	if (triggered == false)	{
    3c06:	e7e4      	b.n	3bd2 <main+0x1ca>
    3c08:	000002d1 	.word	0x000002d1
    3c0c:	20000560 	.word	0x20000560
    3c10:	200004b8 	.word	0x200004b8
    3c14:	00000de7 	.word	0x00000de7
    3c18:	00000d8d 	.word	0x00000d8d
    3c1c:	20000618 	.word	0x20000618
    3c20:	200004ac 	.word	0x200004ac
    3c24:	00001309 	.word	0x00001309
    3c28:	000012c9 	.word	0x000012c9
    3c2c:	00003919 	.word	0x00003919
    3c30:	2000072c 	.word	0x2000072c
    3c34:	00003c81 	.word	0x00003c81
    3c38:	00003d71 	.word	0x00003d71
    3c3c:	00004ef5 	.word	0x00004ef5
    3c40:	200007dc 	.word	0x200007dc
    3c44:	200005c0 	.word	0x200005c0
    3c48:	200006d4 	.word	0x200006d4
    3c4c:	2000067c 	.word	0x2000067c
    3c50:	20000568 	.word	0x20000568
    3c54:	20000508 	.word	0x20000508
    3c58:	20000784 	.word	0x20000784
    3c5c:	20000620 	.word	0x20000620
    3c60:	20000504 	.word	0x20000504
    3c64:	20000678 	.word	0x20000678
    3c68:	00004d35 	.word	0x00004d35
    3c6c:	2000061c 	.word	0x2000061c
    3c70:	000039cd 	.word	0x000039cd
    3c74:	00004f59 	.word	0x00004f59
    3c78:	200004d8 	.word	0x200004d8
    3c7c:	00000f45 	.word	0x00000f45

00003c80 <initialize>:
#include <Melexis/MLX90393_microchip.h>
#include <utils.h>
#include <utils_assert.h>

void initialize(struct MLX90393 *hall_sensor) {
    3c80:	b580      	push	{r7, lr}
    3c82:	b082      	sub	sp, #8
    3c84:	af00      	add	r7, sp, #0
    3c86:	6078      	str	r0, [r7, #4]
    hall_sensor->I2C_prefix = 0;
    3c88:	687b      	ldr	r3, [r7, #4]
    3c8a:	2200      	movs	r2, #0
    3c8c:	705a      	strb	r2, [r3, #1]
    hall_sensor->I2C_address = 0;
    3c8e:	687b      	ldr	r3, [r7, #4]
    3c90:	2200      	movs	r2, #0
    3c92:	701a      	strb	r2, [r3, #0]

    //i2c_m_sync_get_io_descriptor(&I2C_0, &bmx_io); // not necessairy  

    // gain steps derived from data sheet section 15.1.4 tables
    hall_sensor->gain_multipliers[0] = 5.f;
    3c94:	687b      	ldr	r3, [r7, #4]
    3c96:	4a16      	ldr	r2, [pc, #88]	; (3cf0 <initialize+0x70>)
    3c98:	609a      	str	r2, [r3, #8]
    hall_sensor->gain_multipliers[1] = 4.f;
    3c9a:	687b      	ldr	r3, [r7, #4]
    3c9c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
    3ca0:	60da      	str	r2, [r3, #12]
    hall_sensor->gain_multipliers[2] = 3.f;
    3ca2:	687b      	ldr	r3, [r7, #4]
    3ca4:	4a13      	ldr	r2, [pc, #76]	; (3cf4 <initialize+0x74>)
    3ca6:	611a      	str	r2, [r3, #16]
    hall_sensor->gain_multipliers[3] = 2.5f;
    3ca8:	687b      	ldr	r3, [r7, #4]
    3caa:	4a13      	ldr	r2, [pc, #76]	; (3cf8 <initialize+0x78>)
    3cac:	615a      	str	r2, [r3, #20]
    hall_sensor->gain_multipliers[4] = 2.f;
    3cae:	687b      	ldr	r3, [r7, #4]
    3cb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3cb4:	619a      	str	r2, [r3, #24]
    hall_sensor->gain_multipliers[5] = 1.66666667f;
    3cb6:	687b      	ldr	r3, [r7, #4]
    3cb8:	4a10      	ldr	r2, [pc, #64]	; (3cfc <initialize+0x7c>)
    3cba:	61da      	str	r2, [r3, #28]
    hall_sensor->gain_multipliers[6] = 1.33333333f;
    3cbc:	687b      	ldr	r3, [r7, #4]
    3cbe:	4a10      	ldr	r2, [pc, #64]	; (3d00 <initialize+0x80>)
    3cc0:	621a      	str	r2, [r3, #32]
    hall_sensor->gain_multipliers[7] = 1.f;
    3cc2:	687b      	ldr	r3, [r7, #4]
    3cc4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    3cc8:	625a      	str	r2, [r3, #36]	; 0x24

    // for hallconf = 0
    hall_sensor->base_xy_sens_hc0 = 0.196f;
    3cca:	687b      	ldr	r3, [r7, #4]
    3ccc:	4a0d      	ldr	r2, [pc, #52]	; (3d04 <initialize+0x84>)
    3cce:	629a      	str	r2, [r3, #40]	; 0x28
    hall_sensor->base_z_sens_hc0 = 0.316f;
    3cd0:	687b      	ldr	r3, [r7, #4]
    3cd2:	4a0d      	ldr	r2, [pc, #52]	; (3d08 <initialize+0x88>)
    3cd4:	62da      	str	r2, [r3, #44]	; 0x2c
    // for hallconf = 0xc
    hall_sensor->base_xy_sens_hc0xc = 0.150f;
    3cd6:	687b      	ldr	r3, [r7, #4]
    3cd8:	4a0c      	ldr	r2, [pc, #48]	; (3d0c <initialize+0x8c>)
    3cda:	631a      	str	r2, [r3, #48]	; 0x30
    hall_sensor->base_z_sens_hc0xc = 0.242f;
    3cdc:	687b      	ldr	r3, [r7, #4]
    3cde:	4a0c      	ldr	r2, [pc, #48]	; (3d10 <initialize+0x90>)
    3ce0:	635a      	str	r2, [r3, #52]	; 0x34

    cache_invalidate(hall_sensor);
    3ce2:	6878      	ldr	r0, [r7, #4]
    3ce4:	4b0b      	ldr	r3, [pc, #44]	; (3d14 <initialize+0x94>)
    3ce6:	4798      	blx	r3
 
}
    3ce8:	bf00      	nop
    3cea:	3708      	adds	r7, #8
    3cec:	46bd      	mov	sp, r7
    3cee:	bd80      	pop	{r7, pc}
    3cf0:	40a00000 	.word	0x40a00000
    3cf4:	40400000 	.word	0x40400000
    3cf8:	40200000 	.word	0x40200000
    3cfc:	3fd55555 	.word	0x3fd55555
    3d00:	3faaaaab 	.word	0x3faaaaab
    3d04:	3e48b439 	.word	0x3e48b439
    3d08:	3ea1cac1 	.word	0x3ea1cac1
    3d0c:	3e19999a 	.word	0x3e19999a
    3d10:	3e77ced9 	.word	0x3e77ced9
    3d14:	0000413d 	.word	0x0000413d

00003d18 <select_prefix>:

uint8_t select_prefix(struct MLX90393 *hall_sensor, int order_code_last_digit)
{
    3d18:	b480      	push	{r7}
    3d1a:	b083      	sub	sp, #12
    3d1c:	af00      	add	r7, sp, #0
    3d1e:	6078      	str	r0, [r7, #4]
    3d20:	6039      	str	r1, [r7, #0]
    switch(order_code_last_digit){
    3d22:	683b      	ldr	r3, [r7, #0]
    3d24:	3b01      	subs	r3, #1
    3d26:	2b03      	cmp	r3, #3
    3d28:	d81a      	bhi.n	3d60 <select_prefix+0x48>
    3d2a:	a201      	add	r2, pc, #4	; (adr r2, 3d30 <select_prefix+0x18>)
    3d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3d30:	00003d41 	.word	0x00003d41
    3d34:	00003d49 	.word	0x00003d49
    3d38:	00003d51 	.word	0x00003d51
    3d3c:	00003d59 	.word	0x00003d59
        case 1: 
          hall_sensor->I2C_prefix = I2C_PREFIX_011 << 2;
    3d40:	687b      	ldr	r3, [r7, #4]
    3d42:	220c      	movs	r2, #12
    3d44:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_011 << 3;
    3d46:	e00b      	b.n	3d60 <select_prefix+0x48>
        case 2: 
          hall_sensor->I2C_prefix = I2C_PREFIX_012 << 2;
    3d48:	687b      	ldr	r3, [r7, #4]
    3d4a:	2210      	movs	r2, #16
    3d4c:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_012 << 2;
    3d4e:	e007      	b.n	3d60 <select_prefix+0x48>
        case 3: 
          hall_sensor->I2C_prefix = I2C_PREFIX_013 << 2;
    3d50:	687b      	ldr	r3, [r7, #4]
    3d52:	2214      	movs	r2, #20
    3d54:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_013 << 1;
    3d56:	e003      	b.n	3d60 <select_prefix+0x48>
        case 4: 
          hall_sensor->I2C_prefix = I2C_PREFIX_014 << 2;
    3d58:	687b      	ldr	r3, [r7, #4]
    3d5a:	2218      	movs	r2, #24
    3d5c:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_014 << 1;
    3d5e:	bf00      	nop
    }
    return hall_sensor->I2C_prefix;
    3d60:	687b      	ldr	r3, [r7, #4]
    3d62:	785b      	ldrb	r3, [r3, #1]
}
    3d64:	4618      	mov	r0, r3
    3d66:	370c      	adds	r7, #12
    3d68:	46bd      	mov	sp, r7
    3d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
    3d6e:	4770      	bx	lr

00003d70 <begin>:

uint8_t begin(struct MLX90393 *hall_sensor, int order_code_last_digit, uint8_t A1, uint8_t A0, bool DRDY, struct io_descriptor *io) //int DRDY_pin, TwoWire &wirePort
{
    3d70:	b590      	push	{r4, r7, lr}
    3d72:	b089      	sub	sp, #36	; 0x24
    3d74:	af02      	add	r7, sp, #8
    3d76:	60f8      	str	r0, [r7, #12]
    3d78:	60b9      	str	r1, [r7, #8]
    3d7a:	4611      	mov	r1, r2
    3d7c:	461a      	mov	r2, r3
    3d7e:	460b      	mov	r3, r1
    3d80:	71fb      	strb	r3, [r7, #7]
    3d82:	4613      	mov	r3, r2
    3d84:	71bb      	strb	r3, [r7, #6]
  select_prefix(hall_sensor, order_code_last_digit);
    3d86:	68b9      	ldr	r1, [r7, #8]
    3d88:	68f8      	ldr	r0, [r7, #12]
    3d8a:	4b32      	ldr	r3, [pc, #200]	; (3e54 <begin+0xe4>)
    3d8c:	4798      	blx	r3
  hall_sensor->I2C_address = hall_sensor->I2C_prefix | (A1?2:0) | (A0?1:0);
    3d8e:	68fb      	ldr	r3, [r7, #12]
    3d90:	785b      	ldrb	r3, [r3, #1]
    3d92:	b25a      	sxtb	r2, r3
    3d94:	79fb      	ldrb	r3, [r7, #7]
    3d96:	2b00      	cmp	r3, #0
    3d98:	d001      	beq.n	3d9e <begin+0x2e>
    3d9a:	2302      	movs	r3, #2
    3d9c:	e000      	b.n	3da0 <begin+0x30>
    3d9e:	2300      	movs	r3, #0
    3da0:	4313      	orrs	r3, r2
    3da2:	b25a      	sxtb	r2, r3
    3da4:	79bb      	ldrb	r3, [r7, #6]
    3da6:	2b00      	cmp	r3, #0
    3da8:	bf14      	ite	ne
    3daa:	2301      	movne	r3, #1
    3dac:	2300      	moveq	r3, #0
    3dae:	b2db      	uxtb	r3, r3
    3db0:	b25b      	sxtb	r3, r3
    3db2:	4313      	orrs	r3, r2
    3db4:	b25b      	sxtb	r3, r3
    3db6:	b2da      	uxtb	r2, r3
    3db8:	68fb      	ldr	r3, [r7, #12]
    3dba:	701a      	strb	r2, [r3, #0]
  hall_sensor->DRDY_pin = DRDY;
    3dbc:	68fb      	ldr	r3, [r7, #12]
    3dbe:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    3dc2:	709a      	strb	r2, [r3, #2]
  /*
   implement your implementation of interrupt pin here 
  */

  //tbd
  exit_command(hall_sensor, io);
    3dc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3dc6:	68f8      	ldr	r0, [r7, #12]
    3dc8:	4b23      	ldr	r3, [pc, #140]	; (3e58 <begin+0xe8>)
    3dca:	4798      	blx	r3
  uint8_t status1 = checkStatus(reset(hall_sensor, io));
    3dcc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    3dce:	68f8      	ldr	r0, [r7, #12]
    3dd0:	4b22      	ldr	r3, [pc, #136]	; (3e5c <begin+0xec>)
    3dd2:	4798      	blx	r3
    3dd4:	4603      	mov	r3, r0
    3dd6:	4618      	mov	r0, r3
    3dd8:	4b21      	ldr	r3, [pc, #132]	; (3e60 <begin+0xf0>)
    3dda:	4798      	blx	r3
    3ddc:	4603      	mov	r3, r0
    3dde:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = setGainSel(hall_sensor, 3, io); //7
    3de0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3de2:	2103      	movs	r1, #3
    3de4:	68f8      	ldr	r0, [r7, #12]
    3de6:	4b1f      	ldr	r3, [pc, #124]	; (3e64 <begin+0xf4>)
    3de8:	4798      	blx	r3
    3dea:	4603      	mov	r3, r0
    3dec:	75bb      	strb	r3, [r7, #22]
  uint8_t status3 = setResolution(hall_sensor, 1, 1, 1, io); //0,0,0
    3dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3df0:	9300      	str	r3, [sp, #0]
    3df2:	2301      	movs	r3, #1
    3df4:	2201      	movs	r2, #1
    3df6:	2101      	movs	r1, #1
    3df8:	68f8      	ldr	r0, [r7, #12]
    3dfa:	4c1b      	ldr	r4, [pc, #108]	; (3e68 <begin+0xf8>)
    3dfc:	47a0      	blx	r4
    3dfe:	4603      	mov	r3, r0
    3e00:	757b      	strb	r3, [r7, #21]
  uint8_t status4 = setOverSampling(hall_sensor, 1, io); //3
    3e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3e04:	2101      	movs	r1, #1
    3e06:	68f8      	ldr	r0, [r7, #12]
    3e08:	4b18      	ldr	r3, [pc, #96]	; (3e6c <begin+0xfc>)
    3e0a:	4798      	blx	r3
    3e0c:	4603      	mov	r3, r0
    3e0e:	753b      	strb	r3, [r7, #20]
  uint8_t status5 = setDigitalFiltering(hall_sensor, 2, io); //7
    3e10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3e12:	2102      	movs	r1, #2
    3e14:	68f8      	ldr	r0, [r7, #12]
    3e16:	4b16      	ldr	r3, [pc, #88]	; (3e70 <begin+0x100>)
    3e18:	4798      	blx	r3
    3e1a:	4603      	mov	r3, r0
    3e1c:	74fb      	strb	r3, [r7, #19]
  uint8_t status6 = setTemperatureCompensation(hall_sensor, 0, io);//0
    3e1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3e20:	2100      	movs	r1, #0
    3e22:	68f8      	ldr	r0, [r7, #12]
    3e24:	4b13      	ldr	r3, [pc, #76]	; (3e74 <begin+0x104>)
    3e26:	4798      	blx	r3
    3e28:	4603      	mov	r3, r0
    3e2a:	74bb      	strb	r3, [r7, #18]

  return status1 | status2 | status3 | status4 | status5 | status6;
    3e2c:	7dfa      	ldrb	r2, [r7, #23]
    3e2e:	7dbb      	ldrb	r3, [r7, #22]
    3e30:	4313      	orrs	r3, r2
    3e32:	b2da      	uxtb	r2, r3
    3e34:	7d7b      	ldrb	r3, [r7, #21]
    3e36:	4313      	orrs	r3, r2
    3e38:	b2da      	uxtb	r2, r3
    3e3a:	7d3b      	ldrb	r3, [r7, #20]
    3e3c:	4313      	orrs	r3, r2
    3e3e:	b2da      	uxtb	r2, r3
    3e40:	7cfb      	ldrb	r3, [r7, #19]
    3e42:	4313      	orrs	r3, r2
    3e44:	b2da      	uxtb	r2, r3
    3e46:	7cbb      	ldrb	r3, [r7, #18]
    3e48:	4313      	orrs	r3, r2
    3e4a:	b2db      	uxtb	r3, r3
}
    3e4c:	4618      	mov	r0, r3
    3e4e:	371c      	adds	r7, #28
    3e50:	46bd      	mov	sp, r7
    3e52:	bd90      	pop	{r4, r7, pc}
    3e54:	00003d19 	.word	0x00003d19
    3e58:	000045d1 	.word	0x000045d1
    3e5c:	00004261 	.word	0x00004261
    3e60:	00004e01 	.word	0x00004e01
    3e64:	0000429d 	.word	0x0000429d
    3e68:	00004319 	.word	0x00004319
    3e6c:	000043cd 	.word	0x000043cd
    3e70:	00004449 	.word	0x00004449
    3e74:	000044c5 	.word	0x000044c5

00003e78 <sendCommand>:

//sensor communication

uint8_t sendCommand(struct MLX90393 *hall_sensor, uint8_t cmd, struct io_descriptor *io)
{
    3e78:	b590      	push	{r4, r7, lr}
    3e7a:	b087      	sub	sp, #28
    3e7c:	af00      	add	r7, sp, #0
    3e7e:	60f8      	str	r0, [r7, #12]
    3e80:	460b      	mov	r3, r1
    3e82:	607a      	str	r2, [r7, #4]
    3e84:	72fb      	strb	r3, [r7, #11]
  
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    3e86:	68fb      	ldr	r3, [r7, #12]
    3e88:	781b      	ldrb	r3, [r3, #0]
    3e8a:	b21b      	sxth	r3, r3
    3e8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3e90:	4619      	mov	r1, r3
    3e92:	480a      	ldr	r0, [pc, #40]	; (3ebc <sendCommand+0x44>)
    3e94:	4b0a      	ldr	r3, [pc, #40]	; (3ec0 <sendCommand+0x48>)
    3e96:	4798      	blx	r3
  int32_t ret;

  uint8_t buffer_answer[1];
  ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer_answer, (uint16_t) 1);
    3e98:	f107 0210 	add.w	r2, r7, #16
    3e9c:	7af9      	ldrb	r1, [r7, #11]
    3e9e:	2301      	movs	r3, #1
    3ea0:	6878      	ldr	r0, [r7, #4]
    3ea2:	4c08      	ldr	r4, [pc, #32]	; (3ec4 <sendCommand+0x4c>)
    3ea4:	47a0      	blx	r4
    3ea6:	6178      	str	r0, [r7, #20]
  
  if (ret < 1) {return STATUS_ERROR;}
    3ea8:	697b      	ldr	r3, [r7, #20]
    3eaa:	2b00      	cmp	r3, #0
    3eac:	dc01      	bgt.n	3eb2 <sendCommand+0x3a>
    3eae:	23ff      	movs	r3, #255	; 0xff
    3eb0:	e000      	b.n	3eb4 <sendCommand+0x3c>
  return buffer_answer[0];
    3eb2:	7c3b      	ldrb	r3, [r7, #16]
  
}
    3eb4:	4618      	mov	r0, r3
    3eb6:	371c      	adds	r7, #28
    3eb8:	46bd      	mov	sp, r7
    3eba:	bd90      	pop	{r4, r7, pc}
    3ebc:	200004b8 	.word	0x200004b8
    3ec0:	00000dad 	.word	0x00000dad
    3ec4:	00003ff5 	.word	0x00003ff5

00003ec8 <readRegister>:

//Buffer muss geprft werden
uint8_t readRegister(struct MLX90393 *hall_sensor, uint8_t address, uint16_t *data, struct io_descriptor *io)
{
    3ec8:	b590      	push	{r4, r7, lr}
    3eca:	b08b      	sub	sp, #44	; 0x2c
    3ecc:	af02      	add	r7, sp, #8
    3ece:	60f8      	str	r0, [r7, #12]
    3ed0:	607a      	str	r2, [r7, #4]
    3ed2:	603b      	str	r3, [r7, #0]
    3ed4:	460b      	mov	r3, r1
    3ed6:	72fb      	strb	r3, [r7, #11]
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    3ed8:	68fb      	ldr	r3, [r7, #12]
    3eda:	781b      	ldrb	r3, [r3, #0]
    3edc:	b21b      	sxth	r3, r3
    3ede:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3ee2:	4619      	mov	r1, r3
    3ee4:	4819      	ldr	r0, [pc, #100]	; (3f4c <readRegister+0x84>)
    3ee6:	4b1a      	ldr	r3, [pc, #104]	; (3f50 <readRegister+0x88>)
    3ee8:	4798      	blx	r3
  
  int32_t ret;
  uint8_t cmd = CMD_READ_REGISTER;
    3eea:	2350      	movs	r3, #80	; 0x50
    3eec:	77fb      	strb	r3, [r7, #31]
  uint8_t reg_adress = (address & 0x3f)<<2;
    3eee:	7afb      	ldrb	r3, [r7, #11]
    3ef0:	009b      	lsls	r3, r3, #2
    3ef2:	77bb      	strb	r3, [r7, #30]
  uint8_t buffer[3];

  ret = i2c_m_sync_reg_read_easy(io, cmd, reg_adress, (uint8_t *)buffer, (uint16_t) 3);
    3ef4:	f107 0010 	add.w	r0, r7, #16
    3ef8:	7fba      	ldrb	r2, [r7, #30]
    3efa:	7ff9      	ldrb	r1, [r7, #31]
    3efc:	2303      	movs	r3, #3
    3efe:	9300      	str	r3, [sp, #0]
    3f00:	4603      	mov	r3, r0
    3f02:	6838      	ldr	r0, [r7, #0]
    3f04:	4c13      	ldr	r4, [pc, #76]	; (3f54 <readRegister+0x8c>)
    3f06:	47a0      	blx	r4
    3f08:	61b8      	str	r0, [r7, #24]
  if (ret < 1) {return STATUS_ERROR;}
    3f0a:	69bb      	ldr	r3, [r7, #24]
    3f0c:	2b00      	cmp	r3, #0
    3f0e:	dc01      	bgt.n	3f14 <readRegister+0x4c>
    3f10:	23ff      	movs	r3, #255	; 0xff
    3f12:	e017      	b.n	3f44 <readRegister+0x7c>
  
  uint8_t status = buffer[0];
    3f14:	7c3b      	ldrb	r3, [r7, #16]
    3f16:	75fb      	strb	r3, [r7, #23]
  uint8_t b_h = buffer[1];
    3f18:	7c7b      	ldrb	r3, [r7, #17]
    3f1a:	75bb      	strb	r3, [r7, #22]
  uint8_t b_l = buffer[2];
    3f1c:	7cbb      	ldrb	r3, [r7, #18]
    3f1e:	757b      	strb	r3, [r7, #21]

  *(data) = ((uint16_t) b_h <<8) | b_l;
    3f20:	7dbb      	ldrb	r3, [r7, #22]
    3f22:	021b      	lsls	r3, r3, #8
    3f24:	b21a      	sxth	r2, r3
    3f26:	7d7b      	ldrb	r3, [r7, #21]
    3f28:	b21b      	sxth	r3, r3
    3f2a:	4313      	orrs	r3, r2
    3f2c:	b21b      	sxth	r3, r3
    3f2e:	b29a      	uxth	r2, r3
    3f30:	687b      	ldr	r3, [r7, #4]
    3f32:	801a      	strh	r2, [r3, #0]
  cache_set(hall_sensor, address, *(data));
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	881a      	ldrh	r2, [r3, #0]
    3f38:	7afb      	ldrb	r3, [r7, #11]
    3f3a:	4619      	mov	r1, r3
    3f3c:	68f8      	ldr	r0, [r7, #12]
    3f3e:	4b06      	ldr	r3, [pc, #24]	; (3f58 <readRegister+0x90>)
    3f40:	4798      	blx	r3
  return status;
    3f42:	7dfb      	ldrb	r3, [r7, #23]
}
    3f44:	4618      	mov	r0, r3
    3f46:	3724      	adds	r7, #36	; 0x24
    3f48:	46bd      	mov	sp, r7
    3f4a:	bd90      	pop	{r4, r7, pc}
    3f4c:	200004b8 	.word	0x200004b8
    3f50:	00000dad 	.word	0x00000dad
    3f54:	00004059 	.word	0x00004059
    3f58:	00004195 	.word	0x00004195

00003f5c <writeRegister>:

uint8_t writeRegister(struct MLX90393 *hall_sensor, uint8_t address, uint16_t data, struct io_descriptor *io)
{
    3f5c:	b590      	push	{r4, r7, lr}
    3f5e:	b08b      	sub	sp, #44	; 0x2c
    3f60:	af02      	add	r7, sp, #8
    3f62:	60f8      	str	r0, [r7, #12]
    3f64:	607b      	str	r3, [r7, #4]
    3f66:	460b      	mov	r3, r1
    3f68:	72fb      	strb	r3, [r7, #11]
    3f6a:	4613      	mov	r3, r2
    3f6c:	813b      	strh	r3, [r7, #8]
  cache_invalidate_address(hall_sensor, address);
    3f6e:	7afb      	ldrb	r3, [r7, #11]
    3f70:	4619      	mov	r1, r3
    3f72:	68f8      	ldr	r0, [r7, #12]
    3f74:	4b19      	ldr	r3, [pc, #100]	; (3fdc <writeRegister+0x80>)
    3f76:	4798      	blx	r3

  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    3f78:	68fb      	ldr	r3, [r7, #12]
    3f7a:	781b      	ldrb	r3, [r3, #0]
    3f7c:	b21b      	sxth	r3, r3
    3f7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3f82:	4619      	mov	r1, r3
    3f84:	4816      	ldr	r0, [pc, #88]	; (3fe0 <writeRegister+0x84>)
    3f86:	4b17      	ldr	r3, [pc, #92]	; (3fe4 <writeRegister+0x88>)
    3f88:	4798      	blx	r3
  
  int32_t ret;
  uint8_t cmd = CMD_WRITE_REGISTER;
    3f8a:	2360      	movs	r3, #96	; 0x60
    3f8c:	77fb      	strb	r3, [r7, #31]
  uint8_t reg_adress = (address & 0x3f)<<2;
    3f8e:	7afb      	ldrb	r3, [r7, #11]
    3f90:	009b      	lsls	r3, r3, #2
    3f92:	77bb      	strb	r3, [r7, #30]
  uint8_t buffer_answer[1];
    
  ret = i2c_m_sync_reg_write_easy(io, cmd, data, reg_adress, (uint8_t *)buffer_answer);
    3f94:	7fb8      	ldrb	r0, [r7, #30]
    3f96:	893a      	ldrh	r2, [r7, #8]
    3f98:	7ff9      	ldrb	r1, [r7, #31]
    3f9a:	f107 0314 	add.w	r3, r7, #20
    3f9e:	9300      	str	r3, [sp, #0]
    3fa0:	4603      	mov	r3, r0
    3fa2:	6878      	ldr	r0, [r7, #4]
    3fa4:	4c10      	ldr	r4, [pc, #64]	; (3fe8 <writeRegister+0x8c>)
    3fa6:	47a0      	blx	r4
    3fa8:	61b8      	str	r0, [r7, #24]
  
  if (ret < 1) {return STATUS_ERROR;}
    3faa:	69bb      	ldr	r3, [r7, #24]
    3fac:	2b00      	cmp	r3, #0
    3fae:	dc01      	bgt.n	3fb4 <writeRegister+0x58>
    3fb0:	23ff      	movs	r3, #255	; 0xff
    3fb2:	e00f      	b.n	3fd4 <writeRegister+0x78>
  
  const uint8_t status = buffer_answer[0];
    3fb4:	7d3b      	ldrb	r3, [r7, #20]
    3fb6:	75fb      	strb	r3, [r7, #23]
  if (isOK(status)) {
    3fb8:	7dfb      	ldrb	r3, [r7, #23]
    3fba:	4618      	mov	r0, r3
    3fbc:	4b0b      	ldr	r3, [pc, #44]	; (3fec <writeRegister+0x90>)
    3fbe:	4798      	blx	r3
    3fc0:	4603      	mov	r3, r0
    3fc2:	2b00      	cmp	r3, #0
    3fc4:	d005      	beq.n	3fd2 <writeRegister+0x76>
    cache_set(hall_sensor, address, data);
    3fc6:	893a      	ldrh	r2, [r7, #8]
    3fc8:	7afb      	ldrb	r3, [r7, #11]
    3fca:	4619      	mov	r1, r3
    3fcc:	68f8      	ldr	r0, [r7, #12]
    3fce:	4b08      	ldr	r3, [pc, #32]	; (3ff0 <writeRegister+0x94>)
    3fd0:	4798      	blx	r3
  }
  return status;
    3fd2:	7dfb      	ldrb	r3, [r7, #23]
}
    3fd4:	4618      	mov	r0, r3
    3fd6:	3724      	adds	r7, #36	; 0x24
    3fd8:	46bd      	mov	sp, r7
    3fda:	bd90      	pop	{r4, r7, pc}
    3fdc:	00004159 	.word	0x00004159
    3fe0:	200004b8 	.word	0x200004b8
    3fe4:	00000dad 	.word	0x00000dad
    3fe8:	000040c1 	.word	0x000040c1
    3fec:	00004db5 	.word	0x00004db5
    3ff0:	00004195 	.word	0x00004195

00003ff4 <i2c_m_sync_cmd_write_easy>:

int32_t i2c_m_sync_cmd_write_easy(struct io_descriptor *io, const uint8_t cmd, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    3ff4:	b580      	push	{r7, lr}
    3ff6:	b086      	sub	sp, #24
    3ff8:	af00      	add	r7, sp, #0
    3ffa:	60f8      	str	r0, [r7, #12]
    3ffc:	607a      	str	r2, [r7, #4]
    3ffe:	461a      	mov	r2, r3
    4000:	460b      	mov	r3, r1
    4002:	72fb      	strb	r3, [r7, #11]
    4004:	4613      	mov	r3, r2
    4006:	813b      	strh	r3, [r7, #8]
	int32_t ret;
	
	uint8_t buffer_write[1] = {cmd}; 
    4008:	7afb      	ldrb	r3, [r7, #11]
    400a:	743b      	strb	r3, [r7, #16]
	ret = io_write(io, (uint8_t *)buffer_write, 1);
    400c:	f107 0310 	add.w	r3, r7, #16
    4010:	2201      	movs	r2, #1
    4012:	4619      	mov	r1, r3
    4014:	68f8      	ldr	r0, [r7, #12]
    4016:	4b0e      	ldr	r3, [pc, #56]	; (4050 <i2c_m_sync_cmd_write_easy+0x5c>)
    4018:	4798      	blx	r3
    401a:	6178      	str	r0, [r7, #20]
	if (ret != 1) {return -1;}
    401c:	697b      	ldr	r3, [r7, #20]
    401e:	2b01      	cmp	r3, #1
    4020:	d002      	beq.n	4028 <i2c_m_sync_cmd_write_easy+0x34>
    4022:	f04f 33ff 	mov.w	r3, #4294967295
    4026:	e00e      	b.n	4046 <i2c_m_sync_cmd_write_easy+0x52>
	
	ret = io_read(io, (uint8_t *)buf_answer,length_answer);
    4028:	893b      	ldrh	r3, [r7, #8]
    402a:	461a      	mov	r2, r3
    402c:	6879      	ldr	r1, [r7, #4]
    402e:	68f8      	ldr	r0, [r7, #12]
    4030:	4b08      	ldr	r3, [pc, #32]	; (4054 <i2c_m_sync_cmd_write_easy+0x60>)
    4032:	4798      	blx	r3
    4034:	6178      	str	r0, [r7, #20]
	if (ret != length_answer) {return -1;}
    4036:	893a      	ldrh	r2, [r7, #8]
    4038:	697b      	ldr	r3, [r7, #20]
    403a:	429a      	cmp	r2, r3
    403c:	d002      	beq.n	4044 <i2c_m_sync_cmd_write_easy+0x50>
    403e:	f04f 33ff 	mov.w	r3, #4294967295
    4042:	e000      	b.n	4046 <i2c_m_sync_cmd_write_easy+0x52>
		
	return 1;
    4044:	2301      	movs	r3, #1
}
    4046:	4618      	mov	r0, r3
    4048:	3718      	adds	r7, #24
    404a:	46bd      	mov	sp, r7
    404c:	bd80      	pop	{r7, pc}
    404e:	bf00      	nop
    4050:	00000e09 	.word	0x00000e09
    4054:	00000e59 	.word	0x00000e59

00004058 <i2c_m_sync_reg_read_easy>:

int32_t i2c_m_sync_reg_read_easy(struct io_descriptor *io, uint8_t cmd, uint8_t reg, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    4058:	b580      	push	{r7, lr}
    405a:	b086      	sub	sp, #24
    405c:	af00      	add	r7, sp, #0
    405e:	60f8      	str	r0, [r7, #12]
    4060:	607b      	str	r3, [r7, #4]
    4062:	460b      	mov	r3, r1
    4064:	72fb      	strb	r3, [r7, #11]
    4066:	4613      	mov	r3, r2
    4068:	72bb      	strb	r3, [r7, #10]
	int32_t ret;
	uint8_t buffer_write[2] = {0};
    406a:	2300      	movs	r3, #0
    406c:	823b      	strh	r3, [r7, #16]
	buffer_write[0] = cmd;
    406e:	7afb      	ldrb	r3, [r7, #11]
    4070:	743b      	strb	r3, [r7, #16]
	buffer_write[1]	= reg;
    4072:	7abb      	ldrb	r3, [r7, #10]
    4074:	747b      	strb	r3, [r7, #17]
		
	ret = io_write(io, (uint8_t *)buffer_write, 2);
    4076:	f107 0310 	add.w	r3, r7, #16
    407a:	2202      	movs	r2, #2
    407c:	4619      	mov	r1, r3
    407e:	68f8      	ldr	r0, [r7, #12]
    4080:	4b0d      	ldr	r3, [pc, #52]	; (40b8 <i2c_m_sync_reg_read_easy+0x60>)
    4082:	4798      	blx	r3
    4084:	6178      	str	r0, [r7, #20]
	if (ret != 2) {return -1;}
    4086:	697b      	ldr	r3, [r7, #20]
    4088:	2b02      	cmp	r3, #2
    408a:	d002      	beq.n	4092 <i2c_m_sync_reg_read_easy+0x3a>
    408c:	f04f 33ff 	mov.w	r3, #4294967295
    4090:	e00e      	b.n	40b0 <i2c_m_sync_reg_read_easy+0x58>

	ret = io_read(io, (uint8_t *) buf_answer,length_answer);
    4092:	8c3b      	ldrh	r3, [r7, #32]
    4094:	461a      	mov	r2, r3
    4096:	6879      	ldr	r1, [r7, #4]
    4098:	68f8      	ldr	r0, [r7, #12]
    409a:	4b08      	ldr	r3, [pc, #32]	; (40bc <i2c_m_sync_reg_read_easy+0x64>)
    409c:	4798      	blx	r3
    409e:	6178      	str	r0, [r7, #20]
	if (ret != length_answer) {return -1;}
    40a0:	8c3a      	ldrh	r2, [r7, #32]
    40a2:	697b      	ldr	r3, [r7, #20]
    40a4:	429a      	cmp	r2, r3
    40a6:	d002      	beq.n	40ae <i2c_m_sync_reg_read_easy+0x56>
    40a8:	f04f 33ff 	mov.w	r3, #4294967295
    40ac:	e000      	b.n	40b0 <i2c_m_sync_reg_read_easy+0x58>
	
	return 1;
    40ae:	2301      	movs	r3, #1
}
    40b0:	4618      	mov	r0, r3
    40b2:	3718      	adds	r7, #24
    40b4:	46bd      	mov	sp, r7
    40b6:	bd80      	pop	{r7, pc}
    40b8:	00000e09 	.word	0x00000e09
    40bc:	00000e59 	.word	0x00000e59

000040c0 <i2c_m_sync_reg_write_easy>:

int32_t i2c_m_sync_reg_write_easy(struct io_descriptor *io, uint8_t cmd, uint16_t data, uint8_t reg, const uint8_t *const buf_answer)
{
    40c0:	b580      	push	{r7, lr}
    40c2:	b084      	sub	sp, #16
    40c4:	af00      	add	r7, sp, #0
    40c6:	6078      	str	r0, [r7, #4]
    40c8:	4608      	mov	r0, r1
    40ca:	4611      	mov	r1, r2
    40cc:	461a      	mov	r2, r3
    40ce:	4603      	mov	r3, r0
    40d0:	70fb      	strb	r3, [r7, #3]
    40d2:	460b      	mov	r3, r1
    40d4:	803b      	strh	r3, [r7, #0]
    40d6:	4613      	mov	r3, r2
    40d8:	70bb      	strb	r3, [r7, #2]
	int32_t ret;

	uint8_t buffer_write[4] = {0};
    40da:	2300      	movs	r3, #0
    40dc:	60bb      	str	r3, [r7, #8]
	buffer_write[0] = cmd;
    40de:	78fb      	ldrb	r3, [r7, #3]
    40e0:	723b      	strb	r3, [r7, #8]
	buffer_write[1] = (data & 0xff00) >> 8;
    40e2:	883b      	ldrh	r3, [r7, #0]
    40e4:	0a1b      	lsrs	r3, r3, #8
    40e6:	b29b      	uxth	r3, r3
    40e8:	b2db      	uxtb	r3, r3
    40ea:	727b      	strb	r3, [r7, #9]
	buffer_write[2] = data & 0x00ff;
    40ec:	883b      	ldrh	r3, [r7, #0]
    40ee:	b2db      	uxtb	r3, r3
    40f0:	72bb      	strb	r3, [r7, #10]
	buffer_write[3] = reg;
    40f2:	78bb      	ldrb	r3, [r7, #2]
    40f4:	72fb      	strb	r3, [r7, #11]
	
	ret = io_write(io, (uint8_t *)buffer_write, 4);
    40f6:	f107 0308 	add.w	r3, r7, #8
    40fa:	2204      	movs	r2, #4
    40fc:	4619      	mov	r1, r3
    40fe:	6878      	ldr	r0, [r7, #4]
    4100:	4b0c      	ldr	r3, [pc, #48]	; (4134 <i2c_m_sync_reg_write_easy+0x74>)
    4102:	4798      	blx	r3
    4104:	60f8      	str	r0, [r7, #12]
	if (ret != 4) {return -1;}
    4106:	68fb      	ldr	r3, [r7, #12]
    4108:	2b04      	cmp	r3, #4
    410a:	d002      	beq.n	4112 <i2c_m_sync_reg_write_easy+0x52>
    410c:	f04f 33ff 	mov.w	r3, #4294967295
    4110:	e00c      	b.n	412c <i2c_m_sync_reg_write_easy+0x6c>
		
	ret = io_read(io, (uint8_t *)buf_answer,1);
    4112:	2201      	movs	r2, #1
    4114:	69b9      	ldr	r1, [r7, #24]
    4116:	6878      	ldr	r0, [r7, #4]
    4118:	4b07      	ldr	r3, [pc, #28]	; (4138 <i2c_m_sync_reg_write_easy+0x78>)
    411a:	4798      	blx	r3
    411c:	60f8      	str	r0, [r7, #12]
	if (ret != 1) {return -1;}
    411e:	68fb      	ldr	r3, [r7, #12]
    4120:	2b01      	cmp	r3, #1
    4122:	d002      	beq.n	412a <i2c_m_sync_reg_write_easy+0x6a>
    4124:	f04f 33ff 	mov.w	r3, #4294967295
    4128:	e000      	b.n	412c <i2c_m_sync_reg_write_easy+0x6c>
	
	return 1;
    412a:	2301      	movs	r3, #1
		
}
    412c:	4618      	mov	r0, r3
    412e:	3710      	adds	r7, #16
    4130:	46bd      	mov	sp, r7
    4132:	bd80      	pop	{r7, pc}
    4134:	00000e09 	.word	0x00000e09
    4138:	00000e59 	.word	0x00000e59

0000413c <cache_invalidate>:


// cache functions
void cache_invalidate(struct MLX90393 *hall_sensor)
{
    413c:	b480      	push	{r7}
    413e:	b083      	sub	sp, #12
    4140:	af00      	add	r7, sp, #0
    4142:	6078      	str	r0, [r7, #4]
  hall_sensor->cache.dirty = ALL_DIRTY_MASK;
    4144:	687b      	ldr	r3, [r7, #4]
    4146:	2208      	movs	r2, #8
    4148:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
    414c:	bf00      	nop
    414e:	370c      	adds	r7, #12
    4150:	46bd      	mov	sp, r7
    4152:	f85d 7b04 	ldr.w	r7, [sp], #4
    4156:	4770      	bx	lr

00004158 <cache_invalidate_address>:

void cache_invalidate_address(struct MLX90393 *hall_sensor, uint8_t address)
{
    4158:	b480      	push	{r7}
    415a:	b083      	sub	sp, #12
    415c:	af00      	add	r7, sp, #0
    415e:	6078      	str	r0, [r7, #4]
    4160:	460b      	mov	r3, r1
    4162:	70fb      	strb	r3, [r7, #3]
  hall_sensor->cache.dirty |= ALL_DIRTY_MASK & (1<<address);
    4164:	687b      	ldr	r3, [r7, #4]
    4166:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    416a:	b25a      	sxtb	r2, r3
    416c:	78fb      	ldrb	r3, [r7, #3]
    416e:	2101      	movs	r1, #1
    4170:	fa01 f303 	lsl.w	r3, r1, r3
    4174:	b25b      	sxtb	r3, r3
    4176:	f003 0308 	and.w	r3, r3, #8
    417a:	b25b      	sxtb	r3, r3
    417c:	4313      	orrs	r3, r2
    417e:	b25b      	sxtb	r3, r3
    4180:	b2da      	uxtb	r2, r3
    4182:	687b      	ldr	r3, [r7, #4]
    4184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
    4188:	bf00      	nop
    418a:	370c      	adds	r7, #12
    418c:	46bd      	mov	sp, r7
    418e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4192:	4770      	bx	lr

00004194 <cache_set>:

void cache_set(struct MLX90393 *hall_sensor, uint8_t address, uint16_t data){
    4194:	b480      	push	{r7}
    4196:	b083      	sub	sp, #12
    4198:	af00      	add	r7, sp, #0
    419a:	6078      	str	r0, [r7, #4]
    419c:	460b      	mov	r3, r1
    419e:	70fb      	strb	r3, [r7, #3]
    41a0:	4613      	mov	r3, r2
    41a2:	803b      	strh	r3, [r7, #0]
  if (address < CACHESIZE){
    41a4:	78fb      	ldrb	r3, [r7, #3]
    41a6:	2b02      	cmp	r3, #2
    41a8:	d817      	bhi.n	41da <cache_set+0x46>
    hall_sensor->cache.reg[address] = data;
    41aa:	78fb      	ldrb	r3, [r7, #3]
    41ac:	687a      	ldr	r2, [r7, #4]
    41ae:	331c      	adds	r3, #28
    41b0:	005b      	lsls	r3, r3, #1
    41b2:	4413      	add	r3, r2
    41b4:	883a      	ldrh	r2, [r7, #0]
    41b6:	805a      	strh	r2, [r3, #2]
    hall_sensor->cache.dirty &= ~(1 << address);
    41b8:	687b      	ldr	r3, [r7, #4]
    41ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    41be:	b25a      	sxtb	r2, r3
    41c0:	78fb      	ldrb	r3, [r7, #3]
    41c2:	2101      	movs	r1, #1
    41c4:	fa01 f303 	lsl.w	r3, r1, r3
    41c8:	b25b      	sxtb	r3, r3
    41ca:	43db      	mvns	r3, r3
    41cc:	b25b      	sxtb	r3, r3
    41ce:	4013      	ands	r3, r2
    41d0:	b25b      	sxtb	r3, r3
    41d2:	b2da      	uxtb	r2, r3
    41d4:	687b      	ldr	r3, [r7, #4]
    41d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  }
}
    41da:	bf00      	nop
    41dc:	370c      	adds	r7, #12
    41de:	46bd      	mov	sp, r7
    41e0:	f85d 7b04 	ldr.w	r7, [sp], #4
    41e4:	4770      	bx	lr
	...

000041e8 <cache_fill>:

uint8_t cache_fill(struct MLX90393 *hall_sensor, struct io_descriptor *io) {
    41e8:	b590      	push	{r4, r7, lr}
    41ea:	b085      	sub	sp, #20
    41ec:	af00      	add	r7, sp, #0
    41ee:	6078      	str	r0, [r7, #4]
    41f0:	6039      	str	r1, [r7, #0]
  if (hall_sensor->cache.dirty != 0) {
    41f2:	687b      	ldr	r3, [r7, #4]
    41f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    41f8:	2b00      	cmp	r3, #0
    41fa:	d027      	beq.n	424c <cache_fill+0x64>
    for (uint8_t address=0; address < CACHESIZE; ++address){
    41fc:	2300      	movs	r3, #0
    41fe:	73fb      	strb	r3, [r7, #15]
    4200:	e021      	b.n	4246 <cache_fill+0x5e>
      if (hall_sensor->cache.dirty & (1 << address)){
    4202:	687b      	ldr	r3, [r7, #4]
    4204:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    4208:	461a      	mov	r2, r3
    420a:	7bfb      	ldrb	r3, [r7, #15]
    420c:	fa42 f303 	asr.w	r3, r2, r3
    4210:	f003 0301 	and.w	r3, r3, #1
    4214:	2b00      	cmp	r3, #0
    4216:	d013      	beq.n	4240 <cache_fill+0x58>
        if (hasError(readRegister(hall_sensor, address, &(hall_sensor->cache.reg[address]), io))) {
    4218:	7bfb      	ldrb	r3, [r7, #15]
    421a:	331c      	adds	r3, #28
    421c:	005b      	lsls	r3, r3, #1
    421e:	687a      	ldr	r2, [r7, #4]
    4220:	4413      	add	r3, r2
    4222:	1c9a      	adds	r2, r3, #2
    4224:	7bf9      	ldrb	r1, [r7, #15]
    4226:	683b      	ldr	r3, [r7, #0]
    4228:	6878      	ldr	r0, [r7, #4]
    422a:	4c0b      	ldr	r4, [pc, #44]	; (4258 <cache_fill+0x70>)
    422c:	47a0      	blx	r4
    422e:	4603      	mov	r3, r0
    4230:	4618      	mov	r0, r3
    4232:	4b0a      	ldr	r3, [pc, #40]	; (425c <cache_fill+0x74>)
    4234:	4798      	blx	r3
    4236:	4603      	mov	r3, r0
    4238:	2b00      	cmp	r3, #0
    423a:	d001      	beq.n	4240 <cache_fill+0x58>
          return STATUS_ERROR;
    423c:	23ff      	movs	r3, #255	; 0xff
    423e:	e006      	b.n	424e <cache_fill+0x66>
    for (uint8_t address=0; address < CACHESIZE; ++address){
    4240:	7bfb      	ldrb	r3, [r7, #15]
    4242:	3301      	adds	r3, #1
    4244:	73fb      	strb	r3, [r7, #15]
    4246:	7bfb      	ldrb	r3, [r7, #15]
    4248:	2b02      	cmp	r3, #2
    424a:	d9da      	bls.n	4202 <cache_fill+0x1a>
        }
      }
    }
  }
  return STATUS_OK;
    424c:	2300      	movs	r3, #0
}
    424e:	4618      	mov	r0, r3
    4250:	3714      	adds	r7, #20
    4252:	46bd      	mov	sp, r7
    4254:	bd90      	pop	{r4, r7, pc}
    4256:	bf00      	nop
    4258:	00003ec9 	.word	0x00003ec9
    425c:	00004ddb 	.word	0x00004ddb

00004260 <reset>:

//sensor commands 

uint8_t reset(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    4260:	b580      	push	{r7, lr}
    4262:	b084      	sub	sp, #16
    4264:	af00      	add	r7, sp, #0
    4266:	6078      	str	r0, [r7, #4]
    4268:	6039      	str	r1, [r7, #0]
  cache_invalidate(hall_sensor);
    426a:	6878      	ldr	r0, [r7, #4]
    426c:	4b08      	ldr	r3, [pc, #32]	; (4290 <reset+0x30>)
    426e:	4798      	blx	r3

  uint8_t status = sendCommand(hall_sensor, CMD_RESET, io);
    4270:	683a      	ldr	r2, [r7, #0]
    4272:	21f0      	movs	r1, #240	; 0xf0
    4274:	6878      	ldr	r0, [r7, #4]
    4276:	4b07      	ldr	r3, [pc, #28]	; (4294 <reset+0x34>)
    4278:	4798      	blx	r3
    427a:	4603      	mov	r3, r0
    427c:	73fb      	strb	r3, [r7, #15]
  //Device now resets. We must give it time to complete
  delay_ms(3);
    427e:	2003      	movs	r0, #3
    4280:	4b05      	ldr	r3, [pc, #20]	; (4298 <reset+0x38>)
    4282:	4798      	blx	r3
  // POR is 1.6ms max. Software reset time limit is not specified.
  // 2ms was found to be good.

  return status;
    4284:	7bfb      	ldrb	r3, [r7, #15]
}
    4286:	4618      	mov	r0, r3
    4288:	3710      	adds	r7, #16
    428a:	46bd      	mov	sp, r7
    428c:	bd80      	pop	{r7, pc}
    428e:	bf00      	nop
    4290:	0000413d 	.word	0x0000413d
    4294:	00003e79 	.word	0x00003e79
    4298:	00000c59 	.word	0x00000c59

0000429c <setGainSel>:

uint8_t setGainSel(struct MLX90393 *hall_sensor, uint8_t gain_sel, struct io_descriptor *io)
{
    429c:	b590      	push	{r4, r7, lr}
    429e:	b087      	sub	sp, #28
    42a0:	af00      	add	r7, sp, #0
    42a2:	60f8      	str	r0, [r7, #12]
    42a4:	460b      	mov	r3, r1
    42a6:	607a      	str	r2, [r7, #4]
    42a8:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    42aa:	2300      	movs	r3, #0
    42ac:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, GAIN_SEL_REG, &old_val, io);
    42ae:	f107 0214 	add.w	r2, r7, #20
    42b2:	687b      	ldr	r3, [r7, #4]
    42b4:	2100      	movs	r1, #0
    42b6:	68f8      	ldr	r0, [r7, #12]
    42b8:	4c14      	ldr	r4, [pc, #80]	; (430c <setGainSel+0x70>)
    42ba:	47a0      	blx	r4
    42bc:	4603      	mov	r3, r0
    42be:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, GAIN_SEL_REG, (old_val & ~GAIN_SEL_MASK) | (((uint16_t) gain_sel << GAIN_SEL_SHIFT) & GAIN_SEL_MASK), io);
    42c0:	8abb      	ldrh	r3, [r7, #20]
    42c2:	b21b      	sxth	r3, r3
    42c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    42c8:	b21a      	sxth	r2, r3
    42ca:	7afb      	ldrb	r3, [r7, #11]
    42cc:	011b      	lsls	r3, r3, #4
    42ce:	b21b      	sxth	r3, r3
    42d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
    42d4:	b21b      	sxth	r3, r3
    42d6:	4313      	orrs	r3, r2
    42d8:	b21b      	sxth	r3, r3
    42da:	b29a      	uxth	r2, r3
    42dc:	687b      	ldr	r3, [r7, #4]
    42de:	2100      	movs	r1, #0
    42e0:	68f8      	ldr	r0, [r7, #12]
    42e2:	4c0b      	ldr	r4, [pc, #44]	; (4310 <setGainSel+0x74>)
    42e4:	47a0      	blx	r4
    42e6:	4603      	mov	r3, r0
    42e8:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    42ea:	7dfb      	ldrb	r3, [r7, #23]
    42ec:	4618      	mov	r0, r3
    42ee:	4b09      	ldr	r3, [pc, #36]	; (4314 <setGainSel+0x78>)
    42f0:	4798      	blx	r3
    42f2:	4603      	mov	r3, r0
    42f4:	461c      	mov	r4, r3
    42f6:	7dbb      	ldrb	r3, [r7, #22]
    42f8:	4618      	mov	r0, r3
    42fa:	4b06      	ldr	r3, [pc, #24]	; (4314 <setGainSel+0x78>)
    42fc:	4798      	blx	r3
    42fe:	4603      	mov	r3, r0
    4300:	4323      	orrs	r3, r4
    4302:	b2db      	uxtb	r3, r3
}
    4304:	4618      	mov	r0, r3
    4306:	371c      	adds	r7, #28
    4308:	46bd      	mov	sp, r7
    430a:	bd90      	pop	{r4, r7, pc}
    430c:	00003ec9 	.word	0x00003ec9
    4310:	00003f5d 	.word	0x00003f5d
    4314:	00004e01 	.word	0x00004e01

00004318 <setResolution>:
  hallconf = (reg_val & HALLCONF_MASK) >> HALLCONF_SHIFT;
  return checkStatus(status);
}

uint8_t setResolution(struct MLX90393 *hall_sensor, uint8_t res_x, uint8_t res_y, uint8_t res_z, struct io_descriptor *io)
{
    4318:	b590      	push	{r4, r7, lr}
    431a:	b085      	sub	sp, #20
    431c:	af00      	add	r7, sp, #0
    431e:	6078      	str	r0, [r7, #4]
    4320:	4608      	mov	r0, r1
    4322:	4611      	mov	r1, r2
    4324:	461a      	mov	r2, r3
    4326:	4603      	mov	r3, r0
    4328:	70fb      	strb	r3, [r7, #3]
    432a:	460b      	mov	r3, r1
    432c:	70bb      	strb	r3, [r7, #2]
    432e:	4613      	mov	r3, r2
    4330:	707b      	strb	r3, [r7, #1]
  uint16_t res_xyz = ((res_z & 0x3)<<4) | ((res_y & 0x3)<<2) | (res_x & 0x3);
    4332:	787b      	ldrb	r3, [r7, #1]
    4334:	011b      	lsls	r3, r3, #4
    4336:	b21b      	sxth	r3, r3
    4338:	f003 0330 	and.w	r3, r3, #48	; 0x30
    433c:	b21a      	sxth	r2, r3
    433e:	78bb      	ldrb	r3, [r7, #2]
    4340:	009b      	lsls	r3, r3, #2
    4342:	b21b      	sxth	r3, r3
    4344:	f003 030c 	and.w	r3, r3, #12
    4348:	b21b      	sxth	r3, r3
    434a:	4313      	orrs	r3, r2
    434c:	b21a      	sxth	r2, r3
    434e:	78fb      	ldrb	r3, [r7, #3]
    4350:	b21b      	sxth	r3, r3
    4352:	f003 0303 	and.w	r3, r3, #3
    4356:	b21b      	sxth	r3, r3
    4358:	4313      	orrs	r3, r2
    435a:	b21b      	sxth	r3, r3
    435c:	81fb      	strh	r3, [r7, #14]
  uint16_t old_val = 0;
    435e:	2300      	movs	r3, #0
    4360:	817b      	strh	r3, [r7, #10]
  uint8_t status1 = readRegister(hall_sensor, RES_XYZ_REG, &old_val, io);
    4362:	f107 020a 	add.w	r2, r7, #10
    4366:	6a3b      	ldr	r3, [r7, #32]
    4368:	2102      	movs	r1, #2
    436a:	6878      	ldr	r0, [r7, #4]
    436c:	4c14      	ldr	r4, [pc, #80]	; (43c0 <setResolution+0xa8>)
    436e:	47a0      	blx	r4
    4370:	4603      	mov	r3, r0
    4372:	737b      	strb	r3, [r7, #13]
  uint8_t status2 = writeRegister(hall_sensor, RES_XYZ_REG, (old_val & ~RES_XYZ_MASK) | ((res_xyz << RES_XYZ_SHIFT) & RES_XYZ_MASK), io);
    4374:	897b      	ldrh	r3, [r7, #10]
    4376:	b21b      	sxth	r3, r3
    4378:	f423 63fc 	bic.w	r3, r3, #2016	; 0x7e0
    437c:	b21a      	sxth	r2, r3
    437e:	89fb      	ldrh	r3, [r7, #14]
    4380:	015b      	lsls	r3, r3, #5
    4382:	b21b      	sxth	r3, r3
    4384:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
    4388:	b21b      	sxth	r3, r3
    438a:	4313      	orrs	r3, r2
    438c:	b21b      	sxth	r3, r3
    438e:	b29a      	uxth	r2, r3
    4390:	6a3b      	ldr	r3, [r7, #32]
    4392:	2102      	movs	r1, #2
    4394:	6878      	ldr	r0, [r7, #4]
    4396:	4c0b      	ldr	r4, [pc, #44]	; (43c4 <setResolution+0xac>)
    4398:	47a0      	blx	r4
    439a:	4603      	mov	r3, r0
    439c:	733b      	strb	r3, [r7, #12]
  return checkStatus(status1) | checkStatus(status2);
    439e:	7b7b      	ldrb	r3, [r7, #13]
    43a0:	4618      	mov	r0, r3
    43a2:	4b09      	ldr	r3, [pc, #36]	; (43c8 <setResolution+0xb0>)
    43a4:	4798      	blx	r3
    43a6:	4603      	mov	r3, r0
    43a8:	461c      	mov	r4, r3
    43aa:	7b3b      	ldrb	r3, [r7, #12]
    43ac:	4618      	mov	r0, r3
    43ae:	4b06      	ldr	r3, [pc, #24]	; (43c8 <setResolution+0xb0>)
    43b0:	4798      	blx	r3
    43b2:	4603      	mov	r3, r0
    43b4:	4323      	orrs	r3, r4
    43b6:	b2db      	uxtb	r3, r3
}
    43b8:	4618      	mov	r0, r3
    43ba:	3714      	adds	r7, #20
    43bc:	46bd      	mov	sp, r7
    43be:	bd90      	pop	{r4, r7, pc}
    43c0:	00003ec9 	.word	0x00003ec9
    43c4:	00003f5d 	.word	0x00003f5d
    43c8:	00004e01 	.word	0x00004e01

000043cc <setOverSampling>:
  res_z = (res_xyz >> 4) & 0x3;
  return checkStatus(status);
}

uint8_t setOverSampling(struct MLX90393 *hall_sensor, uint8_t osr, struct io_descriptor *io)
{
    43cc:	b590      	push	{r4, r7, lr}
    43ce:	b087      	sub	sp, #28
    43d0:	af00      	add	r7, sp, #0
    43d2:	60f8      	str	r0, [r7, #12]
    43d4:	460b      	mov	r3, r1
    43d6:	607a      	str	r2, [r7, #4]
    43d8:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    43da:	2300      	movs	r3, #0
    43dc:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, OSR_REG, &old_val, io);
    43de:	f107 0214 	add.w	r2, r7, #20
    43e2:	687b      	ldr	r3, [r7, #4]
    43e4:	2102      	movs	r1, #2
    43e6:	68f8      	ldr	r0, [r7, #12]
    43e8:	4c14      	ldr	r4, [pc, #80]	; (443c <setOverSampling+0x70>)
    43ea:	47a0      	blx	r4
    43ec:	4603      	mov	r3, r0
    43ee:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, OSR_REG, (old_val & ~OSR_MASK) | (((uint16_t)osr << OSR_SHIFT) & OSR_MASK), io);
    43f0:	8abb      	ldrh	r3, [r7, #20]
    43f2:	b21b      	sxth	r3, r3
    43f4:	f023 0303 	bic.w	r3, r3, #3
    43f8:	b21a      	sxth	r2, r3
    43fa:	7afb      	ldrb	r3, [r7, #11]
    43fc:	b21b      	sxth	r3, r3
    43fe:	f003 0303 	and.w	r3, r3, #3
    4402:	b21b      	sxth	r3, r3
    4404:	4313      	orrs	r3, r2
    4406:	b21b      	sxth	r3, r3
    4408:	b29a      	uxth	r2, r3
    440a:	687b      	ldr	r3, [r7, #4]
    440c:	2102      	movs	r1, #2
    440e:	68f8      	ldr	r0, [r7, #12]
    4410:	4c0b      	ldr	r4, [pc, #44]	; (4440 <setOverSampling+0x74>)
    4412:	47a0      	blx	r4
    4414:	4603      	mov	r3, r0
    4416:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    4418:	7dfb      	ldrb	r3, [r7, #23]
    441a:	4618      	mov	r0, r3
    441c:	4b09      	ldr	r3, [pc, #36]	; (4444 <setOverSampling+0x78>)
    441e:	4798      	blx	r3
    4420:	4603      	mov	r3, r0
    4422:	461c      	mov	r4, r3
    4424:	7dbb      	ldrb	r3, [r7, #22]
    4426:	4618      	mov	r0, r3
    4428:	4b06      	ldr	r3, [pc, #24]	; (4444 <setOverSampling+0x78>)
    442a:	4798      	blx	r3
    442c:	4603      	mov	r3, r0
    442e:	4323      	orrs	r3, r4
    4430:	b2db      	uxtb	r3, r3
}
    4432:	4618      	mov	r0, r3
    4434:	371c      	adds	r7, #28
    4436:	46bd      	mov	sp, r7
    4438:	bd90      	pop	{r4, r7, pc}
    443a:	bf00      	nop
    443c:	00003ec9 	.word	0x00003ec9
    4440:	00003f5d 	.word	0x00003f5d
    4444:	00004e01 	.word	0x00004e01

00004448 <setDigitalFiltering>:
  osr = (reg_val & OSR_MASK) >> OSR_SHIFT;
  return checkStatus(status);
}

uint8_t setDigitalFiltering(struct MLX90393 *hall_sensor, uint8_t dig_flt, struct io_descriptor *io)
{
    4448:	b590      	push	{r4, r7, lr}
    444a:	b087      	sub	sp, #28
    444c:	af00      	add	r7, sp, #0
    444e:	60f8      	str	r0, [r7, #12]
    4450:	460b      	mov	r3, r1
    4452:	607a      	str	r2, [r7, #4]
    4454:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    4456:	2300      	movs	r3, #0
    4458:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, DIG_FLT_REG, &old_val, io);
    445a:	f107 0214 	add.w	r2, r7, #20
    445e:	687b      	ldr	r3, [r7, #4]
    4460:	2102      	movs	r1, #2
    4462:	68f8      	ldr	r0, [r7, #12]
    4464:	4c14      	ldr	r4, [pc, #80]	; (44b8 <setDigitalFiltering+0x70>)
    4466:	47a0      	blx	r4
    4468:	4603      	mov	r3, r0
    446a:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, DIG_FLT_REG, (old_val & ~DIG_FLT_MASK) | (((uint16_t) dig_flt << DIG_FLT_SHIFT) & DIG_FLT_MASK),io);
    446c:	8abb      	ldrh	r3, [r7, #20]
    446e:	b21b      	sxth	r3, r3
    4470:	f023 031c 	bic.w	r3, r3, #28
    4474:	b21a      	sxth	r2, r3
    4476:	7afb      	ldrb	r3, [r7, #11]
    4478:	009b      	lsls	r3, r3, #2
    447a:	b21b      	sxth	r3, r3
    447c:	f003 031c 	and.w	r3, r3, #28
    4480:	b21b      	sxth	r3, r3
    4482:	4313      	orrs	r3, r2
    4484:	b21b      	sxth	r3, r3
    4486:	b29a      	uxth	r2, r3
    4488:	687b      	ldr	r3, [r7, #4]
    448a:	2102      	movs	r1, #2
    448c:	68f8      	ldr	r0, [r7, #12]
    448e:	4c0b      	ldr	r4, [pc, #44]	; (44bc <setDigitalFiltering+0x74>)
    4490:	47a0      	blx	r4
    4492:	4603      	mov	r3, r0
    4494:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    4496:	7dfb      	ldrb	r3, [r7, #23]
    4498:	4618      	mov	r0, r3
    449a:	4b09      	ldr	r3, [pc, #36]	; (44c0 <setDigitalFiltering+0x78>)
    449c:	4798      	blx	r3
    449e:	4603      	mov	r3, r0
    44a0:	461c      	mov	r4, r3
    44a2:	7dbb      	ldrb	r3, [r7, #22]
    44a4:	4618      	mov	r0, r3
    44a6:	4b06      	ldr	r3, [pc, #24]	; (44c0 <setDigitalFiltering+0x78>)
    44a8:	4798      	blx	r3
    44aa:	4603      	mov	r3, r0
    44ac:	4323      	orrs	r3, r4
    44ae:	b2db      	uxtb	r3, r3
}
    44b0:	4618      	mov	r0, r3
    44b2:	371c      	adds	r7, #28
    44b4:	46bd      	mov	sp, r7
    44b6:	bd90      	pop	{r4, r7, pc}
    44b8:	00003ec9 	.word	0x00003ec9
    44bc:	00003f5d 	.word	0x00003f5d
    44c0:	00004e01 	.word	0x00004e01

000044c4 <setTemperatureCompensation>:
  dig_flt = (reg_val & DIG_FLT_MASK) >> DIG_FLT_SHIFT;
  return checkStatus(status);
}

uint8_t setTemperatureCompensation(struct MLX90393 *hall_sensor, uint8_t enabled, struct io_descriptor *io)
{
    44c4:	b590      	push	{r4, r7, lr}
    44c6:	b087      	sub	sp, #28
    44c8:	af00      	add	r7, sp, #0
    44ca:	60f8      	str	r0, [r7, #12]
    44cc:	460b      	mov	r3, r1
    44ce:	607a      	str	r2, [r7, #4]
    44d0:	72fb      	strb	r3, [r7, #11]
  uint8_t tcmp_en = enabled?1:0;
    44d2:	7afb      	ldrb	r3, [r7, #11]
    44d4:	2b00      	cmp	r3, #0
    44d6:	bf14      	ite	ne
    44d8:	2301      	movne	r3, #1
    44da:	2300      	moveq	r3, #0
    44dc:	b2db      	uxtb	r3, r3
    44de:	75fb      	strb	r3, [r7, #23]
  uint16_t old_val = 0;
    44e0:	2300      	movs	r3, #0
    44e2:	827b      	strh	r3, [r7, #18]
  uint8_t status1 = readRegister(hall_sensor, TCMP_EN_REG, &old_val, io);
    44e4:	f107 0212 	add.w	r2, r7, #18
    44e8:	687b      	ldr	r3, [r7, #4]
    44ea:	2101      	movs	r1, #1
    44ec:	68f8      	ldr	r0, [r7, #12]
    44ee:	4c15      	ldr	r4, [pc, #84]	; (4544 <setTemperatureCompensation+0x80>)
    44f0:	47a0      	blx	r4
    44f2:	4603      	mov	r3, r0
    44f4:	75bb      	strb	r3, [r7, #22]
  uint8_t status2 = writeRegister(hall_sensor, TCMP_EN_REG, (old_val & ~TCMP_EN_MASK) | (((uint16_t) tcmp_en << TCMP_EN_SHIFT) & TCMP_EN_MASK), io);
    44f6:	8a7b      	ldrh	r3, [r7, #18]
    44f8:	b21b      	sxth	r3, r3
    44fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    44fe:	b21a      	sxth	r2, r3
    4500:	7dfb      	ldrb	r3, [r7, #23]
    4502:	029b      	lsls	r3, r3, #10
    4504:	b21b      	sxth	r3, r3
    4506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    450a:	b21b      	sxth	r3, r3
    450c:	4313      	orrs	r3, r2
    450e:	b21b      	sxth	r3, r3
    4510:	b29a      	uxth	r2, r3
    4512:	687b      	ldr	r3, [r7, #4]
    4514:	2101      	movs	r1, #1
    4516:	68f8      	ldr	r0, [r7, #12]
    4518:	4c0b      	ldr	r4, [pc, #44]	; (4548 <setTemperatureCompensation+0x84>)
    451a:	47a0      	blx	r4
    451c:	4603      	mov	r3, r0
    451e:	757b      	strb	r3, [r7, #21]
  return checkStatus(status1) | checkStatus(status2);
    4520:	7dbb      	ldrb	r3, [r7, #22]
    4522:	4618      	mov	r0, r3
    4524:	4b09      	ldr	r3, [pc, #36]	; (454c <setTemperatureCompensation+0x88>)
    4526:	4798      	blx	r3
    4528:	4603      	mov	r3, r0
    452a:	461c      	mov	r4, r3
    452c:	7d7b      	ldrb	r3, [r7, #21]
    452e:	4618      	mov	r0, r3
    4530:	4b06      	ldr	r3, [pc, #24]	; (454c <setTemperatureCompensation+0x88>)
    4532:	4798      	blx	r3
    4534:	4603      	mov	r3, r0
    4536:	4323      	orrs	r3, r4
    4538:	b2db      	uxtb	r3, r3
}
    453a:	4618      	mov	r0, r3
    453c:	371c      	adds	r7, #28
    453e:	46bd      	mov	sp, r7
    4540:	bd90      	pop	{r4, r7, pc}
    4542:	bf00      	nop
    4544:	00003ec9 	.word	0x00003ec9
    4548:	00003f5d 	.word	0x00003f5d
    454c:	00004e01 	.word	0x00004e01

00004550 <setExtTrig>:
  burst_sel = (reg_val & BURST_SEL_MASK) >> BURST_SEL_SHIFT;
  return checkStatus(status);
}

uint8_t setExtTrig(struct MLX90393 *hall_sensor, int8_t ext_trig, struct io_descriptor *io)
{
    4550:	b590      	push	{r4, r7, lr}
    4552:	b087      	sub	sp, #28
    4554:	af00      	add	r7, sp, #0
    4556:	60f8      	str	r0, [r7, #12]
    4558:	460b      	mov	r3, r1
    455a:	607a      	str	r2, [r7, #4]
    455c:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    455e:	2300      	movs	r3, #0
    4560:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, EXT_TRIG_REG, &old_val, io);
    4562:	f107 0214 	add.w	r2, r7, #20
    4566:	687b      	ldr	r3, [r7, #4]
    4568:	2101      	movs	r1, #1
    456a:	68f8      	ldr	r0, [r7, #12]
    456c:	4c15      	ldr	r4, [pc, #84]	; (45c4 <setExtTrig+0x74>)
    456e:	47a0      	blx	r4
    4570:	4603      	mov	r3, r0
    4572:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, EXT_TRIG_REG, (old_val & ~EXT_TRIG_MASK) | (((uint16_t) ext_trig << EXT_TRIG_SHIFT) & EXT_TRIG_MASK), io);
    4574:	8abb      	ldrh	r3, [r7, #20]
    4576:	b21b      	sxth	r3, r3
    4578:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    457c:	b21a      	sxth	r2, r3
    457e:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4582:	b29b      	uxth	r3, r3
    4584:	02db      	lsls	r3, r3, #11
    4586:	b21b      	sxth	r3, r3
    4588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    458c:	b21b      	sxth	r3, r3
    458e:	4313      	orrs	r3, r2
    4590:	b21b      	sxth	r3, r3
    4592:	b29a      	uxth	r2, r3
    4594:	687b      	ldr	r3, [r7, #4]
    4596:	2101      	movs	r1, #1
    4598:	68f8      	ldr	r0, [r7, #12]
    459a:	4c0b      	ldr	r4, [pc, #44]	; (45c8 <setExtTrig+0x78>)
    459c:	47a0      	blx	r4
    459e:	4603      	mov	r3, r0
    45a0:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    45a2:	7dfb      	ldrb	r3, [r7, #23]
    45a4:	4618      	mov	r0, r3
    45a6:	4b09      	ldr	r3, [pc, #36]	; (45cc <setExtTrig+0x7c>)
    45a8:	4798      	blx	r3
    45aa:	4603      	mov	r3, r0
    45ac:	461c      	mov	r4, r3
    45ae:	7dbb      	ldrb	r3, [r7, #22]
    45b0:	4618      	mov	r0, r3
    45b2:	4b06      	ldr	r3, [pc, #24]	; (45cc <setExtTrig+0x7c>)
    45b4:	4798      	blx	r3
    45b6:	4603      	mov	r3, r0
    45b8:	4323      	orrs	r3, r4
    45ba:	b2db      	uxtb	r3, r3
}
    45bc:	4618      	mov	r0, r3
    45be:	371c      	adds	r7, #28
    45c0:	46bd      	mov	sp, r7
    45c2:	bd90      	pop	{r4, r7, pc}
    45c4:	00003ec9 	.word	0x00003ec9
    45c8:	00003f5d 	.word	0x00003f5d
    45cc:	00004e01 	.word	0x00004e01

000045d0 <exit_command>:
{
  return sendCommand(hall_sensor, CMD_NOP, io);
}

uint8_t exit_command(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    45d0:	b580      	push	{r7, lr}
    45d2:	b082      	sub	sp, #8
    45d4:	af00      	add	r7, sp, #0
    45d6:	6078      	str	r0, [r7, #4]
    45d8:	6039      	str	r1, [r7, #0]
  return sendCommand(hall_sensor, CMD_EXIT, io);
    45da:	683a      	ldr	r2, [r7, #0]
    45dc:	2180      	movs	r1, #128	; 0x80
    45de:	6878      	ldr	r0, [r7, #4]
    45e0:	4b03      	ldr	r3, [pc, #12]	; (45f0 <exit_command+0x20>)
    45e2:	4798      	blx	r3
    45e4:	4603      	mov	r3, r0
  delay_ms(2);
}
    45e6:	4618      	mov	r0, r3
    45e8:	3708      	adds	r7, #8
    45ea:	46bd      	mov	sp, r7
    45ec:	bd80      	pop	{r7, pc}
    45ee:	bf00      	nop
    45f0:	00003e79 	.word	0x00003e79

000045f4 <startMeasurement>:
  uint8_t cmd = CMD_WAKE_ON_CHANGE | (zyxt_flags & 0xf);
  return sendCommand(hall_sensor, cmd, io);
}

uint8_t startMeasurement(struct MLX90393 *hall_sensor, uint8_t zyxt_flags, struct io_descriptor *io)
{
    45f4:	b580      	push	{r7, lr}
    45f6:	b086      	sub	sp, #24
    45f8:	af00      	add	r7, sp, #0
    45fa:	60f8      	str	r0, [r7, #12]
    45fc:	460b      	mov	r3, r1
    45fe:	607a      	str	r2, [r7, #4]
    4600:	72fb      	strb	r3, [r7, #11]
  cache_fill(hall_sensor, io);
    4602:	6879      	ldr	r1, [r7, #4]
    4604:	68f8      	ldr	r0, [r7, #12]
    4606:	4b0b      	ldr	r3, [pc, #44]	; (4634 <startMeasurement+0x40>)
    4608:	4798      	blx	r3
  uint8_t cmd = CMD_START_MEASUREMENT | (zyxt_flags & 0xf);
    460a:	f997 300b 	ldrsb.w	r3, [r7, #11]
    460e:	f003 030f 	and.w	r3, r3, #15
    4612:	b25b      	sxtb	r3, r3
    4614:	f043 0330 	orr.w	r3, r3, #48	; 0x30
    4618:	b25b      	sxtb	r3, r3
    461a:	75fb      	strb	r3, [r7, #23]
  return sendCommand(hall_sensor, cmd, io);
    461c:	7dfb      	ldrb	r3, [r7, #23]
    461e:	687a      	ldr	r2, [r7, #4]
    4620:	4619      	mov	r1, r3
    4622:	68f8      	ldr	r0, [r7, #12]
    4624:	4b04      	ldr	r3, [pc, #16]	; (4638 <startMeasurement+0x44>)
    4626:	4798      	blx	r3
    4628:	4603      	mov	r3, r0
}
    462a:	4618      	mov	r0, r3
    462c:	3718      	adds	r7, #24
    462e:	46bd      	mov	sp, r7
    4630:	bd80      	pop	{r7, pc}
    4632:	bf00      	nop
    4634:	000041e9 	.word	0x000041e9
    4638:	00003e79 	.word	0x00003e79

0000463c <readMeasurement>:

uint8_t readMeasurement(struct MLX90393 *hall_sensor, uint8_t zyxt_flags, struct io_descriptor *io)
{
    463c:	b590      	push	{r4, r7, lr}
    463e:	b08b      	sub	sp, #44	; 0x2c
    4640:	af00      	add	r7, sp, #0
    4642:	60f8      	str	r0, [r7, #12]
    4644:	460b      	mov	r3, r1
    4646:	607a      	str	r2, [r7, #4]
    4648:	72fb      	strb	r3, [r7, #11]
  uint8_t cmd = CMD_READ_MEASUREMENT | (zyxt_flags & 0xf);
    464a:	f997 300b 	ldrsb.w	r3, [r7, #11]
    464e:	f003 030f 	and.w	r3, r3, #15
    4652:	b25b      	sxtb	r3, r3
    4654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4658:	b25b      	sxtb	r3, r3
    465a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    465e:	68fb      	ldr	r3, [r7, #12]
    4660:	781b      	ldrb	r3, [r3, #0]
    4662:	b21b      	sxth	r3, r3
    4664:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4668:	4619      	mov	r1, r3
    466a:	486e      	ldr	r0, [pc, #440]	; (4824 <readMeasurement+0x1e8>)
    466c:	4b6e      	ldr	r3, [pc, #440]	; (4828 <readMeasurement+0x1ec>)
    466e:	4798      	blx	r3

  int32_t ret;

  uint8_t buffer[9];
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    4670:	7afb      	ldrb	r3, [r7, #11]
    4672:	f003 0308 	and.w	r3, r3, #8
    4676:	2b00      	cmp	r3, #0
    4678:	d001      	beq.n	467e <readMeasurement+0x42>
    467a:	2202      	movs	r2, #2
    467c:	e000      	b.n	4680 <readMeasurement+0x44>
    467e:	2200      	movs	r2, #0
                       ((zyxt_flags & Y_FLAG)?2:0) +
    4680:	7afb      	ldrb	r3, [r7, #11]
    4682:	f003 0304 	and.w	r3, r3, #4
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    4686:	2b00      	cmp	r3, #0
    4688:	d001      	beq.n	468e <readMeasurement+0x52>
    468a:	2302      	movs	r3, #2
    468c:	e000      	b.n	4690 <readMeasurement+0x54>
    468e:	2300      	movs	r3, #0
    4690:	4413      	add	r3, r2
    4692:	b2da      	uxtb	r2, r3
                       ((zyxt_flags & X_FLAG)?2:0) +
    4694:	7afb      	ldrb	r3, [r7, #11]
    4696:	f003 0302 	and.w	r3, r3, #2
    469a:	b2db      	uxtb	r3, r3
                       ((zyxt_flags & Y_FLAG)?2:0) +
    469c:	4413      	add	r3, r2
    469e:	b2da      	uxtb	r2, r3
                       ((zyxt_flags & T_FLAG)?2:0) );
    46a0:	7afb      	ldrb	r3, [r7, #11]
    46a2:	f003 0301 	and.w	r3, r3, #1
                       ((zyxt_flags & X_FLAG)?2:0) +
    46a6:	2b00      	cmp	r3, #0
    46a8:	d001      	beq.n	46ae <readMeasurement+0x72>
    46aa:	2302      	movs	r3, #2
    46ac:	e000      	b.n	46b0 <readMeasurement+0x74>
    46ae:	2300      	movs	r3, #0
    46b0:	4413      	add	r3, r2
    46b2:	b2db      	uxtb	r3, r3
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    46b4:	3301      	adds	r3, #1
    46b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

    ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer, (uint16_t) count);
    46ba:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    46be:	b29b      	uxth	r3, r3
    46c0:	f107 0214 	add.w	r2, r7, #20
    46c4:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
    46c8:	6878      	ldr	r0, [r7, #4]
    46ca:	4c58      	ldr	r4, [pc, #352]	; (482c <readMeasurement+0x1f0>)
    46cc:	47a0      	blx	r4
    46ce:	6238      	str	r0, [r7, #32]
    
    if (ret < 1) {return STATUS_ERROR;}
    46d0:	6a3b      	ldr	r3, [r7, #32]
    46d2:	2b00      	cmp	r3, #0
    46d4:	dc01      	bgt.n	46da <readMeasurement+0x9e>
    46d6:	23ff      	movs	r3, #255	; 0xff
    46d8:	e09f      	b.n	481a <readMeasurement+0x1de>

  uint8_t i = 1;
    46da:	2301      	movs	r3, #1
    46dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (zyxt_flags & T_FLAG){
    46e0:	7afb      	ldrb	r3, [r7, #11]
    46e2:	f003 0301 	and.w	r3, r3, #1
    46e6:	2b00      	cmp	r3, #0
    46e8:	d01d      	beq.n	4726 <readMeasurement+0xea>
    hall_sensor->dataRaw.t =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    46ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    46ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
    46f2:	4413      	add	r3, r2
    46f4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    46f8:	021b      	lsls	r3, r3, #8
    46fa:	b21a      	sxth	r2, r3
    46fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4700:	3301      	adds	r3, #1
    4702:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4706:	440b      	add	r3, r1
    4708:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    470c:	b21b      	sxth	r3, r3
    470e:	4313      	orrs	r3, r2
    4710:	b21b      	sxth	r3, r3
    4712:	b29a      	uxth	r2, r3
    4714:	68fb      	ldr	r3, [r7, #12]
    4716:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    i += 2;
    471a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    471e:	3302      	adds	r3, #2
    4720:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4724:	e003      	b.n	472e <readMeasurement+0xf2>
  } else {
    hall_sensor->dataRaw.t = 0;
    4726:	68fb      	ldr	r3, [r7, #12]
    4728:	2200      	movs	r2, #0
    472a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  }
  if (zyxt_flags & X_FLAG){
    472e:	7afb      	ldrb	r3, [r7, #11]
    4730:	f003 0302 	and.w	r3, r3, #2
    4734:	2b00      	cmp	r3, #0
    4736:	d01d      	beq.n	4774 <readMeasurement+0x138>
    hall_sensor->dataRaw.x =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    473c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    4740:	4413      	add	r3, r2
    4742:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4746:	021b      	lsls	r3, r3, #8
    4748:	b21a      	sxth	r2, r3
    474a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    474e:	3301      	adds	r3, #1
    4750:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4754:	440b      	add	r3, r1
    4756:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    475a:	b21b      	sxth	r3, r3
    475c:	4313      	orrs	r3, r2
    475e:	b21b      	sxth	r3, r3
    4760:	b29a      	uxth	r2, r3
    4762:	68fb      	ldr	r3, [r7, #12]
    4764:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    i += 2;
    4768:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    476c:	3302      	adds	r3, #2
    476e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4772:	e003      	b.n	477c <readMeasurement+0x140>
  } else {
    hall_sensor->dataRaw.x = 0;
    4774:	68fb      	ldr	r3, [r7, #12]
    4776:	2200      	movs	r2, #0
    4778:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  }
  if (zyxt_flags & Y_FLAG){
    477c:	7afb      	ldrb	r3, [r7, #11]
    477e:	f003 0304 	and.w	r3, r3, #4
    4782:	2b00      	cmp	r3, #0
    4784:	d01d      	beq.n	47c2 <readMeasurement+0x186>
    hall_sensor->dataRaw.y =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4786:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    478a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    478e:	4413      	add	r3, r2
    4790:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4794:	021b      	lsls	r3, r3, #8
    4796:	b21a      	sxth	r2, r3
    4798:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    479c:	3301      	adds	r3, #1
    479e:	f107 0128 	add.w	r1, r7, #40	; 0x28
    47a2:	440b      	add	r3, r1
    47a4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    47a8:	b21b      	sxth	r3, r3
    47aa:	4313      	orrs	r3, r2
    47ac:	b21b      	sxth	r3, r3
    47ae:	b29a      	uxth	r2, r3
    47b0:	68fb      	ldr	r3, [r7, #12]
    47b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    i += 2;
    47b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    47ba:	3302      	adds	r3, #2
    47bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    47c0:	e003      	b.n	47ca <readMeasurement+0x18e>
  } else {
    hall_sensor->dataRaw.y = 0;
    47c2:	68fb      	ldr	r3, [r7, #12]
    47c4:	2200      	movs	r2, #0
    47c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (zyxt_flags & Z_FLAG){
    47ca:	7afb      	ldrb	r3, [r7, #11]
    47cc:	f003 0308 	and.w	r3, r3, #8
    47d0:	2b00      	cmp	r3, #0
    47d2:	d01d      	beq.n	4810 <readMeasurement+0x1d4>
    hall_sensor->dataRaw.z =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    47d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    47d8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    47dc:	4413      	add	r3, r2
    47de:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    47e2:	021b      	lsls	r3, r3, #8
    47e4:	b21a      	sxth	r2, r3
    47e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    47ea:	3301      	adds	r3, #1
    47ec:	f107 0128 	add.w	r1, r7, #40	; 0x28
    47f0:	440b      	add	r3, r1
    47f2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    47f6:	b21b      	sxth	r3, r3
    47f8:	4313      	orrs	r3, r2
    47fa:	b21b      	sxth	r3, r3
    47fc:	b29a      	uxth	r2, r3
    47fe:	68fb      	ldr	r3, [r7, #12]
    4800:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    i += 2;
    4804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4808:	3302      	adds	r3, #2
    480a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    480e:	e003      	b.n	4818 <readMeasurement+0x1dc>
  } else {
    hall_sensor->dataRaw.z = 0;
    4810:	68fb      	ldr	r3, [r7, #12]
    4812:	2200      	movs	r2, #0
    4814:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  return buffer[0];
    4818:	7d3b      	ldrb	r3, [r7, #20]
}
    481a:	4618      	mov	r0, r3
    481c:	372c      	adds	r7, #44	; 0x2c
    481e:	46bd      	mov	sp, r7
    4820:	bd90      	pop	{r4, r7, pc}
    4822:	bf00      	nop
    4824:	200004b8 	.word	0x200004b8
    4828:	00000dad 	.word	0x00000dad
    482c:	00003ff5 	.word	0x00003ff5

00004830 <convertRaw>:
{
  return sendCommand(hall_sensor, CMD_MEMORY_STORE, io);
}

void convertRaw(struct MLX90393 *hall_sensor)
{
    4830:	b480      	push	{r7}
    4832:	b089      	sub	sp, #36	; 0x24
    4834:	af00      	add	r7, sp, #0
    4836:	6078      	str	r0, [r7, #4]
  const uint8_t gain_sel = (hall_sensor->cache.reg[GAIN_SEL_REG] & GAIN_SEL_MASK) >> GAIN_SEL_SHIFT;
    4838:	687b      	ldr	r3, [r7, #4]
    483a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
    483c:	111b      	asrs	r3, r3, #4
    483e:	b2db      	uxtb	r3, r3
    4840:	f003 0307 	and.w	r3, r3, #7
    4844:	75fb      	strb	r3, [r7, #23]
  const uint8_t hallconf = (hall_sensor->cache.reg[HALLCONF_REG] & HALLCONF_MASK) >> HALLCONF_SHIFT;
    4846:	687b      	ldr	r3, [r7, #4]
    4848:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
    484a:	b2db      	uxtb	r3, r3
    484c:	f003 030f 	and.w	r3, r3, #15
    4850:	75bb      	strb	r3, [r7, #22]
  const uint8_t res_xyz = (hall_sensor->cache.reg[RES_XYZ_REG] & RES_XYZ_MASK) >> RES_XYZ_SHIFT;
    4852:	687b      	ldr	r3, [r7, #4]
    4854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    4856:	115b      	asrs	r3, r3, #5
    4858:	b2db      	uxtb	r3, r3
    485a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    485e:	757b      	strb	r3, [r7, #21]
  const uint8_t res_x = (res_xyz >> 0) & 0x3;
    4860:	7d7b      	ldrb	r3, [r7, #21]
    4862:	f003 0303 	and.w	r3, r3, #3
    4866:	753b      	strb	r3, [r7, #20]
  const uint8_t res_y = (res_xyz >> 2) & 0x3;
    4868:	7d7b      	ldrb	r3, [r7, #21]
    486a:	089b      	lsrs	r3, r3, #2
    486c:	b2db      	uxtb	r3, r3
    486e:	f003 0303 	and.w	r3, r3, #3
    4872:	74fb      	strb	r3, [r7, #19]
  const uint8_t res_z = (res_xyz >> 4) & 0x3;
    4874:	7d7b      	ldrb	r3, [r7, #21]
    4876:	091b      	lsrs	r3, r3, #4
    4878:	b2db      	uxtb	r3, r3
    487a:	f003 0303 	and.w	r3, r3, #3
    487e:	74bb      	strb	r3, [r7, #18]
  uint8_t tcmp_en = (hall_sensor->cache.reg[TCMP_EN_REG] & TCMP_EN_MASK) >> TCMP_EN_SHIFT;
    4880:	687b      	ldr	r3, [r7, #4]
    4882:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4884:	129b      	asrs	r3, r3, #10
    4886:	b2db      	uxtb	r3, r3
    4888:	f003 0301 	and.w	r3, r3, #1
    488c:	747b      	strb	r3, [r7, #17]

  float xy_sens;
  float z_sens;

  switch(hallconf){
    488e:	7dbb      	ldrb	r3, [r7, #22]
    4890:	2b0c      	cmp	r3, #12
    4892:	d006      	beq.n	48a2 <convertRaw+0x72>
  default:
  case 0:
    xy_sens = hall_sensor->base_xy_sens_hc0;
    4894:	687b      	ldr	r3, [r7, #4]
    4896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4898:	61fb      	str	r3, [r7, #28]
    z_sens = hall_sensor->base_z_sens_hc0;
    489a:	687b      	ldr	r3, [r7, #4]
    489c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    489e:	61bb      	str	r3, [r7, #24]
    break;
    48a0:	e006      	b.n	48b0 <convertRaw+0x80>
  case 0xc:
    xy_sens = hall_sensor->base_xy_sens_hc0xc;
    48a2:	687b      	ldr	r3, [r7, #4]
    48a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    48a6:	61fb      	str	r3, [r7, #28]
    z_sens = hall_sensor->base_z_sens_hc0xc;
    48a8:	687b      	ldr	r3, [r7, #4]
    48aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    48ac:	61bb      	str	r3, [r7, #24]
    break;
    48ae:	bf00      	nop
  }

  float gain_factor = hall_sensor->gain_multipliers[gain_sel & 0x7];
    48b0:	7dfb      	ldrb	r3, [r7, #23]
    48b2:	f003 0307 	and.w	r3, r3, #7
    48b6:	687a      	ldr	r2, [r7, #4]
    48b8:	3302      	adds	r3, #2
    48ba:	009b      	lsls	r3, r3, #2
    48bc:	4413      	add	r3, r2
    48be:	681b      	ldr	r3, [r3, #0]
    48c0:	60fb      	str	r3, [r7, #12]

  if (tcmp_en){
    48c2:	7c7b      	ldrb	r3, [r7, #17]
    48c4:	2b00      	cmp	r3, #0
    48c6:	d020      	beq.n	490a <convertRaw+0xda>
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    48c8:	687b      	ldr	r3, [r7, #4]
    48ca:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    48ce:	ee07 3a90 	vmov	s15, r3
    48d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    48d6:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 4bf0 <convertRaw+0x3c0>
    48da:	ee37 7ac7 	vsub.f32	s14, s15, s14
    48de:	edd7 7a07 	vldr	s15, [r7, #28]
    48e2:	ee27 7a27 	vmul.f32	s14, s14, s15
    48e6:	edd7 7a03 	vldr	s15, [r7, #12]
    48ea:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_x) );
    48ee:	7d3b      	ldrb	r3, [r7, #20]
    48f0:	2201      	movs	r2, #1
    48f2:	fa02 f303 	lsl.w	r3, r2, r3
    48f6:	ee07 3a90 	vmov	s15, r3
    48fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    48fe:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4902:	687b      	ldr	r3, [r7, #4]
    4904:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    4908:	e06e      	b.n	49e8 <convertRaw+0x1b8>
  } else {
    switch(res_x){
    490a:	7d3b      	ldrb	r3, [r7, #20]
    490c:	2b03      	cmp	r3, #3
    490e:	d86b      	bhi.n	49e8 <convertRaw+0x1b8>
    4910:	a201      	add	r2, pc, #4	; (adr r2, 4918 <convertRaw+0xe8>)
    4912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4916:	bf00      	nop
    4918:	00004929 	.word	0x00004929
    491c:	00004929 	.word	0x00004929
    4920:	00004965 	.word	0x00004965
    4924:	000049a7 	.word	0x000049a7
    case 0:
    case 1:
      hall_sensor->data.x = (int16_t) hall_sensor->dataRaw.x * xy_sens * gain_factor * (1 << res_x);
    4928:	687b      	ldr	r3, [r7, #4]
    492a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    492e:	b21b      	sxth	r3, r3
    4930:	ee07 3a90 	vmov	s15, r3
    4934:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    4938:	edd7 7a07 	vldr	s15, [r7, #28]
    493c:	ee27 7a27 	vmul.f32	s14, s14, s15
    4940:	edd7 7a03 	vldr	s15, [r7, #12]
    4944:	ee27 7a27 	vmul.f32	s14, s14, s15
    4948:	7d3b      	ldrb	r3, [r7, #20]
    494a:	2201      	movs	r2, #1
    494c:	fa02 f303 	lsl.w	r3, r2, r3
    4950:	ee07 3a90 	vmov	s15, r3
    4954:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4958:	ee67 7a27 	vmul.f32	s15, s14, s15
    495c:	687b      	ldr	r3, [r7, #4]
    495e:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    4962:	e041      	b.n	49e8 <convertRaw+0x1b8>
    case 2:
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4964:	687b      	ldr	r3, [r7, #4]
    4966:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    496a:	ee07 3a90 	vmov	s15, r3
    496e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4972:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 4bf0 <convertRaw+0x3c0>
    4976:	ee37 7ac7 	vsub.f32	s14, s15, s14
    497a:	edd7 7a07 	vldr	s15, [r7, #28]
    497e:	ee27 7a27 	vmul.f32	s14, s14, s15
    4982:	edd7 7a03 	vldr	s15, [r7, #12]
    4986:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_x) );
    498a:	7d3b      	ldrb	r3, [r7, #20]
    498c:	2201      	movs	r2, #1
    498e:	fa02 f303 	lsl.w	r3, r2, r3
    4992:	ee07 3a90 	vmov	s15, r3
    4996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    499a:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    499e:	687b      	ldr	r3, [r7, #4]
    49a0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    49a4:	e020      	b.n	49e8 <convertRaw+0x1b8>
    case 3:
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    49a6:	687b      	ldr	r3, [r7, #4]
    49a8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    49ac:	ee07 3a90 	vmov	s15, r3
    49b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    49b4:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 4bf4 <convertRaw+0x3c4>
    49b8:	ee37 7ac7 	vsub.f32	s14, s15, s14
    49bc:	edd7 7a07 	vldr	s15, [r7, #28]
    49c0:	ee27 7a27 	vmul.f32	s14, s14, s15
    49c4:	edd7 7a03 	vldr	s15, [r7, #12]
    49c8:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_x) );
    49cc:	7d3b      	ldrb	r3, [r7, #20]
    49ce:	2201      	movs	r2, #1
    49d0:	fa02 f303 	lsl.w	r3, r2, r3
    49d4:	ee07 3a90 	vmov	s15, r3
    49d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    49dc:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    49e0:	687b      	ldr	r3, [r7, #4]
    49e2:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    49e6:	bf00      	nop
    }
  }

  if (tcmp_en){
    49e8:	7c7b      	ldrb	r3, [r7, #17]
    49ea:	2b00      	cmp	r3, #0
    49ec:	d020      	beq.n	4a30 <convertRaw+0x200>
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    49ee:	687b      	ldr	r3, [r7, #4]
    49f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    49f4:	ee07 3a90 	vmov	s15, r3
    49f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    49fc:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 4bf0 <convertRaw+0x3c0>
    4a00:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4a04:	edd7 7a07 	vldr	s15, [r7, #28]
    4a08:	ee27 7a27 	vmul.f32	s14, s14, s15
    4a0c:	edd7 7a03 	vldr	s15, [r7, #12]
    4a10:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_y) );
    4a14:	7cfb      	ldrb	r3, [r7, #19]
    4a16:	2201      	movs	r2, #1
    4a18:	fa02 f303 	lsl.w	r3, r2, r3
    4a1c:	ee07 3a90 	vmov	s15, r3
    4a20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4a24:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    4a28:	687b      	ldr	r3, [r7, #4]
    4a2a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    4a2e:	e06d      	b.n	4b0c <convertRaw+0x2dc>
  } else {
    switch(res_y){
    4a30:	7cfb      	ldrb	r3, [r7, #19]
    4a32:	2b03      	cmp	r3, #3
    4a34:	d86a      	bhi.n	4b0c <convertRaw+0x2dc>
    4a36:	a201      	add	r2, pc, #4	; (adr r2, 4a3c <convertRaw+0x20c>)
    4a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4a3c:	00004a4d 	.word	0x00004a4d
    4a40:	00004a4d 	.word	0x00004a4d
    4a44:	00004a89 	.word	0x00004a89
    4a48:	00004acb 	.word	0x00004acb
    case 0:
    case 1:
      hall_sensor->data.y = (int16_t) hall_sensor->dataRaw.y * xy_sens * gain_factor * (1 << res_y);
    4a4c:	687b      	ldr	r3, [r7, #4]
    4a4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4a52:	b21b      	sxth	r3, r3
    4a54:	ee07 3a90 	vmov	s15, r3
    4a58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    4a5c:	edd7 7a07 	vldr	s15, [r7, #28]
    4a60:	ee27 7a27 	vmul.f32	s14, s14, s15
    4a64:	edd7 7a03 	vldr	s15, [r7, #12]
    4a68:	ee27 7a27 	vmul.f32	s14, s14, s15
    4a6c:	7cfb      	ldrb	r3, [r7, #19]
    4a6e:	2201      	movs	r2, #1
    4a70:	fa02 f303 	lsl.w	r3, r2, r3
    4a74:	ee07 3a90 	vmov	s15, r3
    4a78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
    4a80:	687b      	ldr	r3, [r7, #4]
    4a82:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    4a86:	e041      	b.n	4b0c <convertRaw+0x2dc>
    case 2:
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    4a88:	687b      	ldr	r3, [r7, #4]
    4a8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4a8e:	ee07 3a90 	vmov	s15, r3
    4a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4a96:	ed9f 7a56 	vldr	s14, [pc, #344]	; 4bf0 <convertRaw+0x3c0>
    4a9a:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4a9e:	edd7 7a07 	vldr	s15, [r7, #28]
    4aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
    4aa6:	edd7 7a03 	vldr	s15, [r7, #12]
    4aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_y) );
    4aae:	7cfb      	ldrb	r3, [r7, #19]
    4ab0:	2201      	movs	r2, #1
    4ab2:	fa02 f303 	lsl.w	r3, r2, r3
    4ab6:	ee07 3a90 	vmov	s15, r3
    4aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4abe:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    4ac2:	687b      	ldr	r3, [r7, #4]
    4ac4:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    4ac8:	e020      	b.n	4b0c <convertRaw+0x2dc>
    case 3:
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    4aca:	687b      	ldr	r3, [r7, #4]
    4acc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4ad0:	ee07 3a90 	vmov	s15, r3
    4ad4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4ad8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 4bf4 <convertRaw+0x3c4>
    4adc:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4ae0:	edd7 7a07 	vldr	s15, [r7, #28]
    4ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
    4ae8:	edd7 7a03 	vldr	s15, [r7, #12]
    4aec:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_y) );
    4af0:	7cfb      	ldrb	r3, [r7, #19]
    4af2:	2201      	movs	r2, #1
    4af4:	fa02 f303 	lsl.w	r3, r2, r3
    4af8:	ee07 3a90 	vmov	s15, r3
    4afc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4b00:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    4b04:	687b      	ldr	r3, [r7, #4]
    4b06:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    4b0a:	bf00      	nop
    }
  }

  if (tcmp_en){
    4b0c:	7c7b      	ldrb	r3, [r7, #17]
    4b0e:	2b00      	cmp	r3, #0
    4b10:	d020      	beq.n	4b54 <convertRaw+0x324>
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    4b12:	687b      	ldr	r3, [r7, #4]
    4b14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    4b18:	ee07 3a90 	vmov	s15, r3
    4b1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4b20:	ed9f 7a33 	vldr	s14, [pc, #204]	; 4bf0 <convertRaw+0x3c0>
    4b24:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4b28:	edd7 7a06 	vldr	s15, [r7, #24]
    4b2c:	ee27 7a27 	vmul.f32	s14, s14, s15
    4b30:	edd7 7a03 	vldr	s15, [r7, #12]
    4b34:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_z) );
    4b38:	7cbb      	ldrb	r3, [r7, #18]
    4b3a:	2201      	movs	r2, #1
    4b3c:	fa02 f303 	lsl.w	r3, r2, r3
    4b40:	ee07 3a90 	vmov	s15, r3
    4b44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4b48:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    4b4c:	687b      	ldr	r3, [r7, #4]
    4b4e:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    4b52:	e078      	b.n	4c46 <convertRaw+0x416>
  } else {
    switch(res_z){
    4b54:	7cbb      	ldrb	r3, [r7, #18]
    4b56:	2b03      	cmp	r3, #3
    4b58:	d875      	bhi.n	4c46 <convertRaw+0x416>
    4b5a:	a201      	add	r2, pc, #4	; (adr r2, 4b60 <convertRaw+0x330>)
    4b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4b60:	00004b71 	.word	0x00004b71
    4b64:	00004b71 	.word	0x00004b71
    4b68:	00004bad 	.word	0x00004bad
    4b6c:	00004c05 	.word	0x00004c05
    case 0:
    case 1:
      hall_sensor->data.z = (int16_t) hall_sensor->dataRaw.z * z_sens * gain_factor * (1 << res_z);
    4b70:	687b      	ldr	r3, [r7, #4]
    4b72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    4b76:	b21b      	sxth	r3, r3
    4b78:	ee07 3a90 	vmov	s15, r3
    4b7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    4b80:	edd7 7a06 	vldr	s15, [r7, #24]
    4b84:	ee27 7a27 	vmul.f32	s14, s14, s15
    4b88:	edd7 7a03 	vldr	s15, [r7, #12]
    4b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
    4b90:	7cbb      	ldrb	r3, [r7, #18]
    4b92:	2201      	movs	r2, #1
    4b94:	fa02 f303 	lsl.w	r3, r2, r3
    4b98:	ee07 3a90 	vmov	s15, r3
    4b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4ba0:	ee67 7a27 	vmul.f32	s15, s14, s15
    4ba4:	687b      	ldr	r3, [r7, #4]
    4ba6:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    4baa:	e04c      	b.n	4c46 <convertRaw+0x416>
    case 2:
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    4bac:	687b      	ldr	r3, [r7, #4]
    4bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    4bb2:	ee07 3a90 	vmov	s15, r3
    4bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4bba:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 4bf0 <convertRaw+0x3c0>
    4bbe:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4bc2:	edd7 7a06 	vldr	s15, [r7, #24]
    4bc6:	ee27 7a27 	vmul.f32	s14, s14, s15
    4bca:	edd7 7a03 	vldr	s15, [r7, #12]
    4bce:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_z) );
    4bd2:	7cbb      	ldrb	r3, [r7, #18]
    4bd4:	2201      	movs	r2, #1
    4bd6:	fa02 f303 	lsl.w	r3, r2, r3
    4bda:	ee07 3a90 	vmov	s15, r3
    4bde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4be2:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    4be6:	687b      	ldr	r3, [r7, #4]
    4be8:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    4bec:	e02b      	b.n	4c46 <convertRaw+0x416>
    4bee:	bf00      	nop
    4bf0:	47000000 	.word	0x47000000
    4bf4:	46800000 	.word	0x46800000
    4bf8:	4734a400 	.word	0x4734a400
    4bfc:	4234cccd 	.word	0x4234cccd
    4c00:	47435000 	.word	0x47435000
    case 3:
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    4c04:	687b      	ldr	r3, [r7, #4]
    4c06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    4c0a:	ee07 3a90 	vmov	s15, r3
    4c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4c12:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 4bf4 <convertRaw+0x3c4>
    4c16:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4c1a:	edd7 7a06 	vldr	s15, [r7, #24]
    4c1e:	ee27 7a27 	vmul.f32	s14, s14, s15
    4c22:	edd7 7a03 	vldr	s15, [r7, #12]
    4c26:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_z) );
    4c2a:	7cbb      	ldrb	r3, [r7, #18]
    4c2c:	2201      	movs	r2, #1
    4c2e:	fa02 f303 	lsl.w	r3, r2, r3
    4c32:	ee07 3a90 	vmov	s15, r3
    4c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    4c3e:	687b      	ldr	r3, [r7, #4]
    4c40:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    4c44:	bf00      	nop
    }
  }

  hall_sensor->data.t = 25 + (hall_sensor->dataRaw.t - 46244.f)/45.2f;
    4c46:	687b      	ldr	r3, [r7, #4]
    4c48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    4c4c:	ee07 3a90 	vmov	s15, r3
    4c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4c54:	ed1f 7a18 	vldr	s14, [pc, #-96]	; 4bf8 <convertRaw+0x3c8>
    4c58:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4c5c:	ed5f 6a19 	vldr	s13, [pc, #-100]	; 4bfc <convertRaw+0x3cc>
    4c60:	eec7 7a26 	vdiv.f32	s15, s14, s13
    4c64:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
    4c68:	ee77 7a87 	vadd.f32	s15, s15, s14
    4c6c:	687b      	ldr	r3, [r7, #4]
    4c6e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
  
  if (hall_sensor->data.x >50000)
    4c72:	687b      	ldr	r3, [r7, #4]
    4c74:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
    4c78:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 4c00 <convertRaw+0x3d0>
    4c7c:	eef4 7ac7 	vcmpe.f32	s15, s14
    4c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4c84:	dd03      	ble.n	4c8e <convertRaw+0x45e>
  {
	  hall_sensor->data.x = 50000;
    4c86:	687b      	ldr	r3, [r7, #4]
    4c88:	4a26      	ldr	r2, [pc, #152]	; (4d24 <convertRaw+0x4f4>)
    4c8a:	64da      	str	r2, [r3, #76]	; 0x4c
    4c8c:	e00c      	b.n	4ca8 <convertRaw+0x478>
  }
  else 
  {
	  if (hall_sensor->data.x < -50000)
    4c8e:	687b      	ldr	r3, [r7, #4]
    4c90:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
    4c94:	ed9f 7a24 	vldr	s14, [pc, #144]	; 4d28 <convertRaw+0x4f8>
    4c98:	eef4 7ac7 	vcmpe.f32	s15, s14
    4c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4ca0:	d502      	bpl.n	4ca8 <convertRaw+0x478>
	  {
		  hall_sensor->data.x = -50000;
    4ca2:	687b      	ldr	r3, [r7, #4]
    4ca4:	4a21      	ldr	r2, [pc, #132]	; (4d2c <convertRaw+0x4fc>)
    4ca6:	64da      	str	r2, [r3, #76]	; 0x4c
	  }
  }
    if (hall_sensor->data.y > 50000)
    4ca8:	687b      	ldr	r3, [r7, #4]
    4caa:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
    4cae:	ed9f 7a20 	vldr	s14, [pc, #128]	; 4d30 <convertRaw+0x500>
    4cb2:	eef4 7ac7 	vcmpe.f32	s15, s14
    4cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4cba:	dd03      	ble.n	4cc4 <convertRaw+0x494>
    {
	    hall_sensor->data.y = 50000;
    4cbc:	687b      	ldr	r3, [r7, #4]
    4cbe:	4a19      	ldr	r2, [pc, #100]	; (4d24 <convertRaw+0x4f4>)
    4cc0:	651a      	str	r2, [r3, #80]	; 0x50
    4cc2:	e00c      	b.n	4cde <convertRaw+0x4ae>
    }
    else
    {
	    if (hall_sensor->data.y < -50000)
    4cc4:	687b      	ldr	r3, [r7, #4]
    4cc6:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
    4cca:	ed9f 7a17 	vldr	s14, [pc, #92]	; 4d28 <convertRaw+0x4f8>
    4cce:	eef4 7ac7 	vcmpe.f32	s15, s14
    4cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4cd6:	d502      	bpl.n	4cde <convertRaw+0x4ae>
	    {
		    hall_sensor->data.y = -50000;
    4cd8:	687b      	ldr	r3, [r7, #4]
    4cda:	4a14      	ldr	r2, [pc, #80]	; (4d2c <convertRaw+0x4fc>)
    4cdc:	651a      	str	r2, [r3, #80]	; 0x50
	    }
    }
    if (hall_sensor->data.z > 50000)
    4cde:	687b      	ldr	r3, [r7, #4]
    4ce0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
    4ce4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 4d30 <convertRaw+0x500>
    4ce8:	eef4 7ac7 	vcmpe.f32	s15, s14
    4cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4cf0:	dd03      	ble.n	4cfa <convertRaw+0x4ca>
    {
	    hall_sensor->data.z = 50000;
    4cf2:	687b      	ldr	r3, [r7, #4]
    4cf4:	4a0b      	ldr	r2, [pc, #44]	; (4d24 <convertRaw+0x4f4>)
    4cf6:	655a      	str	r2, [r3, #84]	; 0x54
	    if (hall_sensor->data.z < -50000)
	    {
		    hall_sensor->data.z = -50000;
	    }
    }
}
    4cf8:	e00d      	b.n	4d16 <convertRaw+0x4e6>
	    if (hall_sensor->data.z < -50000)
    4cfa:	687b      	ldr	r3, [r7, #4]
    4cfc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
    4d00:	ed9f 7a09 	vldr	s14, [pc, #36]	; 4d28 <convertRaw+0x4f8>
    4d04:	eef4 7ac7 	vcmpe.f32	s15, s14
    4d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    4d0c:	d400      	bmi.n	4d10 <convertRaw+0x4e0>
}
    4d0e:	e002      	b.n	4d16 <convertRaw+0x4e6>
		    hall_sensor->data.z = -50000;
    4d10:	687b      	ldr	r3, [r7, #4]
    4d12:	4a06      	ldr	r2, [pc, #24]	; (4d2c <convertRaw+0x4fc>)
    4d14:	655a      	str	r2, [r3, #84]	; 0x54
}
    4d16:	bf00      	nop
    4d18:	3724      	adds	r7, #36	; 0x24
    4d1a:	46bd      	mov	sp, r7
    4d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
    4d20:	4770      	bx	lr
    4d22:	bf00      	nop
    4d24:	47435000 	.word	0x47435000
    4d28:	c7435000 	.word	0xc7435000
    4d2c:	c7435000 	.word	0xc7435000
    4d30:	47435000 	.word	0x47435000

00004d34 <convDelayMicro>:
					   
					   */
	return delaytimeMilli;
}

uint16_t convDelayMicro(struct MLX90393 *hall_sensor) {
    4d34:	b480      	push	{r7}
    4d36:	b087      	sub	sp, #28
    4d38:	af00      	add	r7, sp, #0
    4d3a:	6078      	str	r0, [r7, #4]
  const uint8_t osr = (hall_sensor->cache.reg[OSR_REG] & OSR_MASK) >> OSR_SHIFT;
    4d3c:	687b      	ldr	r3, [r7, #4]
    4d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    4d40:	b2db      	uxtb	r3, r3
    4d42:	f003 0303 	and.w	r3, r3, #3
    4d46:	75fb      	strb	r3, [r7, #23]
  const uint8_t osr2 = (hall_sensor->cache.reg[OSR2_REG] & OSR2_MASK) >> OSR2_SHIFT;
    4d48:	687b      	ldr	r3, [r7, #4]
    4d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    4d4c:	12db      	asrs	r3, r3, #11
    4d4e:	b2db      	uxtb	r3, r3
    4d50:	f003 0303 	and.w	r3, r3, #3
    4d54:	75bb      	strb	r3, [r7, #22]
  const uint8_t dig_flt = (hall_sensor->cache.reg[DIG_FLT_REG] & DIG_FLT_MASK) >> DIG_FLT_SHIFT;
    4d56:	687b      	ldr	r3, [r7, #4]
    4d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    4d5a:	109b      	asrs	r3, r3, #2
    4d5c:	b2db      	uxtb	r3, r3
    4d5e:	f003 0307 	and.w	r3, r3, #7
    4d62:	757b      	strb	r3, [r7, #21]
  const uint8_t magnetic_axis = 3;
    4d64:	2303      	movs	r3, #3
    4d66:	753b      	strb	r3, [r7, #20]
  
  uint32_t delayTimeMicro = (magnetic_axis * (((2 + (1 << dig_flt)) * (1 << osr) *64) + 67)) + ((192*(1<<osr2)) + 67) ; 
    4d68:	7d3b      	ldrb	r3, [r7, #20]
    4d6a:	7d7a      	ldrb	r2, [r7, #21]
    4d6c:	2101      	movs	r1, #1
    4d6e:	fa01 f202 	lsl.w	r2, r1, r2
    4d72:	1c91      	adds	r1, r2, #2
    4d74:	7dfa      	ldrb	r2, [r7, #23]
    4d76:	fa01 f202 	lsl.w	r2, r1, r2
    4d7a:	0192      	lsls	r2, r2, #6
    4d7c:	3243      	adds	r2, #67	; 0x43
    4d7e:	fb02 f203 	mul.w	r2, r2, r3
    4d82:	7dbb      	ldrb	r3, [r7, #22]
    4d84:	21c0      	movs	r1, #192	; 0xc0
    4d86:	fa01 f303 	lsl.w	r3, r1, r3
    4d8a:	3343      	adds	r3, #67	; 0x43
    4d8c:	4413      	add	r3, r2
    4d8e:	613b      	str	r3, [r7, #16]
  uint16_t delayTimeMicro_final = delayTimeMicro/100 + 8; 
    4d90:	693b      	ldr	r3, [r7, #16]
    4d92:	4a07      	ldr	r2, [pc, #28]	; (4db0 <convDelayMicro+0x7c>)
    4d94:	fba2 2303 	umull	r2, r3, r2, r3
    4d98:	095b      	lsrs	r3, r3, #5
    4d9a:	b29b      	uxth	r3, r3
    4d9c:	3308      	adds	r3, #8
    4d9e:	81fb      	strh	r3, [r7, #14]
                     ( 3 * (2 + (1 << dig_flt)) * (1 << osr) *0.064f +
                      (1 << osr2) * 0.192f ) *
                       1.3f;  // 30% tolerance
					   
					   */
	return delayTimeMicro_final;
    4da0:	89fb      	ldrh	r3, [r7, #14]
}
    4da2:	4618      	mov	r0, r3
    4da4:	371c      	adds	r7, #28
    4da6:	46bd      	mov	sp, r7
    4da8:	f85d 7b04 	ldr.w	r7, [sp], #4
    4dac:	4770      	bx	lr
    4dae:	bf00      	nop
    4db0:	51eb851f 	.word	0x51eb851f

00004db4 <isOK>:
  return checkStatus(status1) | checkStatus(status2);
}

//checks 
bool isOK(uint8_t status)
{
    4db4:	b480      	push	{r7}
    4db6:	b083      	sub	sp, #12
    4db8:	af00      	add	r7, sp, #0
    4dba:	4603      	mov	r3, r0
    4dbc:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) == 0;
    4dbe:	79fb      	ldrb	r3, [r7, #7]
    4dc0:	f003 0310 	and.w	r3, r3, #16
    4dc4:	2b00      	cmp	r3, #0
    4dc6:	bf0c      	ite	eq
    4dc8:	2301      	moveq	r3, #1
    4dca:	2300      	movne	r3, #0
    4dcc:	b2db      	uxtb	r3, r3
}
    4dce:	4618      	mov	r0, r3
    4dd0:	370c      	adds	r7, #12
    4dd2:	46bd      	mov	sp, r7
    4dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
    4dd8:	4770      	bx	lr

00004dda <hasError>:

bool hasError(uint8_t status)
{
    4dda:	b480      	push	{r7}
    4ddc:	b083      	sub	sp, #12
    4dde:	af00      	add	r7, sp, #0
    4de0:	4603      	mov	r3, r0
    4de2:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) != 0;
    4de4:	79fb      	ldrb	r3, [r7, #7]
    4de6:	f003 0310 	and.w	r3, r3, #16
    4dea:	2b00      	cmp	r3, #0
    4dec:	bf14      	ite	ne
    4dee:	2301      	movne	r3, #1
    4df0:	2300      	moveq	r3, #0
    4df2:	b2db      	uxtb	r3, r3
}
    4df4:	4618      	mov	r0, r3
    4df6:	370c      	adds	r7, #12
    4df8:	46bd      	mov	sp, r7
    4dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
    4dfe:	4770      	bx	lr

00004e00 <checkStatus>:

uint8_t checkStatus(uint8_t status)
{
    4e00:	b480      	push	{r7}
    4e02:	b083      	sub	sp, #12
    4e04:	af00      	add	r7, sp, #0
    4e06:	4603      	mov	r3, r0
    4e08:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) ? STATUS_ERROR : STATUS_OK;
    4e0a:	79fb      	ldrb	r3, [r7, #7]
    4e0c:	f003 0310 	and.w	r3, r3, #16
    4e10:	2b00      	cmp	r3, #0
    4e12:	d001      	beq.n	4e18 <checkStatus+0x18>
    4e14:	23ff      	movs	r3, #255	; 0xff
    4e16:	e000      	b.n	4e1a <checkStatus+0x1a>
    4e18:	2300      	movs	r3, #0
    4e1a:	4618      	mov	r0, r3
    4e1c:	370c      	adds	r7, #12
    4e1e:	46bd      	mov	sp, r7
    4e20:	f85d 7b04 	ldr.w	r7, [sp], #4
    4e24:	4770      	bx	lr

00004e26 <hri_port_set_OUT_reg>:
{
    4e26:	b480      	push	{r7}
    4e28:	b085      	sub	sp, #20
    4e2a:	af00      	add	r7, sp, #0
    4e2c:	60f8      	str	r0, [r7, #12]
    4e2e:	460b      	mov	r3, r1
    4e30:	607a      	str	r2, [r7, #4]
    4e32:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4e34:	7afb      	ldrb	r3, [r7, #11]
    4e36:	68fa      	ldr	r2, [r7, #12]
    4e38:	01db      	lsls	r3, r3, #7
    4e3a:	4413      	add	r3, r2
    4e3c:	3318      	adds	r3, #24
    4e3e:	687a      	ldr	r2, [r7, #4]
    4e40:	601a      	str	r2, [r3, #0]
}
    4e42:	bf00      	nop
    4e44:	3714      	adds	r7, #20
    4e46:	46bd      	mov	sp, r7
    4e48:	f85d 7b04 	ldr.w	r7, [sp], #4
    4e4c:	4770      	bx	lr

00004e4e <hri_port_clear_OUT_reg>:
{
    4e4e:	b480      	push	{r7}
    4e50:	b085      	sub	sp, #20
    4e52:	af00      	add	r7, sp, #0
    4e54:	60f8      	str	r0, [r7, #12]
    4e56:	460b      	mov	r3, r1
    4e58:	607a      	str	r2, [r7, #4]
    4e5a:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4e5c:	7afb      	ldrb	r3, [r7, #11]
    4e5e:	68fa      	ldr	r2, [r7, #12]
    4e60:	01db      	lsls	r3, r3, #7
    4e62:	4413      	add	r3, r2
    4e64:	3314      	adds	r3, #20
    4e66:	687a      	ldr	r2, [r7, #4]
    4e68:	601a      	str	r2, [r3, #0]
}
    4e6a:	bf00      	nop
    4e6c:	3714      	adds	r7, #20
    4e6e:	46bd      	mov	sp, r7
    4e70:	f85d 7b04 	ldr.w	r7, [sp], #4
    4e74:	4770      	bx	lr
	...

00004e78 <_gpio_set_level>:
{
    4e78:	b580      	push	{r7, lr}
    4e7a:	b082      	sub	sp, #8
    4e7c:	af00      	add	r7, sp, #0
    4e7e:	4603      	mov	r3, r0
    4e80:	6039      	str	r1, [r7, #0]
    4e82:	71fb      	strb	r3, [r7, #7]
    4e84:	4613      	mov	r3, r2
    4e86:	71bb      	strb	r3, [r7, #6]
	if (level) {
    4e88:	79bb      	ldrb	r3, [r7, #6]
    4e8a:	2b00      	cmp	r3, #0
    4e8c:	d006      	beq.n	4e9c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    4e8e:	79fb      	ldrb	r3, [r7, #7]
    4e90:	683a      	ldr	r2, [r7, #0]
    4e92:	4619      	mov	r1, r3
    4e94:	4806      	ldr	r0, [pc, #24]	; (4eb0 <_gpio_set_level+0x38>)
    4e96:	4b07      	ldr	r3, [pc, #28]	; (4eb4 <_gpio_set_level+0x3c>)
    4e98:	4798      	blx	r3
}
    4e9a:	e005      	b.n	4ea8 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    4e9c:	79fb      	ldrb	r3, [r7, #7]
    4e9e:	683a      	ldr	r2, [r7, #0]
    4ea0:	4619      	mov	r1, r3
    4ea2:	4803      	ldr	r0, [pc, #12]	; (4eb0 <_gpio_set_level+0x38>)
    4ea4:	4b04      	ldr	r3, [pc, #16]	; (4eb8 <_gpio_set_level+0x40>)
    4ea6:	4798      	blx	r3
}
    4ea8:	bf00      	nop
    4eaa:	3708      	adds	r7, #8
    4eac:	46bd      	mov	sp, r7
    4eae:	bd80      	pop	{r7, pc}
    4eb0:	41008000 	.word	0x41008000
    4eb4:	00004e27 	.word	0x00004e27
    4eb8:	00004e4f 	.word	0x00004e4f

00004ebc <gpio_set_pin_level>:
{
    4ebc:	b580      	push	{r7, lr}
    4ebe:	b082      	sub	sp, #8
    4ec0:	af00      	add	r7, sp, #0
    4ec2:	4603      	mov	r3, r0
    4ec4:	460a      	mov	r2, r1
    4ec6:	71fb      	strb	r3, [r7, #7]
    4ec8:	4613      	mov	r3, r2
    4eca:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    4ecc:	79fb      	ldrb	r3, [r7, #7]
    4ece:	095b      	lsrs	r3, r3, #5
    4ed0:	b2d8      	uxtb	r0, r3
    4ed2:	79fb      	ldrb	r3, [r7, #7]
    4ed4:	f003 031f 	and.w	r3, r3, #31
    4ed8:	2201      	movs	r2, #1
    4eda:	fa02 f303 	lsl.w	r3, r2, r3
    4ede:	79ba      	ldrb	r2, [r7, #6]
    4ee0:	4619      	mov	r1, r3
    4ee2:	4b03      	ldr	r3, [pc, #12]	; (4ef0 <gpio_set_pin_level+0x34>)
    4ee4:	4798      	blx	r3
}
    4ee6:	bf00      	nop
    4ee8:	3708      	adds	r7, #8
    4eea:	46bd      	mov	sp, r7
    4eec:	bd80      	pop	{r7, pc}
    4eee:	bf00      	nop
    4ef0:	00004e79 	.word	0x00004e79

00004ef4 <triggerInitialize>:
#include <Melexis/SensorArray.h>



void triggerInitialize(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    4ef4:	b580      	push	{r7, lr}
    4ef6:	b082      	sub	sp, #8
    4ef8:	af00      	add	r7, sp, #0
    4efa:	6078      	str	r0, [r7, #4]
    4efc:	6039      	str	r1, [r7, #0]
		//setTrigIntSel(hall_sensor,1,io);
		setExtTrig(hall_sensor,1,io);
    4efe:	683a      	ldr	r2, [r7, #0]
    4f00:	2101      	movs	r1, #1
    4f02:	6878      	ldr	r0, [r7, #4]
    4f04:	4b05      	ldr	r3, [pc, #20]	; (4f1c <triggerInitialize+0x28>)
    4f06:	4798      	blx	r3
		//startMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
		startMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG, io);
    4f08:	683a      	ldr	r2, [r7, #0]
    4f0a:	210e      	movs	r1, #14
    4f0c:	6878      	ldr	r0, [r7, #4]
    4f0e:	4b04      	ldr	r3, [pc, #16]	; (4f20 <triggerInitialize+0x2c>)
    4f10:	4798      	blx	r3
}
    4f12:	bf00      	nop
    4f14:	3708      	adds	r7, #8
    4f16:	46bd      	mov	sp, r7
    4f18:	bd80      	pop	{r7, pc}
    4f1a:	bf00      	nop
    4f1c:	00004551 	.word	0x00004551
    4f20:	000045f5 	.word	0x000045f5

00004f24 <triggerSensor>:


void triggerSensor(uint16_t pulseTime)
{
    4f24:	b580      	push	{r7, lr}
    4f26:	b082      	sub	sp, #8
    4f28:	af00      	add	r7, sp, #0
    4f2a:	4603      	mov	r3, r0
    4f2c:	80fb      	strh	r3, [r7, #6]
	gpio_set_pin_level(TRG,true);
    4f2e:	2101      	movs	r1, #1
    4f30:	2006      	movs	r0, #6
    4f32:	4b07      	ldr	r3, [pc, #28]	; (4f50 <triggerSensor+0x2c>)
    4f34:	4798      	blx	r3
	delay_us(pulseTime);
    4f36:	88fb      	ldrh	r3, [r7, #6]
    4f38:	4618      	mov	r0, r3
    4f3a:	4b06      	ldr	r3, [pc, #24]	; (4f54 <triggerSensor+0x30>)
    4f3c:	4798      	blx	r3
	gpio_set_pin_level(TRG,false);
    4f3e:	2100      	movs	r1, #0
    4f40:	2006      	movs	r0, #6
    4f42:	4b03      	ldr	r3, [pc, #12]	; (4f50 <triggerSensor+0x2c>)
    4f44:	4798      	blx	r3
};
    4f46:	bf00      	nop
    4f48:	3708      	adds	r7, #8
    4f4a:	46bd      	mov	sp, r7
    4f4c:	bd80      	pop	{r7, pc}
    4f4e:	bf00      	nop
    4f50:	00004ebd 	.word	0x00004ebd
    4f54:	00000c25 	.word	0x00000c25

00004f58 <triggerReadout_Prepare_Timer>:
	uint16_t delayTime = convDelayMillis(hall_sensor);
	delay_ms(delayTime); //can be optimized as clock is not that precise
};

void triggerReadout_Prepare_Timer(uint16_t pulseTime)
{
    4f58:	b580      	push	{r7, lr}
    4f5a:	b082      	sub	sp, #8
    4f5c:	af00      	add	r7, sp, #0
    4f5e:	4603      	mov	r3, r0
    4f60:	80fb      	strh	r3, [r7, #6]
	triggerSensor(pulseTime);
    4f62:	88fb      	ldrh	r3, [r7, #6]
    4f64:	4618      	mov	r0, r3
    4f66:	4b03      	ldr	r3, [pc, #12]	; (4f74 <triggerReadout_Prepare_Timer+0x1c>)
    4f68:	4798      	blx	r3
};
    4f6a:	bf00      	nop
    4f6c:	3708      	adds	r7, #8
    4f6e:	46bd      	mov	sp, r7
    4f70:	bd80      	pop	{r7, pc}
    4f72:	bf00      	nop
    4f74:	00004f25 	.word	0x00004f25

00004f78 <triggerReadout>:

uint8_t triggerReadout(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    4f78:	b580      	push	{r7, lr}
    4f7a:	b084      	sub	sp, #16
    4f7c:	af00      	add	r7, sp, #0
    4f7e:	6078      	str	r0, [r7, #4]
    4f80:	6039      	str	r1, [r7, #0]
	//uint8_t status = readMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
	uint8_t status = readMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG , io);
    4f82:	683a      	ldr	r2, [r7, #0]
    4f84:	210e      	movs	r1, #14
    4f86:	6878      	ldr	r0, [r7, #4]
    4f88:	4b07      	ldr	r3, [pc, #28]	; (4fa8 <triggerReadout+0x30>)
    4f8a:	4798      	blx	r3
    4f8c:	4603      	mov	r3, r0
    4f8e:	73fb      	strb	r3, [r7, #15]
	convertRaw(hall_sensor);
    4f90:	6878      	ldr	r0, [r7, #4]
    4f92:	4b06      	ldr	r3, [pc, #24]	; (4fac <triggerReadout+0x34>)
    4f94:	4798      	blx	r3
	return checkStatus(status);
    4f96:	7bfb      	ldrb	r3, [r7, #15]
    4f98:	4618      	mov	r0, r3
    4f9a:	4b05      	ldr	r3, [pc, #20]	; (4fb0 <triggerReadout+0x38>)
    4f9c:	4798      	blx	r3
    4f9e:	4603      	mov	r3, r0
};
    4fa0:	4618      	mov	r0, r3
    4fa2:	3710      	adds	r7, #16
    4fa4:	46bd      	mov	sp, r7
    4fa6:	bd80      	pop	{r7, pc}
    4fa8:	0000463d 	.word	0x0000463d
    4fac:	00004831 	.word	0x00004831
    4fb0:	00004e01 	.word	0x00004e01

00004fb4 <triggerReadoutArray>:

uint8_t triggerReadoutArray(struct MLX90393 *hall_sensor_1, struct MLX90393 *hall_sensor_2, struct MLX90393 *hall_sensor_3, 
						    struct MLX90393 *hall_sensor_4, struct MLX90393 *hall_sensor_5, struct MLX90393 *hall_sensor_6, 
					        struct MLX90393 *hall_sensor_7, struct MLX90393 *hall_sensor_8, struct MLX90393 *hall_sensor_9,
					        struct io_descriptor *io)
{
    4fb4:	b590      	push	{r4, r7, lr}
    4fb6:	b089      	sub	sp, #36	; 0x24
    4fb8:	af00      	add	r7, sp, #0
    4fba:	60f8      	str	r0, [r7, #12]
    4fbc:	60b9      	str	r1, [r7, #8]
    4fbe:	607a      	str	r2, [r7, #4]
    4fc0:	603b      	str	r3, [r7, #0]
	uint8_t status1 = triggerReadout(hall_sensor_1,io);
    4fc2:	6c79      	ldr	r1, [r7, #68]	; 0x44
    4fc4:	68f8      	ldr	r0, [r7, #12]
    4fc6:	4b3b      	ldr	r3, [pc, #236]	; (50b4 <triggerReadoutArray+0x100>)
    4fc8:	4798      	blx	r3
    4fca:	4603      	mov	r3, r0
    4fcc:	77fb      	strb	r3, [r7, #31]
	uint8_t status2 = triggerReadout(hall_sensor_2,io);
    4fce:	6c79      	ldr	r1, [r7, #68]	; 0x44
    4fd0:	68b8      	ldr	r0, [r7, #8]
    4fd2:	4b38      	ldr	r3, [pc, #224]	; (50b4 <triggerReadoutArray+0x100>)
    4fd4:	4798      	blx	r3
    4fd6:	4603      	mov	r3, r0
    4fd8:	77bb      	strb	r3, [r7, #30]
	uint8_t status3 = triggerReadout(hall_sensor_3,io);
    4fda:	6c79      	ldr	r1, [r7, #68]	; 0x44
    4fdc:	6878      	ldr	r0, [r7, #4]
    4fde:	4b35      	ldr	r3, [pc, #212]	; (50b4 <triggerReadoutArray+0x100>)
    4fe0:	4798      	blx	r3
    4fe2:	4603      	mov	r3, r0
    4fe4:	777b      	strb	r3, [r7, #29]
	uint8_t status4 = triggerReadout(hall_sensor_4,io);
    4fe6:	6c79      	ldr	r1, [r7, #68]	; 0x44
    4fe8:	6838      	ldr	r0, [r7, #0]
    4fea:	4b32      	ldr	r3, [pc, #200]	; (50b4 <triggerReadoutArray+0x100>)
    4fec:	4798      	blx	r3
    4fee:	4603      	mov	r3, r0
    4ff0:	773b      	strb	r3, [r7, #28]
	uint8_t status5 = triggerReadout(hall_sensor_5,io);
    4ff2:	6c79      	ldr	r1, [r7, #68]	; 0x44
    4ff4:	6b38      	ldr	r0, [r7, #48]	; 0x30
    4ff6:	4b2f      	ldr	r3, [pc, #188]	; (50b4 <triggerReadoutArray+0x100>)
    4ff8:	4798      	blx	r3
    4ffa:	4603      	mov	r3, r0
    4ffc:	76fb      	strb	r3, [r7, #27]
	uint8_t status6 = triggerReadout(hall_sensor_6,io);
    4ffe:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5000:	6b78      	ldr	r0, [r7, #52]	; 0x34
    5002:	4b2c      	ldr	r3, [pc, #176]	; (50b4 <triggerReadoutArray+0x100>)
    5004:	4798      	blx	r3
    5006:	4603      	mov	r3, r0
    5008:	76bb      	strb	r3, [r7, #26]
	uint8_t status7 = triggerReadout(hall_sensor_7,io);
    500a:	6c79      	ldr	r1, [r7, #68]	; 0x44
    500c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    500e:	4b29      	ldr	r3, [pc, #164]	; (50b4 <triggerReadoutArray+0x100>)
    5010:	4798      	blx	r3
    5012:	4603      	mov	r3, r0
    5014:	767b      	strb	r3, [r7, #25]
	uint8_t status8 = triggerReadout(hall_sensor_8,io);
    5016:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5018:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    501a:	4b26      	ldr	r3, [pc, #152]	; (50b4 <triggerReadoutArray+0x100>)
    501c:	4798      	blx	r3
    501e:	4603      	mov	r3, r0
    5020:	763b      	strb	r3, [r7, #24]
	uint8_t status9 = triggerReadout(hall_sensor_9,io);
    5022:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5024:	6c38      	ldr	r0, [r7, #64]	; 0x40
    5026:	4b23      	ldr	r3, [pc, #140]	; (50b4 <triggerReadoutArray+0x100>)
    5028:	4798      	blx	r3
    502a:	4603      	mov	r3, r0
    502c:	75fb      	strb	r3, [r7, #23]
	
	return checkStatus(status1) | checkStatus(status2) | checkStatus(status3) | checkStatus(status4) | checkStatus(status5) | checkStatus(status6) | checkStatus(status7) | checkStatus(status8) | checkStatus(status9);
    502e:	7ffb      	ldrb	r3, [r7, #31]
    5030:	4618      	mov	r0, r3
    5032:	4b21      	ldr	r3, [pc, #132]	; (50b8 <triggerReadoutArray+0x104>)
    5034:	4798      	blx	r3
    5036:	4603      	mov	r3, r0
    5038:	461c      	mov	r4, r3
    503a:	7fbb      	ldrb	r3, [r7, #30]
    503c:	4618      	mov	r0, r3
    503e:	4b1e      	ldr	r3, [pc, #120]	; (50b8 <triggerReadoutArray+0x104>)
    5040:	4798      	blx	r3
    5042:	4603      	mov	r3, r0
    5044:	4323      	orrs	r3, r4
    5046:	b2dc      	uxtb	r4, r3
    5048:	7f7b      	ldrb	r3, [r7, #29]
    504a:	4618      	mov	r0, r3
    504c:	4b1a      	ldr	r3, [pc, #104]	; (50b8 <triggerReadoutArray+0x104>)
    504e:	4798      	blx	r3
    5050:	4603      	mov	r3, r0
    5052:	4323      	orrs	r3, r4
    5054:	b2dc      	uxtb	r4, r3
    5056:	7f3b      	ldrb	r3, [r7, #28]
    5058:	4618      	mov	r0, r3
    505a:	4b17      	ldr	r3, [pc, #92]	; (50b8 <triggerReadoutArray+0x104>)
    505c:	4798      	blx	r3
    505e:	4603      	mov	r3, r0
    5060:	4323      	orrs	r3, r4
    5062:	b2dc      	uxtb	r4, r3
    5064:	7efb      	ldrb	r3, [r7, #27]
    5066:	4618      	mov	r0, r3
    5068:	4b13      	ldr	r3, [pc, #76]	; (50b8 <triggerReadoutArray+0x104>)
    506a:	4798      	blx	r3
    506c:	4603      	mov	r3, r0
    506e:	4323      	orrs	r3, r4
    5070:	b2dc      	uxtb	r4, r3
    5072:	7ebb      	ldrb	r3, [r7, #26]
    5074:	4618      	mov	r0, r3
    5076:	4b10      	ldr	r3, [pc, #64]	; (50b8 <triggerReadoutArray+0x104>)
    5078:	4798      	blx	r3
    507a:	4603      	mov	r3, r0
    507c:	4323      	orrs	r3, r4
    507e:	b2dc      	uxtb	r4, r3
    5080:	7e7b      	ldrb	r3, [r7, #25]
    5082:	4618      	mov	r0, r3
    5084:	4b0c      	ldr	r3, [pc, #48]	; (50b8 <triggerReadoutArray+0x104>)
    5086:	4798      	blx	r3
    5088:	4603      	mov	r3, r0
    508a:	4323      	orrs	r3, r4
    508c:	b2dc      	uxtb	r4, r3
    508e:	7e3b      	ldrb	r3, [r7, #24]
    5090:	4618      	mov	r0, r3
    5092:	4b09      	ldr	r3, [pc, #36]	; (50b8 <triggerReadoutArray+0x104>)
    5094:	4798      	blx	r3
    5096:	4603      	mov	r3, r0
    5098:	4323      	orrs	r3, r4
    509a:	b2dc      	uxtb	r4, r3
    509c:	7dfb      	ldrb	r3, [r7, #23]
    509e:	4618      	mov	r0, r3
    50a0:	4b05      	ldr	r3, [pc, #20]	; (50b8 <triggerReadoutArray+0x104>)
    50a2:	4798      	blx	r3
    50a4:	4603      	mov	r3, r0
    50a6:	4323      	orrs	r3, r4
    50a8:	b2db      	uxtb	r3, r3
};
    50aa:	4618      	mov	r0, r3
    50ac:	3724      	adds	r7, #36	; 0x24
    50ae:	46bd      	mov	sp, r7
    50b0:	bd90      	pop	{r4, r7, pc}
    50b2:	bf00      	nop
    50b4:	00004f79 	.word	0x00004f79
    50b8:	00004e01 	.word	0x00004e01

000050bc <__libc_init_array>:
    50bc:	b570      	push	{r4, r5, r6, lr}
    50be:	4e0f      	ldr	r6, [pc, #60]	; (50fc <__libc_init_array+0x40>)
    50c0:	4d0f      	ldr	r5, [pc, #60]	; (5100 <__libc_init_array+0x44>)
    50c2:	1b76      	subs	r6, r6, r5
    50c4:	10b6      	asrs	r6, r6, #2
    50c6:	bf18      	it	ne
    50c8:	2400      	movne	r4, #0
    50ca:	d005      	beq.n	50d8 <__libc_init_array+0x1c>
    50cc:	3401      	adds	r4, #1
    50ce:	f855 3b04 	ldr.w	r3, [r5], #4
    50d2:	4798      	blx	r3
    50d4:	42a6      	cmp	r6, r4
    50d6:	d1f9      	bne.n	50cc <__libc_init_array+0x10>
    50d8:	4e0a      	ldr	r6, [pc, #40]	; (5104 <__libc_init_array+0x48>)
    50da:	4d0b      	ldr	r5, [pc, #44]	; (5108 <__libc_init_array+0x4c>)
    50dc:	1b76      	subs	r6, r6, r5
    50de:	f000 f939 	bl	5354 <_init>
    50e2:	10b6      	asrs	r6, r6, #2
    50e4:	bf18      	it	ne
    50e6:	2400      	movne	r4, #0
    50e8:	d006      	beq.n	50f8 <__libc_init_array+0x3c>
    50ea:	3401      	adds	r4, #1
    50ec:	f855 3b04 	ldr.w	r3, [r5], #4
    50f0:	4798      	blx	r3
    50f2:	42a6      	cmp	r6, r4
    50f4:	d1f9      	bne.n	50ea <__libc_init_array+0x2e>
    50f6:	bd70      	pop	{r4, r5, r6, pc}
    50f8:	bd70      	pop	{r4, r5, r6, pc}
    50fa:	bf00      	nop
    50fc:	00005360 	.word	0x00005360
    5100:	00005360 	.word	0x00005360
    5104:	00005368 	.word	0x00005368
    5108:	00005360 	.word	0x00005360

0000510c <register_fini>:
    510c:	4b02      	ldr	r3, [pc, #8]	; (5118 <register_fini+0xc>)
    510e:	b113      	cbz	r3, 5116 <register_fini+0xa>
    5110:	4802      	ldr	r0, [pc, #8]	; (511c <register_fini+0x10>)
    5112:	f000 b805 	b.w	5120 <atexit>
    5116:	4770      	bx	lr
    5118:	00000000 	.word	0x00000000
    511c:	0000512d 	.word	0x0000512d

00005120 <atexit>:
    5120:	2300      	movs	r3, #0
    5122:	4601      	mov	r1, r0
    5124:	461a      	mov	r2, r3
    5126:	4618      	mov	r0, r3
    5128:	f000 b81e 	b.w	5168 <__register_exitproc>

0000512c <__libc_fini_array>:
    512c:	b538      	push	{r3, r4, r5, lr}
    512e:	4c0a      	ldr	r4, [pc, #40]	; (5158 <__libc_fini_array+0x2c>)
    5130:	4d0a      	ldr	r5, [pc, #40]	; (515c <__libc_fini_array+0x30>)
    5132:	1b64      	subs	r4, r4, r5
    5134:	10a4      	asrs	r4, r4, #2
    5136:	d00a      	beq.n	514e <__libc_fini_array+0x22>
    5138:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    513c:	3b01      	subs	r3, #1
    513e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    5142:	3c01      	subs	r4, #1
    5144:	f855 3904 	ldr.w	r3, [r5], #-4
    5148:	4798      	blx	r3
    514a:	2c00      	cmp	r4, #0
    514c:	d1f9      	bne.n	5142 <__libc_fini_array+0x16>
    514e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5152:	f000 b909 	b.w	5368 <_fini>
    5156:	bf00      	nop
    5158:	00005378 	.word	0x00005378
    515c:	00005374 	.word	0x00005374

00005160 <__retarget_lock_acquire_recursive>:
    5160:	4770      	bx	lr
    5162:	bf00      	nop

00005164 <__retarget_lock_release_recursive>:
    5164:	4770      	bx	lr
    5166:	bf00      	nop

00005168 <__register_exitproc>:
    5168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    516c:	4d2c      	ldr	r5, [pc, #176]	; (5220 <__register_exitproc+0xb8>)
    516e:	4606      	mov	r6, r0
    5170:	6828      	ldr	r0, [r5, #0]
    5172:	4698      	mov	r8, r3
    5174:	460f      	mov	r7, r1
    5176:	4691      	mov	r9, r2
    5178:	f7ff fff2 	bl	5160 <__retarget_lock_acquire_recursive>
    517c:	4b29      	ldr	r3, [pc, #164]	; (5224 <__register_exitproc+0xbc>)
    517e:	681c      	ldr	r4, [r3, #0]
    5180:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    5184:	2b00      	cmp	r3, #0
    5186:	d03e      	beq.n	5206 <__register_exitproc+0x9e>
    5188:	685a      	ldr	r2, [r3, #4]
    518a:	2a1f      	cmp	r2, #31
    518c:	dc1c      	bgt.n	51c8 <__register_exitproc+0x60>
    518e:	f102 0e01 	add.w	lr, r2, #1
    5192:	b176      	cbz	r6, 51b2 <__register_exitproc+0x4a>
    5194:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    5198:	2401      	movs	r4, #1
    519a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
    519e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
    51a2:	4094      	lsls	r4, r2
    51a4:	4320      	orrs	r0, r4
    51a6:	2e02      	cmp	r6, #2
    51a8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    51ac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
    51b0:	d023      	beq.n	51fa <__register_exitproc+0x92>
    51b2:	3202      	adds	r2, #2
    51b4:	f8c3 e004 	str.w	lr, [r3, #4]
    51b8:	6828      	ldr	r0, [r5, #0]
    51ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
    51be:	f7ff ffd1 	bl	5164 <__retarget_lock_release_recursive>
    51c2:	2000      	movs	r0, #0
    51c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    51c8:	4b17      	ldr	r3, [pc, #92]	; (5228 <__register_exitproc+0xc0>)
    51ca:	b30b      	cbz	r3, 5210 <__register_exitproc+0xa8>
    51cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
    51d0:	f3af 8000 	nop.w
    51d4:	4603      	mov	r3, r0
    51d6:	b1d8      	cbz	r0, 5210 <__register_exitproc+0xa8>
    51d8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    51dc:	6002      	str	r2, [r0, #0]
    51de:	2100      	movs	r1, #0
    51e0:	6041      	str	r1, [r0, #4]
    51e2:	460a      	mov	r2, r1
    51e4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    51e8:	f04f 0e01 	mov.w	lr, #1
    51ec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    51f0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
    51f4:	2e00      	cmp	r6, #0
    51f6:	d0dc      	beq.n	51b2 <__register_exitproc+0x4a>
    51f8:	e7cc      	b.n	5194 <__register_exitproc+0x2c>
    51fa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
    51fe:	430c      	orrs	r4, r1
    5200:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
    5204:	e7d5      	b.n	51b2 <__register_exitproc+0x4a>
    5206:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
    520a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    520e:	e7bb      	b.n	5188 <__register_exitproc+0x20>
    5210:	6828      	ldr	r0, [r5, #0]
    5212:	f7ff ffa7 	bl	5164 <__retarget_lock_release_recursive>
    5216:	f04f 30ff 	mov.w	r0, #4294967295
    521a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    521e:	bf00      	nop
    5220:	20000470 	.word	0x20000470
    5224:	00005350 	.word	0x00005350
    5228:	00000000 	.word	0x00000000
    522c:	682f2e2e 	.word	0x682f2e2e
    5230:	702f6c70 	.word	0x702f6c70
    5234:	2f74726f 	.word	0x2f74726f
    5238:	5f6c7068 	.word	0x5f6c7068
    523c:	6f697067 	.word	0x6f697067
    5240:	7361625f 	.word	0x7361625f
    5244:	00682e65 	.word	0x00682e65
    5248:	682f2e2e 	.word	0x682f2e2e
    524c:	732f6c61 	.word	0x732f6c61
    5250:	682f6372 	.word	0x682f6372
    5254:	695f6c61 	.word	0x695f6c61
    5258:	6d5f6332 	.word	0x6d5f6332
    525c:	6e79735f 	.word	0x6e79735f
    5260:	00632e63 	.word	0x00632e63
    5264:	682f2e2e 	.word	0x682f2e2e
    5268:	732f6c61 	.word	0x732f6c61
    526c:	682f6372 	.word	0x682f6372
    5270:	695f6c61 	.word	0x695f6c61
    5274:	00632e6f 	.word	0x00632e6f
    5278:	682f2e2e 	.word	0x682f2e2e
    527c:	732f6c61 	.word	0x732f6c61
    5280:	682f6372 	.word	0x682f6372
    5284:	745f6c61 	.word	0x745f6c61
    5288:	72656d69 	.word	0x72656d69
    528c:	0000632e 	.word	0x0000632e
    5290:	682f2e2e 	.word	0x682f2e2e
    5294:	732f6c61 	.word	0x732f6c61
    5298:	682f6372 	.word	0x682f6372
    529c:	755f6c61 	.word	0x755f6c61
    52a0:	74726173 	.word	0x74726173
    52a4:	6e79735f 	.word	0x6e79735f
    52a8:	00632e63 	.word	0x00632e63
    52ac:	682f2e2e 	.word	0x682f2e2e
    52b0:	752f6c61 	.word	0x752f6c61
    52b4:	736c6974 	.word	0x736c6974
    52b8:	6372732f 	.word	0x6372732f
    52bc:	6974752f 	.word	0x6974752f
    52c0:	6c5f736c 	.word	0x6c5f736c
    52c4:	2e747369 	.word	0x2e747369
    52c8:	00000063 	.word	0x00000063
    52cc:	682f2e2e 	.word	0x682f2e2e
    52d0:	732f6c70 	.word	0x732f6c70
    52d4:	6f637265 	.word	0x6f637265
    52d8:	70682f6d 	.word	0x70682f6d
    52dc:	65735f6c 	.word	0x65735f6c
    52e0:	6d6f6372 	.word	0x6d6f6372
    52e4:	0000632e 	.word	0x0000632e
    52e8:	40003000 	.word	0x40003000
    52ec:	40003400 	.word	0x40003400
    52f0:	41012000 	.word	0x41012000
    52f4:	41014000 	.word	0x41014000
    52f8:	43000000 	.word	0x43000000
    52fc:	43000400 	.word	0x43000400
    5300:	43000800 	.word	0x43000800
    5304:	43000c00 	.word	0x43000c00

00005308 <sercomspi_regs>:
	...
    531c:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    532c:	0000632e 40003800 40003c00 4101a000     .c...8.@.<.@...A
    533c:	4101c000 42001400 42001800 43001400     ...A...B...B...C
    534c:	43001800                                ...C

00005350 <_global_impure_ptr>:
    5350:	20000048                                H.. 

00005354 <_init>:
    5354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5356:	bf00      	nop
    5358:	bcf8      	pop	{r3, r4, r5, r6, r7}
    535a:	bc08      	pop	{r3}
    535c:	469e      	mov	lr, r3
    535e:	4770      	bx	lr

00005360 <__init_array_start>:
    5360:	0000510d 	.word	0x0000510d

00005364 <__frame_dummy_init_array_entry>:
    5364:	00000289                                ....

00005368 <_fini>:
    5368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    536a:	bf00      	nop
    536c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    536e:	bc08      	pop	{r3}
    5370:	469e      	mov	lr, r3
    5372:	4770      	bx	lr

00005374 <__fini_array_start>:
    5374:	00000265 	.word	0x00000265
