// Seed: 3634627665
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= id_2;
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  reg id_2;
  module_0(
      id_2
  );
  assign id_2 = 1 * 1;
  id_3 :
  assert property (@(*) 1 ? 1 - 1 : 1 - id_2 == !1)
    @(posedge 1) begin
      begin
        id_1 <= 1;
        begin
          id_1 = 1;
          #id_4 id_2 <= id_2;
          id_4 += 1 & 1;
          id_3 <= id_2;
        end
      end
    end
endmodule
