0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1630339327,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/nqueens.autotb.v,1630339327,systemVerilog,,,,apatb_nqueens_top,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/nqueens.v,1630339287,systemVerilog,,,,nqueens,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/nqueens_AXILiteS_s_axi.v,1630339288,systemVerilog,,,,nqueens_AXILiteS_s_axi,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/verilog/nqueens_a.v,1630339288,systemVerilog,,,,nqueens_a;nqueens_a_ram,C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
