
*** Running vivado
    with args -log assymetry_calc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source assymetry_calc.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Nov 24 14:58:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source assymetry_calc.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 492.336 ; gain = 211.367
Command: read_checkpoint -auto_incremental -incremental C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/utils_1/imports/synth_1/assymetry_calc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/utils_1/imports/synth_1/assymetry_calc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top assymetry_calc -part xc7a200tfbg484-2L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/ip/floating_point_0/floating_point_0.xci
C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/ip/floating_point_1/floating_point_1.xci

INFO: [IP_Flow 19-2162] IP 'floating_point_0' is locked:
* Current project part 'xc7a200tfbg484-2L' and the part 'xc7vx485tffg1157-1' used to customize the IP 'floating_point_0' do not match.
INFO: [IP_Flow 19-2162] IP 'floating_point_1' is locked:
* Current project part 'xc7a200tfbg484-2L' and the part 'xc7vx485tffg1157-1' used to customize the IP 'floating_point_1' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.738 ; gain = 494.523
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'm_axis_result_tready', assumed default net type 'wire' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fp_div.v:43]
INFO: [Synth 8-11241] undeclared symbol 'aclk', assumed default net type 'wire' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/assymetry_calc.v:130]
INFO: [Synth 8-6157] synthesizing module 'assymetry_calc' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/assymetry_calc.v:23]
INFO: [Synth 8-6157] synthesizing module 'fix_to_float' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fix_to_float' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:23]
INFO: [Synth 8-6157] synthesizing module 'float_sub' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/float_sub.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/float_sub.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/float_sub.v:104]
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_sub' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/float_sub.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_absolute' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fp_absolute.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_absolute' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fp_absolute.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_div' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fp_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_3' [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_3' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/.Xil/Vivado-24920-Yaksh/realtime/floating_point_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_div' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fp_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'assymetry_calc' (0#1) [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/assymetry_calc.v:23]
WARNING: [Synth 8-7137] Register d0_0_reg in module fix_to_float has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:49]
WARNING: [Synth 8-7137] Register d0_1_reg in module fix_to_float has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:50]
WARNING: [Synth 8-7137] Register d0_2_reg in module fix_to_float has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:51]
WARNING: [Synth 8-7137] Register d0_3_reg in module fix_to_float has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/fix_to_float.v:52]
WARNING: [Synth 8-3848] Net aclk in module/entity assymetry_calc does not have driver. [C:/Users/ASUS/OneDrive/Documents/DSC/DSC.srcs/sources_1/new/assymetry_calc.v:130]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.516 ; gain = 602.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.516 ; gain = 602.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1355.516 ; gain = 602.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1355.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_00'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_00'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_11'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_11'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_22'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_22'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_33'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'dut/fx2fl_33'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB1/fp_core'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB1/fp_core'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB2/fp_core'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB2/fp_core'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB3/fp_core'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'SUB3/fp_core'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'ABS1/your_instance_name'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'ABS1/your_instance_name'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'ABS2/your_instance_name'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'ABS2/your_instance_name'
Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_3/floating_point_3/floating_point_3_in_context.xdc] for cell 'DIV/fp_unit'
Finished Parsing XDC File [c:/Users/ASUS/OneDrive/Documents/DSC/DSC.gen/sources_1/ip/floating_point_3/floating_point_3/floating_point_3_in_context.xdc] for cell 'DIV/fp_unit'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1431.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1431.316 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1431.316 ; gain = 678.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1431.316 ; gain = 678.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1431.316 ; gain = 678.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_sub__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_sub__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'float_sub'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    SEND |                              010 |                               01
             WAIT_RESULT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'float_sub__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    SEND |                              010 |                               01
             WAIT_RESULT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'float_sub__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    SEND |                              010 |                               01
             WAIT_RESULT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'float_sub'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1431.316 ; gain = 678.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1431.316 ; gain = 678.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1561.820 ; gain = 808.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1562.387 ; gain = 809.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1581.488 ; gain = 828.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |floating_point_2 |         2|
|2     |floating_point_3 |         1|
|3     |floating_point_1 |         3|
|4     |floating_point_0 |         4|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |floating_point   |     1|
|2     |floating_point_0 |     3|
|5     |floating_point   |     1|
|6     |floating_point_1 |     2|
|8     |floating_point   |     1|
|9     |floating_point_2 |     1|
|10    |floating_point   |     1|
|11    |BUFG             |     1|
|12    |LUT1             |     1|
|13    |LUT2             |     4|
|14    |LUT3             |     5|
|15    |LUT4             |     4|
|16    |LUT5             |     6|
|17    |LUT6             |    17|
|18    |FDCE             |   111|
|19    |FDPE             |     3|
|20    |FDRE             |    33|
|21    |IBUF             |    35|
|22    |OBUF             |    33|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1807.184 ; gain = 978.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.184 ; gain = 1053.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1812.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cdfc9dc1
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1818.402 ; gain = 1303.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1818.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/OneDrive/Documents/DSC/DSC.runs/synth_1/assymetry_calc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file assymetry_calc_utilization_synth.rpt -pb assymetry_calc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 14:59:44 2025...
