

================================================================
== Synthesis Summary Report of 'corr_accel'
================================================================
+ General Information: 
    * Date:           Sun Nov 20 09:08:39 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        sscale-max-sharing
    * Solution:       zcu104 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                    Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                    & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ corr_accel                                  |     -|  0.00|    37152|  3.715e+05|         -|    37153|     -|        no|  32 (5%)|  4 (~0%)|  2168 (~0%)|   7017 (3%)|    -|
    | + recv_data_burst                            |     -|  0.00|     8203|  8.203e+04|         -|     8203|     -|        no|        -|        -|   273 (~0%)|  1647 (~0%)|    -|
    |  + recv_data_burst_Pipeline_VITIS_LOOP_39_1  |     -|  0.00|     8195|  8.195e+04|         -|     8195|     -|        no|        -|        -|   202 (~0%)|  1452 (~0%)|    -|
    |   o VITIS_LOOP_39_1                          |     -|  7.30|     8193|  8.193e+04|         3|        1|  8192|       yes|        -|        -|           -|           -|    -|
    | + compute                                    |     -|  0.16|    20738|  2.074e+05|         -|    20738|     -|        no|        -|  4 (~0%)|   267 (~0%)|   336 (~0%)|    -|
    |  o VITIS_LOOP_134_1                          |     -|  7.30|    20736|  2.074e+05|       324|        -|    64|        no|        -|        -|           -|           -|    -|
    |   + compute_Pipeline_VITIS_LOOP_135_2        |     -|  0.16|      322|  3.220e+03|         -|      322|     -|        no|        -|  4 (~0%)|   233 (~0%)|   276 (~0%)|    -|
    |    o VITIS_LOOP_135_2                        |    II|  7.30|      320|  3.200e+03|         5|        5|    64|       yes|        -|        -|           -|           -|    -|
    | + send_data_burst                            |     -|  0.00|     8203|  8.203e+04|         -|     8203|     -|        no|        -|        -|   280 (~0%)|  1639 (~0%)|    -|
    |  + send_data_burst_Pipeline_VITIS_LOOP_83_1  |     -|  0.00|     8196|  8.196e+04|         -|     8196|     -|        no|        -|        -|   210 (~0%)|  1426 (~0%)|    -|
    |   o VITIS_LOOP_83_1                          |     -|  7.30|     8194|  8.194e+04|         4|        1|  8192|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_data | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | data_in_1    | 0x10   | 32    | W      | Data signal of data_in           |                                                                      |
| s_axi_control | data_in_2    | 0x14   | 32    | W      | Data signal of data_in           |                                                                      |
| s_axi_control | data_out_1   | 0x1c   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | data_out_2   | 0x20   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | start_time_1 | 0x28   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | start_time_2 | 0x2c   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | end_time_1   | 0x40   | 32    | R      | Data signal of end_time          |                                                                      |
| s_axi_control | end_time_2   | 0x44   | 32    | R      | Data signal of end_time          |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| counter   | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| data_in    | inout     | ap_uint<64>* |
| data_out   | inout     | ap_uint<64>* |
| counter    | in        | pointer      |
| start_time | out       | ap_uint<64>* |
| end_time   | out       | ap_uint<64>* |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| data_in    | m_axi_data    | interface |          |                                        |
| data_in    | s_axi_control | register  | offset   | name=data_in_1 offset=0x10 range=32    |
| data_in    | s_axi_control | register  | offset   | name=data_in_2 offset=0x14 range=32    |
| data_out   | m_axi_data    | interface |          |                                        |
| data_out   | s_axi_control | register  | offset   | name=data_out_1 offset=0x1c range=32   |
| data_out   | s_axi_control | register  | offset   | name=data_out_2 offset=0x20 range=32   |
| counter    | counter       | port      |          |                                        |
| start_time | s_axi_control | register  |          | name=start_time_1 offset=0x28 range=32 |
| start_time | s_axi_control | register  |          | name=start_time_2 offset=0x2c range=32 |
| end_time   | s_axi_control | register  |          | name=end_time_1 offset=0x40 range=32   |
| end_time   | s_axi_control | register  |          | name=end_time_2 offset=0x44 range=32   |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+----------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                     |
+--------------+-----------------+-----------+--------+-------+----------------------------------------------+
| m_axi_data   | VITIS_LOOP_39_1 | read      | 8192   | 64    | sscale-max-sharing/src/correlation.cpp:39:19 |
| m_axi_data   | VITIS_LOOP_83_1 | write     | 8192   | 64    | sscale-max-sharing/src/correlation.cpp:83:19 |
+--------------+-----------------+-----------+--------+-------+----------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location                                     |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+
| m_axi_data   | data_in  | VITIS_LOOP_39_1 | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | sscale-max-sharing/src/correlation.cpp:39:19 |
| m_axi_data   | data_out | VITIS_LOOP_83_1 | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | sscale-max-sharing/src/correlation.cpp:83:19 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                         | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+----------------------------------------------+-----+--------+-----------+------+---------+---------+
| + corr_accel                                 | 4   |        |           |      |         |         |
|  + recv_data_burst                           | 0   |        |           |      |         |         |
|   + recv_data_burst_Pipeline_VITIS_LOOP_39_1 | 0   |        |           |      |         |         |
|     add_ln39_fu_844_p2                       | -   |        | add_ln39  | add  | fabric  | 0       |
|     addr_fu_1015_p2                          | -   |        | addr      | add  | fabric  | 0       |
|     add_ln47_fu_1088_p2                      | -   |        | add_ln47  | add  | fabric  | 0       |
|     add_ln48_fu_1143_p2                      | -   |        | add_ln48  | add  | fabric  | 0       |
|     add_ln49_fu_1198_p2                      | -   |        | add_ln49  | add  | fabric  | 0       |
|     j_fu_923_p2                              | -   |        | j         | add  | fabric  | 0       |
|     i_fu_935_p2                              | -   |        | i         | add  | fabric  | 0       |
|     add_ln67_fu_947_p2                       | -   |        | add_ln67  | add  | fabric  | 0       |
|  + compute                                   | 4   |        |           |      |         |         |
|    add_ln134_fu_89_p2                        | -   |        | add_ln134 | add  | fabric  | 0       |
|   + compute_Pipeline_VITIS_LOOP_135_2        | 4   |        |           |      |         |         |
|     add_ln135_fu_183_p2                      | -   |        | add_ln135 | add  | fabric  | 0       |
|     hmul_16ns_16ns_16_2_max_dsp_1_U38        | 2   |        | val1      | hmul | maxdsp  | 1       |
|     hadd_16ns_16ns_16_2_full_dsp_1_U37       | 2   |        | add       | hadd | fulldsp | 1       |
|  + send_data_burst                           | 0   |        |           |      |         |         |
|   + send_data_burst_Pipeline_VITIS_LOOP_83_1 | 0   |        |           |      |         |         |
|     add_ln83_fu_829_p2                       | -   |        | add_ln83  | add  | fabric  | 0       |
|     addr_fu_957_p2                           | -   |        | addr      | add  | fabric  | 0       |
|     add_ln97_fu_992_p2                       | -   |        | add_ln97  | add  | fabric  | 0       |
|     add_ln98_fu_1028_p2                      | -   |        | add_ln98  | add  | fabric  | 0       |
|     add_ln99_fu_1064_p2                      | -   |        | add_ln99  | add  | fabric  | 0       |
|     j_1_fu_860_p2                            | -   |        | j_1       | add  | fabric  | 0       |
|     i_1_fu_872_p2                            | -   |        | i_1       | add  | fabric  | 0       |
|     add_ln108_fu_884_p2                      | -   |        | add_ln108 | add  | fabric  | 0       |
+----------------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + corr_accel    | 32   | 0    |        |             |         |      |         |
|   reg_file_U    | 2    | -    | yes    | reg_file    | ram_t2p | bram | 1       |
|   reg_file_1_U  | 2    | -    | yes    | reg_file_1  | ram_t2p | bram | 1       |
|   reg_file_2_U  | 2    | -    | yes    | reg_file_2  | ram_t2p | bram | 1       |
|   reg_file_3_U  | 2    | -    | yes    | reg_file_3  | ram_t2p | bram | 1       |
|   reg_file_4_U  | 2    | -    | yes    | reg_file_4  | ram_t2p | bram | 1       |
|   reg_file_5_U  | 2    | -    | yes    | reg_file_5  | ram_t2p | bram | 1       |
|   reg_file_6_U  | 2    | -    | yes    | reg_file_6  | ram_t2p | bram | 1       |
|   reg_file_7_U  | 2    | -    | yes    | reg_file_7  | ram_t2p | bram | 1       |
|   reg_file_8_U  | 2    | -    | yes    | reg_file_8  | ram_t2p | bram | 1       |
|   reg_file_9_U  | 2    | -    | yes    | reg_file_9  | ram_t2p | bram | 1       |
|   reg_file_10_U | 2    | -    | yes    | reg_file_10 | ram_t2p | bram | 1       |
|   reg_file_11_U | 2    | -    | yes    | reg_file_11 | ram_t2p | bram | 1       |
|   reg_file_12_U | 2    | -    | yes    | reg_file_12 | ram_t2p | bram | 1       |
|   reg_file_13_U | 2    | -    | yes    | reg_file_13 | ram_t2p | bram | 1       |
|   reg_file_14_U | 2    | -    | yes    | reg_file_14 | ram_t2p | bram | 1       |
|   reg_file_15_U | 2    | -    | yes    | reg_file_15 | ram_t2p | bram | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+
| Type      | Options                             | Location                                                          | Messages                                           |
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+
| interface | mode=ap_none port=counter register= | sscale-max-sharing/src/correlation.cpp:157 in corr_accel, counter | unexpected pragma argument '=', expects identifier |
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+

* Valid Pragma Syntax
+-----------------+---------------------------------------------------+------------------------------------------------------------------------+
| Type            | Options                                           | Location                                                               |
+-----------------+---------------------------------------------------+------------------------------------------------------------------------+
| inline          |                                                   | sscale-max-sharing/src/correlation.cpp:10 in access                    |
| inline          |                                                   | sscale-max-sharing/src/correlation.cpp:15 in cast_half                 |
| inline          |                                                   | sscale-max-sharing/src/correlation.cpp:20 in cast_dma_type             |
| inline          | off                                               | sscale-max-sharing/src/correlation.cpp:30 in recv_data_burst           |
| pipeline        |                                                   | sscale-max-sharing/src/correlation.cpp:40 in recv_data_burst           |
| dependence      | dependent=false type=inter variable=reg_file      | sscale-max-sharing/src/correlation.cpp:41 in recv_data_burst, reg_file |
| dependence      | dependent=false type=intra variable=reg_file      | sscale-max-sharing/src/correlation.cpp:42 in recv_data_burst, reg_file |
| inline          | off                                               | sscale-max-sharing/src/correlation.cpp:74 in send_data_burst           |
| pipeline        |                                                   | sscale-max-sharing/src/correlation.cpp:84 in send_data_burst           |
| inline          | off                                               | sscale-max-sharing/src/correlation.cpp:121 in compute                  |
| loop_flatten    | off                                               | sscale-max-sharing/src/correlation.cpp:136 in compute                  |
| allocation      | operation instances=hadd limit=1                  | sscale-max-sharing/src/correlation.cpp:137 in compute                  |
| allocation      | operation instances=hmul limit=1                  | sscale-max-sharing/src/correlation.cpp:138 in compute                  |
| interface       | mode=s_axilite port=return                        | sscale-max-sharing/src/correlation.cpp:152 in corr_accel, return       |
| interface       | mode=s_axilite port=start_time                    | sscale-max-sharing/src/correlation.cpp:153 in corr_accel, start_time   |
| interface       | mode=ap_none port=start_time register             | sscale-max-sharing/src/correlation.cpp:154 in corr_accel, start_time   |
| interface       | mode=s_axilite port=end_time                      | sscale-max-sharing/src/correlation.cpp:155 in corr_accel, end_time     |
| interface       | mode=ap_none port=end_time register               | sscale-max-sharing/src/correlation.cpp:156 in corr_accel, end_time     |
| interface       | mode=m_axi bundle=data port=data_in offset=slave  | sscale-max-sharing/src/correlation.cpp:158 in corr_accel, data_in      |
| interface       | mode=m_axi bundle=data port=data_out offset=slave | sscale-max-sharing/src/correlation.cpp:159 in corr_accel, data_out     |
| bind_storage    | variable=reg_file type=ram_t2p impl=bram          | sscale-max-sharing/src/correlation.cpp:162 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=1 complete                  | sscale-max-sharing/src/correlation.cpp:163 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=2 type=cyclic factor=2      | sscale-max-sharing/src/correlation.cpp:164 in corr_accel, reg_file     |
| protocol        | mode=fixed                                        | sscale-max-sharing/src/correlation.cpp:167 in corr_accel               |
+-----------------+---------------------------------------------------+------------------------------------------------------------------------+


