/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef GAUDI2_BWOCKS_WINUX_DWIVEW_H_
#define GAUDI2_BWOCKS_WINUX_DWIVEW_H_

#define mmDCOWE0_TPC0_WOM_TABWE_BASE 0x0uww
#define DCOWE0_TPC0_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_SPMU_BASE 0x1000uww
#define DCOWE0_TPC0_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_ETF_BASE 0x2000uww
#define DCOWE0_TPC0_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_STM_BASE 0x3000uww
#define DCOWE0_TPC0_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC0_EMW_CTI_BASE 0x5000uww
#define DCOWE0_TPC0_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_FUNNEW_BASE 0x6000uww
#define DCOWE0_TPC0_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_BUSMON_0_BASE 0x7000uww
#define DCOWE0_TPC0_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_BUSMON_1_BASE 0x8000uww
#define DCOWE0_TPC0_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_BUSMON_2_BASE 0x9000uww
#define DCOWE0_TPC0_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_BUSMON_3_BASE 0xA000uww
#define DCOWE0_TPC0_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC0_QM_AWC_WTT_BASE 0xB000uww
#define DCOWE0_TPC0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC0_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC0_EMW_CFG_BASE 0x40000uww
#define DCOWE0_TPC0_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC0_EMW_CFG_SPECIAW_BASE 0x40E80uww
#define DCOWE0_TPC0_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x41000uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_EMW_TPC_CFG_BASE 0x41000uww
#define DCOWE0_TPC0_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x41050uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x410A0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x410F0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x41140uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x41190uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x411E0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x41230uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x41280uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x412D0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x41320uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x41370uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x413C0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x41410uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x41460uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x414B0uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x41500uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_BASE 0x41508uww
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC0_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x415DCuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x4162Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x4167Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x416CCuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x4171Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x4176Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x417BCuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x4180Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x4185Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x418ACuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x418FCuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x4194Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x4199Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x419ECuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x41A3Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x41A8Cuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x41ADCuww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_QM_BASE 0x41AE4uww
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC0_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC0_EMW_TPC_CFG_AXUSEW_BASE 0x41E00uww
#define DCOWE0_TPC0_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_CFG_SPECIAW_BASE 0x41E80uww
#define DCOWE0_TPC0_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_EMW_QM_DCCM_BASE 0x42000uww
#define DCOWE0_TPC0_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC0_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_QM_AWCAUX_BASE 0x4A000uww
#define DCOWE0_TPC0_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC0_EMW_QM_AWCAUX_SPECIAW_BASE 0x4AE80uww
#define DCOWE0_TPC0_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC0_EMW_TPC_QM_BASE 0x4C000uww
#define DCOWE0_TPC0_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x4C900uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x4C908uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x4C910uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x4C918uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x4C920uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x4C928uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x4C930uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x4C938uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x4C940uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x4C948uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x4C950uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x4C958uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x4C960uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x4C968uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x4C970uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x4C978uww
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x4CB00uww
#define DCOWE0_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x4CB80uww
#define DCOWE0_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_DBG_HBW_BASE 0x4CC00uww
#define DCOWE0_TPC0_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC0_EMW_TPC_QM_DBG_WBW_BASE 0x4CC80uww
#define DCOWE0_TPC0_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_TPC_QM_CGM_BASE 0x4CD80uww
#define DCOWE0_TPC0_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC0_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC0_EMW_TPC_QM_SPECIAW_BASE 0x4CE80uww
#define DCOWE0_TPC0_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC0_EMW_CS_BASE 0x1FF000uww
#define DCOWE0_TPC0_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC1_WOM_TABWE_BASE 0x200000uww
#define DCOWE0_TPC1_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_SPMU_BASE 0x201000uww
#define DCOWE0_TPC1_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_ETF_BASE 0x202000uww
#define DCOWE0_TPC1_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_STM_BASE 0x203000uww
#define DCOWE0_TPC1_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC1_EMW_CTI_BASE 0x205000uww
#define DCOWE0_TPC1_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_FUNNEW_BASE 0x206000uww
#define DCOWE0_TPC1_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_BUSMON_0_BASE 0x207000uww
#define DCOWE0_TPC1_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_BUSMON_1_BASE 0x208000uww
#define DCOWE0_TPC1_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_BUSMON_2_BASE 0x209000uww
#define DCOWE0_TPC1_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_BUSMON_3_BASE 0x20A000uww
#define DCOWE0_TPC1_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC1_QM_AWC_WTT_BASE 0x20B000uww
#define DCOWE0_TPC1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC1_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC1_EMW_CFG_BASE 0x240000uww
#define DCOWE0_TPC1_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC1_EMW_CFG_SPECIAW_BASE 0x240E80uww
#define DCOWE0_TPC1_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x241000uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_EMW_TPC_CFG_BASE 0x241000uww
#define DCOWE0_TPC1_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x241050uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x2410A0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x2410F0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x241140uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x241190uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x2411E0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x241230uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x241280uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x2412D0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x241320uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x241370uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x2413C0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x241410uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x241460uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x2414B0uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x241500uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_BASE 0x241508uww
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC1_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x2415DCuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x24162Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x24167Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x2416CCuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x24171Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x24176Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x2417BCuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x24180Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x24185Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x2418ACuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x2418FCuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x24194Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x24199Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x2419ECuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x241A3Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x241A8Cuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x241ADCuww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_QM_BASE 0x241AE4uww
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC1_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC1_EMW_TPC_CFG_AXUSEW_BASE 0x241E00uww
#define DCOWE0_TPC1_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_CFG_SPECIAW_BASE 0x241E80uww
#define DCOWE0_TPC1_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_EMW_QM_DCCM_BASE 0x242000uww
#define DCOWE0_TPC1_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC1_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_QM_AWCAUX_BASE 0x24A000uww
#define DCOWE0_TPC1_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC1_EMW_QM_AWCAUX_SPECIAW_BASE 0x24AE80uww
#define DCOWE0_TPC1_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC1_EMW_TPC_QM_BASE 0x24C000uww
#define DCOWE0_TPC1_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x24C900uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x24C908uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x24C910uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x24C918uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x24C920uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x24C928uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x24C930uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x24C938uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x24C940uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x24C948uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x24C950uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x24C958uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x24C960uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x24C968uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x24C970uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x24C978uww
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x24CB00uww
#define DCOWE0_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x24CB80uww
#define DCOWE0_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_DBG_HBW_BASE 0x24CC00uww
#define DCOWE0_TPC1_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC1_EMW_TPC_QM_DBG_WBW_BASE 0x24CC80uww
#define DCOWE0_TPC1_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_TPC_QM_CGM_BASE 0x24CD80uww
#define DCOWE0_TPC1_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC1_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC1_EMW_TPC_QM_SPECIAW_BASE 0x24CE80uww
#define DCOWE0_TPC1_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC1_EMW_CS_BASE 0x3FF000uww
#define DCOWE0_TPC1_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC2_WOM_TABWE_BASE 0x400000uww
#define DCOWE0_TPC2_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_SPMU_BASE 0x401000uww
#define DCOWE0_TPC2_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_ETF_BASE 0x402000uww
#define DCOWE0_TPC2_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_STM_BASE 0x403000uww
#define DCOWE0_TPC2_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC2_EMW_CTI_BASE 0x405000uww
#define DCOWE0_TPC2_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_FUNNEW_BASE 0x406000uww
#define DCOWE0_TPC2_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_BUSMON_0_BASE 0x407000uww
#define DCOWE0_TPC2_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_BUSMON_1_BASE 0x408000uww
#define DCOWE0_TPC2_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_BUSMON_2_BASE 0x409000uww
#define DCOWE0_TPC2_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_BUSMON_3_BASE 0x40A000uww
#define DCOWE0_TPC2_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC2_QM_AWC_WTT_BASE 0x40B000uww
#define DCOWE0_TPC2_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC2_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC2_EMW_CFG_BASE 0x440000uww
#define DCOWE0_TPC2_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC2_EMW_CFG_SPECIAW_BASE 0x440E80uww
#define DCOWE0_TPC2_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x441000uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_EMW_TPC_CFG_BASE 0x441000uww
#define DCOWE0_TPC2_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x441050uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x4410A0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x4410F0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x441140uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x441190uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x4411E0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x441230uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x441280uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x4412D0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x441320uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x441370uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x4413C0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x441410uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x441460uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x4414B0uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x441500uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_BASE 0x441508uww
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC2_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x4415DCuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x44162Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x44167Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x4416CCuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x44171Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x44176Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x4417BCuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x44180Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x44185Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x4418ACuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x4418FCuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x44194Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x44199Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x4419ECuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x441A3Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x441A8Cuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x441ADCuww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_QM_BASE 0x441AE4uww
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC2_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC2_EMW_TPC_CFG_AXUSEW_BASE 0x441E00uww
#define DCOWE0_TPC2_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_CFG_SPECIAW_BASE 0x441E80uww
#define DCOWE0_TPC2_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_EMW_QM_DCCM_BASE 0x442000uww
#define DCOWE0_TPC2_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC2_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_QM_AWCAUX_BASE 0x44A000uww
#define DCOWE0_TPC2_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC2_EMW_QM_AWCAUX_SPECIAW_BASE 0x44AE80uww
#define DCOWE0_TPC2_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC2_EMW_TPC_QM_BASE 0x44C000uww
#define DCOWE0_TPC2_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x44C900uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x44C908uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x44C910uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x44C918uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x44C920uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x44C928uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x44C930uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x44C938uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x44C940uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x44C948uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x44C950uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x44C958uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x44C960uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x44C968uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x44C970uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x44C978uww
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x44CB00uww
#define DCOWE0_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x44CB80uww
#define DCOWE0_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_DBG_HBW_BASE 0x44CC00uww
#define DCOWE0_TPC2_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC2_EMW_TPC_QM_DBG_WBW_BASE 0x44CC80uww
#define DCOWE0_TPC2_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_TPC_QM_CGM_BASE 0x44CD80uww
#define DCOWE0_TPC2_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC2_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC2_EMW_TPC_QM_SPECIAW_BASE 0x44CE80uww
#define DCOWE0_TPC2_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC2_EMW_CS_BASE 0x5FF000uww
#define DCOWE0_TPC2_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC3_WOM_TABWE_BASE 0x600000uww
#define DCOWE0_TPC3_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_SPMU_BASE 0x601000uww
#define DCOWE0_TPC3_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_ETF_BASE 0x602000uww
#define DCOWE0_TPC3_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_STM_BASE 0x603000uww
#define DCOWE0_TPC3_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC3_EMW_CTI_BASE 0x605000uww
#define DCOWE0_TPC3_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_FUNNEW_BASE 0x606000uww
#define DCOWE0_TPC3_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_BUSMON_0_BASE 0x607000uww
#define DCOWE0_TPC3_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_BUSMON_1_BASE 0x608000uww
#define DCOWE0_TPC3_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_BUSMON_2_BASE 0x609000uww
#define DCOWE0_TPC3_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_BUSMON_3_BASE 0x60A000uww
#define DCOWE0_TPC3_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC3_QM_AWC_WTT_BASE 0x60B000uww
#define DCOWE0_TPC3_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC3_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC3_EMW_CFG_BASE 0x640000uww
#define DCOWE0_TPC3_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC3_EMW_CFG_SPECIAW_BASE 0x640E80uww
#define DCOWE0_TPC3_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x641000uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_EMW_TPC_CFG_BASE 0x641000uww
#define DCOWE0_TPC3_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x641050uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x6410A0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x6410F0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x641140uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x641190uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x6411E0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x641230uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x641280uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x6412D0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x641320uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x641370uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x6413C0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x641410uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x641460uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x6414B0uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x641500uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_BASE 0x641508uww
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC3_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x6415DCuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x64162Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x64167Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x6416CCuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x64171Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x64176Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x6417BCuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x64180Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x64185Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x6418ACuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x6418FCuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x64194Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x64199Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x6419ECuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x641A3Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x641A8Cuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x641ADCuww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_QM_BASE 0x641AE4uww
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC3_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC3_EMW_TPC_CFG_AXUSEW_BASE 0x641E00uww
#define DCOWE0_TPC3_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_CFG_SPECIAW_BASE 0x641E80uww
#define DCOWE0_TPC3_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_EMW_QM_DCCM_BASE 0x642000uww
#define DCOWE0_TPC3_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC3_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_QM_AWCAUX_BASE 0x64A000uww
#define DCOWE0_TPC3_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC3_EMW_QM_AWCAUX_SPECIAW_BASE 0x64AE80uww
#define DCOWE0_TPC3_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC3_EMW_TPC_QM_BASE 0x64C000uww
#define DCOWE0_TPC3_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x64C900uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x64C908uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x64C910uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x64C918uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x64C920uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x64C928uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x64C930uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x64C938uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x64C940uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x64C948uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x64C950uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x64C958uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x64C960uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x64C968uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x64C970uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x64C978uww
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x64CB00uww
#define DCOWE0_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x64CB80uww
#define DCOWE0_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_DBG_HBW_BASE 0x64CC00uww
#define DCOWE0_TPC3_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC3_EMW_TPC_QM_DBG_WBW_BASE 0x64CC80uww
#define DCOWE0_TPC3_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_TPC_QM_CGM_BASE 0x64CD80uww
#define DCOWE0_TPC3_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC3_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC3_EMW_TPC_QM_SPECIAW_BASE 0x64CE80uww
#define DCOWE0_TPC3_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC3_EMW_CS_BASE 0x7FF000uww
#define DCOWE0_TPC3_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC4_WOM_TABWE_BASE 0x800000uww
#define DCOWE0_TPC4_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_SPMU_BASE 0x801000uww
#define DCOWE0_TPC4_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_ETF_BASE 0x802000uww
#define DCOWE0_TPC4_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_STM_BASE 0x803000uww
#define DCOWE0_TPC4_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC4_EMW_CTI_BASE 0x805000uww
#define DCOWE0_TPC4_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_FUNNEW_BASE 0x806000uww
#define DCOWE0_TPC4_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_BUSMON_0_BASE 0x807000uww
#define DCOWE0_TPC4_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_BUSMON_1_BASE 0x808000uww
#define DCOWE0_TPC4_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_BUSMON_2_BASE 0x809000uww
#define DCOWE0_TPC4_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_BUSMON_3_BASE 0x80A000uww
#define DCOWE0_TPC4_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC4_QM_AWC_WTT_BASE 0x80B000uww
#define DCOWE0_TPC4_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC4_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC4_EMW_CFG_BASE 0x840000uww
#define DCOWE0_TPC4_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC4_EMW_CFG_SPECIAW_BASE 0x840E80uww
#define DCOWE0_TPC4_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x841000uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_EMW_TPC_CFG_BASE 0x841000uww
#define DCOWE0_TPC4_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x841050uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x8410A0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x8410F0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x841140uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x841190uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x8411E0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x841230uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x841280uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x8412D0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x841320uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x841370uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x8413C0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x841410uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x841460uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x8414B0uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x841500uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_BASE 0x841508uww
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC4_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x8415DCuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x84162Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x84167Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x8416CCuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x84171Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x84176Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x8417BCuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x84180Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x84185Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x8418ACuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x8418FCuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x84194Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x84199Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x8419ECuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x841A3Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x841A8Cuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x841ADCuww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_QM_BASE 0x841AE4uww
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC4_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC4_EMW_TPC_CFG_AXUSEW_BASE 0x841E00uww
#define DCOWE0_TPC4_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_CFG_SPECIAW_BASE 0x841E80uww
#define DCOWE0_TPC4_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_EMW_QM_DCCM_BASE 0x842000uww
#define DCOWE0_TPC4_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC4_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_QM_AWCAUX_BASE 0x84A000uww
#define DCOWE0_TPC4_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC4_EMW_QM_AWCAUX_SPECIAW_BASE 0x84AE80uww
#define DCOWE0_TPC4_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC4_EMW_TPC_QM_BASE 0x84C000uww
#define DCOWE0_TPC4_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x84C900uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x84C908uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x84C910uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x84C918uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x84C920uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x84C928uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x84C930uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x84C938uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x84C940uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x84C948uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x84C950uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x84C958uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x84C960uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x84C968uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x84C970uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x84C978uww
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x84CB00uww
#define DCOWE0_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x84CB80uww
#define DCOWE0_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_DBG_HBW_BASE 0x84CC00uww
#define DCOWE0_TPC4_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC4_EMW_TPC_QM_DBG_WBW_BASE 0x84CC80uww
#define DCOWE0_TPC4_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_TPC_QM_CGM_BASE 0x84CD80uww
#define DCOWE0_TPC4_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC4_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC4_EMW_TPC_QM_SPECIAW_BASE 0x84CE80uww
#define DCOWE0_TPC4_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC4_EMW_CS_BASE 0x9FF000uww
#define DCOWE0_TPC4_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC5_WOM_TABWE_BASE 0xA00000uww
#define DCOWE0_TPC5_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_SPMU_BASE 0xA01000uww
#define DCOWE0_TPC5_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_ETF_BASE 0xA02000uww
#define DCOWE0_TPC5_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_STM_BASE 0xA03000uww
#define DCOWE0_TPC5_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC5_EMW_CTI_BASE 0xA05000uww
#define DCOWE0_TPC5_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_FUNNEW_BASE 0xA06000uww
#define DCOWE0_TPC5_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_BUSMON_0_BASE 0xA07000uww
#define DCOWE0_TPC5_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_BUSMON_1_BASE 0xA08000uww
#define DCOWE0_TPC5_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_BUSMON_2_BASE 0xA09000uww
#define DCOWE0_TPC5_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_BUSMON_3_BASE 0xA0A000uww
#define DCOWE0_TPC5_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC5_QM_AWC_WTT_BASE 0xA0B000uww
#define DCOWE0_TPC5_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC5_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC5_EMW_CFG_BASE 0xA40000uww
#define DCOWE0_TPC5_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC5_EMW_CFG_SPECIAW_BASE 0xA40E80uww
#define DCOWE0_TPC5_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0xA41000uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_EMW_TPC_CFG_BASE 0xA41000uww
#define DCOWE0_TPC5_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0xA41050uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0xA410A0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0xA410F0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0xA41140uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0xA41190uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0xA411E0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0xA41230uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0xA41280uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0xA412D0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0xA41320uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0xA41370uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0xA413C0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0xA41410uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0xA41460uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0xA414B0uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0xA41500uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_BASE 0xA41508uww
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC5_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_0_BASE 0xA415DCuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_1_BASE 0xA4162Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_2_BASE 0xA4167Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_3_BASE 0xA416CCuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_4_BASE 0xA4171Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_5_BASE 0xA4176Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_6_BASE 0xA417BCuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_7_BASE 0xA4180Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_8_BASE 0xA4185Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_9_BASE 0xA418ACuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_10_BASE 0xA418FCuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_11_BASE 0xA4194Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_12_BASE 0xA4199Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_13_BASE 0xA419ECuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_14_BASE 0xA41A3Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_15_BASE 0xA41A8Cuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0xA41ADCuww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_QM_BASE 0xA41AE4uww
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC5_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC5_EMW_TPC_CFG_AXUSEW_BASE 0xA41E00uww
#define DCOWE0_TPC5_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_CFG_SPECIAW_BASE 0xA41E80uww
#define DCOWE0_TPC5_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_EMW_QM_DCCM_BASE 0xA42000uww
#define DCOWE0_TPC5_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC5_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_QM_AWCAUX_BASE 0xA4A000uww
#define DCOWE0_TPC5_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC5_EMW_QM_AWCAUX_SPECIAW_BASE 0xA4AE80uww
#define DCOWE0_TPC5_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC5_EMW_TPC_QM_BASE 0xA4C000uww
#define DCOWE0_TPC5_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0xA4C900uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0xA4C908uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0xA4C910uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0xA4C918uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0xA4C920uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0xA4C928uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0xA4C930uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0xA4C938uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0xA4C940uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0xA4C948uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0xA4C950uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0xA4C958uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0xA4C960uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0xA4C968uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0xA4C970uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0xA4C978uww
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0xA4CB00uww
#define DCOWE0_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0xA4CB80uww
#define DCOWE0_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_DBG_HBW_BASE 0xA4CC00uww
#define DCOWE0_TPC5_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC5_EMW_TPC_QM_DBG_WBW_BASE 0xA4CC80uww
#define DCOWE0_TPC5_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_TPC_QM_CGM_BASE 0xA4CD80uww
#define DCOWE0_TPC5_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC5_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC5_EMW_TPC_QM_SPECIAW_BASE 0xA4CE80uww
#define DCOWE0_TPC5_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC5_EMW_CS_BASE 0xBFF000uww
#define DCOWE0_TPC5_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_EMW_CS_SECTION 0x1000
#define mmDCOWE0_TPC6_WOM_TABWE_BASE 0xC00000uww
#define DCOWE0_TPC6_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_SPMU_BASE 0xC01000uww
#define DCOWE0_TPC6_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_SPMU_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_ETF_BASE 0xC02000uww
#define DCOWE0_TPC6_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_ETF_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_STM_BASE 0xC03000uww
#define DCOWE0_TPC6_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_STM_SECTION 0x2000
#define mmDCOWE0_TPC6_EMW_CTI_BASE 0xC05000uww
#define DCOWE0_TPC6_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_CTI_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_FUNNEW_BASE 0xC06000uww
#define DCOWE0_TPC6_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_BUSMON_0_BASE 0xC07000uww
#define DCOWE0_TPC6_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_BUSMON_1_BASE 0xC08000uww
#define DCOWE0_TPC6_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_BUSMON_2_BASE 0xC09000uww
#define DCOWE0_TPC6_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_BUSMON_3_BASE 0xC0A000uww
#define DCOWE0_TPC6_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE0_TPC6_QM_AWC_WTT_BASE 0xC0B000uww
#define DCOWE0_TPC6_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_TPC6_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE0_TPC6_EMW_CFG_BASE 0xC40000uww
#define DCOWE0_TPC6_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_CFG_SECTION 0xE800
#define mmDCOWE0_TPC6_EMW_CFG_SPECIAW_BASE 0xC40E80uww
#define DCOWE0_TPC6_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0xC41000uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_EMW_TPC_CFG_BASE 0xC41000uww
#define DCOWE0_TPC6_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0xC41050uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0xC410A0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0xC410F0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0xC41140uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0xC41190uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0xC411E0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0xC41230uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0xC41280uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0xC412D0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0xC41320uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0xC41370uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0xC413C0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0xC41410uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0xC41460uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0xC414B0uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0xC41500uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_BASE 0xC41508uww
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC6_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_0_BASE 0xC415DCuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_1_BASE 0xC4162Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_2_BASE 0xC4167Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_3_BASE 0xC416CCuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_4_BASE 0xC4171Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_5_BASE 0xC4176Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_6_BASE 0xC417BCuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_7_BASE 0xC4180Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_8_BASE 0xC4185Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_9_BASE 0xC418ACuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_10_BASE 0xC418FCuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_11_BASE 0xC4194Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_12_BASE 0xC4199Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_13_BASE 0xC419ECuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_14_BASE 0xC41A3Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_15_BASE 0xC41A8Cuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0xC41ADCuww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_QM_BASE 0xC41AE4uww
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC6_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC6_EMW_TPC_CFG_AXUSEW_BASE 0xC41E00uww
#define DCOWE0_TPC6_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_CFG_SPECIAW_BASE 0xC41E80uww
#define DCOWE0_TPC6_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_EMW_QM_DCCM_BASE 0xC42000uww
#define DCOWE0_TPC6_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC6_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_QM_AWCAUX_BASE 0xC4A000uww
#define DCOWE0_TPC6_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE0_TPC6_EMW_QM_AWCAUX_SPECIAW_BASE 0xC4AE80uww
#define DCOWE0_TPC6_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC6_EMW_TPC_QM_BASE 0xC4C000uww
#define DCOWE0_TPC6_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0xC4C900uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0xC4C908uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0xC4C910uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0xC4C918uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0xC4C920uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0xC4C928uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0xC4C930uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0xC4C938uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0xC4C940uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0xC4C948uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0xC4C950uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0xC4C958uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0xC4C960uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0xC4C968uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0xC4C970uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0xC4C978uww
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC6_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0xC4CB00uww
#define DCOWE0_TPC6_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0xC4CB80uww
#define DCOWE0_TPC6_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_DBG_HBW_BASE 0xC4CC00uww
#define DCOWE0_TPC6_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC6_EMW_TPC_QM_DBG_WBW_BASE 0xC4CC80uww
#define DCOWE0_TPC6_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_TPC_QM_CGM_BASE 0xC4CD80uww
#define DCOWE0_TPC6_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC6_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC6_EMW_TPC_QM_SPECIAW_BASE 0xC4CE80uww
#define DCOWE0_TPC6_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE0_TPC6_EMW_CS_BASE 0xDFF000uww
#define DCOWE0_TPC6_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_EMW_CS_SECTION 0x201000
#define mmDCOWE1_TPC0_WOM_TABWE_BASE 0x1000000uww
#define DCOWE1_TPC0_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_SPMU_BASE 0x1001000uww
#define DCOWE1_TPC0_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_ETF_BASE 0x1002000uww
#define DCOWE1_TPC0_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_STM_BASE 0x1003000uww
#define DCOWE1_TPC0_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC0_EMW_CTI_BASE 0x1005000uww
#define DCOWE1_TPC0_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_FUNNEW_BASE 0x1006000uww
#define DCOWE1_TPC0_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_BUSMON_0_BASE 0x1007000uww
#define DCOWE1_TPC0_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_BUSMON_1_BASE 0x1008000uww
#define DCOWE1_TPC0_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_BUSMON_2_BASE 0x1009000uww
#define DCOWE1_TPC0_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_BUSMON_3_BASE 0x100A000uww
#define DCOWE1_TPC0_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC0_QM_AWC_WTT_BASE 0x100B000uww
#define DCOWE1_TPC0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC0_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC0_EMW_CFG_BASE 0x1040000uww
#define DCOWE1_TPC0_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC0_EMW_CFG_SPECIAW_BASE 0x1040E80uww
#define DCOWE1_TPC0_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1041000uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_EMW_TPC_CFG_BASE 0x1041000uww
#define DCOWE1_TPC0_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1041050uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x10410A0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x10410F0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1041140uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1041190uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x10411E0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1041230uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1041280uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x10412D0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1041320uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1041370uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x10413C0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1041410uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1041460uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x10414B0uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1041500uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_BASE 0x1041508uww
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC0_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x10415DCuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x104162Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x104167Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x10416CCuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x104171Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x104176Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x10417BCuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x104180Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x104185Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x10418ACuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x10418FCuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x104194Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x104199Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x10419ECuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1041A3Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1041A8Cuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1041ADCuww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_QM_BASE 0x1041AE4uww
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC0_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC0_EMW_TPC_CFG_AXUSEW_BASE 0x1041E00uww
#define DCOWE1_TPC0_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_CFG_SPECIAW_BASE 0x1041E80uww
#define DCOWE1_TPC0_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_EMW_QM_DCCM_BASE 0x1042000uww
#define DCOWE1_TPC0_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC0_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_QM_AWCAUX_BASE 0x104A000uww
#define DCOWE1_TPC0_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC0_EMW_QM_AWCAUX_SPECIAW_BASE 0x104AE80uww
#define DCOWE1_TPC0_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC0_EMW_TPC_QM_BASE 0x104C000uww
#define DCOWE1_TPC0_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x104C900uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x104C908uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x104C910uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x104C918uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x104C920uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x104C928uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x104C930uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x104C938uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x104C940uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x104C948uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x104C950uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x104C958uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x104C960uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x104C968uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x104C970uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x104C978uww
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x104CB00uww
#define DCOWE1_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x104CB80uww
#define DCOWE1_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_DBG_HBW_BASE 0x104CC00uww
#define DCOWE1_TPC0_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC0_EMW_TPC_QM_DBG_WBW_BASE 0x104CC80uww
#define DCOWE1_TPC0_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_TPC_QM_CGM_BASE 0x104CD80uww
#define DCOWE1_TPC0_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC0_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC0_EMW_TPC_QM_SPECIAW_BASE 0x104CE80uww
#define DCOWE1_TPC0_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC0_EMW_CS_BASE 0x11FF000uww
#define DCOWE1_TPC0_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_EMW_CS_SECTION 0x1000
#define mmDCOWE1_TPC1_WOM_TABWE_BASE 0x1200000uww
#define DCOWE1_TPC1_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_SPMU_BASE 0x1201000uww
#define DCOWE1_TPC1_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_ETF_BASE 0x1202000uww
#define DCOWE1_TPC1_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_STM_BASE 0x1203000uww
#define DCOWE1_TPC1_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC1_EMW_CTI_BASE 0x1205000uww
#define DCOWE1_TPC1_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_FUNNEW_BASE 0x1206000uww
#define DCOWE1_TPC1_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_BUSMON_0_BASE 0x1207000uww
#define DCOWE1_TPC1_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_BUSMON_1_BASE 0x1208000uww
#define DCOWE1_TPC1_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_BUSMON_2_BASE 0x1209000uww
#define DCOWE1_TPC1_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_BUSMON_3_BASE 0x120A000uww
#define DCOWE1_TPC1_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC1_QM_AWC_WTT_BASE 0x120B000uww
#define DCOWE1_TPC1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC1_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC1_EMW_CFG_BASE 0x1240000uww
#define DCOWE1_TPC1_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC1_EMW_CFG_SPECIAW_BASE 0x1240E80uww
#define DCOWE1_TPC1_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1241000uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_EMW_TPC_CFG_BASE 0x1241000uww
#define DCOWE1_TPC1_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1241050uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x12410A0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x12410F0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1241140uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1241190uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x12411E0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1241230uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1241280uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x12412D0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1241320uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1241370uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x12413C0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1241410uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1241460uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x12414B0uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1241500uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_BASE 0x1241508uww
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC1_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x12415DCuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x124162Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x124167Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x12416CCuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x124171Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x124176Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x12417BCuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x124180Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x124185Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x12418ACuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x12418FCuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x124194Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x124199Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x12419ECuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1241A3Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1241A8Cuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1241ADCuww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_QM_BASE 0x1241AE4uww
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC1_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC1_EMW_TPC_CFG_AXUSEW_BASE 0x1241E00uww
#define DCOWE1_TPC1_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_CFG_SPECIAW_BASE 0x1241E80uww
#define DCOWE1_TPC1_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_EMW_QM_DCCM_BASE 0x1242000uww
#define DCOWE1_TPC1_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC1_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_QM_AWCAUX_BASE 0x124A000uww
#define DCOWE1_TPC1_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC1_EMW_QM_AWCAUX_SPECIAW_BASE 0x124AE80uww
#define DCOWE1_TPC1_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC1_EMW_TPC_QM_BASE 0x124C000uww
#define DCOWE1_TPC1_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x124C900uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x124C908uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x124C910uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x124C918uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x124C920uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x124C928uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x124C930uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x124C938uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x124C940uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x124C948uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x124C950uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x124C958uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x124C960uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x124C968uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x124C970uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x124C978uww
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x124CB00uww
#define DCOWE1_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x124CB80uww
#define DCOWE1_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_DBG_HBW_BASE 0x124CC00uww
#define DCOWE1_TPC1_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC1_EMW_TPC_QM_DBG_WBW_BASE 0x124CC80uww
#define DCOWE1_TPC1_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_TPC_QM_CGM_BASE 0x124CD80uww
#define DCOWE1_TPC1_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC1_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC1_EMW_TPC_QM_SPECIAW_BASE 0x124CE80uww
#define DCOWE1_TPC1_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC1_EMW_CS_BASE 0x13FF000uww
#define DCOWE1_TPC1_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_EMW_CS_SECTION 0x1000
#define mmDCOWE1_TPC2_WOM_TABWE_BASE 0x1400000uww
#define DCOWE1_TPC2_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_SPMU_BASE 0x1401000uww
#define DCOWE1_TPC2_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_ETF_BASE 0x1402000uww
#define DCOWE1_TPC2_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_STM_BASE 0x1403000uww
#define DCOWE1_TPC2_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC2_EMW_CTI_BASE 0x1405000uww
#define DCOWE1_TPC2_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_FUNNEW_BASE 0x1406000uww
#define DCOWE1_TPC2_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_BUSMON_0_BASE 0x1407000uww
#define DCOWE1_TPC2_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_BUSMON_1_BASE 0x1408000uww
#define DCOWE1_TPC2_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_BUSMON_2_BASE 0x1409000uww
#define DCOWE1_TPC2_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_BUSMON_3_BASE 0x140A000uww
#define DCOWE1_TPC2_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC2_QM_AWC_WTT_BASE 0x140B000uww
#define DCOWE1_TPC2_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC2_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC2_EMW_CFG_BASE 0x1440000uww
#define DCOWE1_TPC2_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC2_EMW_CFG_SPECIAW_BASE 0x1440E80uww
#define DCOWE1_TPC2_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1441000uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_EMW_TPC_CFG_BASE 0x1441000uww
#define DCOWE1_TPC2_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1441050uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x14410A0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x14410F0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1441140uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1441190uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x14411E0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1441230uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1441280uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x14412D0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1441320uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1441370uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x14413C0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1441410uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1441460uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x14414B0uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1441500uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_BASE 0x1441508uww
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC2_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x14415DCuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x144162Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x144167Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x14416CCuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x144171Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x144176Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x14417BCuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x144180Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x144185Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x14418ACuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x14418FCuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x144194Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x144199Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x14419ECuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1441A3Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1441A8Cuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1441ADCuww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_QM_BASE 0x1441AE4uww
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC2_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC2_EMW_TPC_CFG_AXUSEW_BASE 0x1441E00uww
#define DCOWE1_TPC2_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_CFG_SPECIAW_BASE 0x1441E80uww
#define DCOWE1_TPC2_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_EMW_QM_DCCM_BASE 0x1442000uww
#define DCOWE1_TPC2_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC2_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_QM_AWCAUX_BASE 0x144A000uww
#define DCOWE1_TPC2_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC2_EMW_QM_AWCAUX_SPECIAW_BASE 0x144AE80uww
#define DCOWE1_TPC2_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC2_EMW_TPC_QM_BASE 0x144C000uww
#define DCOWE1_TPC2_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x144C900uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x144C908uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x144C910uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x144C918uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x144C920uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x144C928uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x144C930uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x144C938uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x144C940uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x144C948uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x144C950uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x144C958uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x144C960uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x144C968uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x144C970uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x144C978uww
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x144CB00uww
#define DCOWE1_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x144CB80uww
#define DCOWE1_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_DBG_HBW_BASE 0x144CC00uww
#define DCOWE1_TPC2_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC2_EMW_TPC_QM_DBG_WBW_BASE 0x144CC80uww
#define DCOWE1_TPC2_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_TPC_QM_CGM_BASE 0x144CD80uww
#define DCOWE1_TPC2_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC2_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC2_EMW_TPC_QM_SPECIAW_BASE 0x144CE80uww
#define DCOWE1_TPC2_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC2_EMW_CS_BASE 0x15FF000uww
#define DCOWE1_TPC2_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_EMW_CS_SECTION 0x1000
#define mmDCOWE1_TPC3_WOM_TABWE_BASE 0x1600000uww
#define DCOWE1_TPC3_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_SPMU_BASE 0x1601000uww
#define DCOWE1_TPC3_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_ETF_BASE 0x1602000uww
#define DCOWE1_TPC3_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_STM_BASE 0x1603000uww
#define DCOWE1_TPC3_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC3_EMW_CTI_BASE 0x1605000uww
#define DCOWE1_TPC3_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_FUNNEW_BASE 0x1606000uww
#define DCOWE1_TPC3_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_BUSMON_0_BASE 0x1607000uww
#define DCOWE1_TPC3_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_BUSMON_1_BASE 0x1608000uww
#define DCOWE1_TPC3_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_BUSMON_2_BASE 0x1609000uww
#define DCOWE1_TPC3_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_BUSMON_3_BASE 0x160A000uww
#define DCOWE1_TPC3_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC3_QM_AWC_WTT_BASE 0x160B000uww
#define DCOWE1_TPC3_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC3_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC3_EMW_CFG_BASE 0x1640000uww
#define DCOWE1_TPC3_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC3_EMW_CFG_SPECIAW_BASE 0x1640E80uww
#define DCOWE1_TPC3_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1641000uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_EMW_TPC_CFG_BASE 0x1641000uww
#define DCOWE1_TPC3_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1641050uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x16410A0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x16410F0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1641140uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1641190uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x16411E0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1641230uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1641280uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x16412D0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1641320uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1641370uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x16413C0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1641410uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1641460uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x16414B0uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1641500uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_BASE 0x1641508uww
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC3_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x16415DCuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x164162Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x164167Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x16416CCuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x164171Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x164176Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x16417BCuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x164180Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x164185Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x16418ACuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x16418FCuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x164194Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x164199Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x16419ECuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1641A3Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1641A8Cuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1641ADCuww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_QM_BASE 0x1641AE4uww
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC3_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC3_EMW_TPC_CFG_AXUSEW_BASE 0x1641E00uww
#define DCOWE1_TPC3_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_CFG_SPECIAW_BASE 0x1641E80uww
#define DCOWE1_TPC3_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_EMW_QM_DCCM_BASE 0x1642000uww
#define DCOWE1_TPC3_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC3_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_QM_AWCAUX_BASE 0x164A000uww
#define DCOWE1_TPC3_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC3_EMW_QM_AWCAUX_SPECIAW_BASE 0x164AE80uww
#define DCOWE1_TPC3_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC3_EMW_TPC_QM_BASE 0x164C000uww
#define DCOWE1_TPC3_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x164C900uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x164C908uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x164C910uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x164C918uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x164C920uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x164C928uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x164C930uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x164C938uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x164C940uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x164C948uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x164C950uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x164C958uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x164C960uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x164C968uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x164C970uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x164C978uww
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x164CB00uww
#define DCOWE1_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x164CB80uww
#define DCOWE1_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_DBG_HBW_BASE 0x164CC00uww
#define DCOWE1_TPC3_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC3_EMW_TPC_QM_DBG_WBW_BASE 0x164CC80uww
#define DCOWE1_TPC3_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_TPC_QM_CGM_BASE 0x164CD80uww
#define DCOWE1_TPC3_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC3_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC3_EMW_TPC_QM_SPECIAW_BASE 0x164CE80uww
#define DCOWE1_TPC3_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC3_EMW_CS_BASE 0x17FF000uww
#define DCOWE1_TPC3_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_EMW_CS_SECTION 0x1000
#define mmDCOWE1_TPC4_WOM_TABWE_BASE 0x1800000uww
#define DCOWE1_TPC4_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_SPMU_BASE 0x1801000uww
#define DCOWE1_TPC4_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_ETF_BASE 0x1802000uww
#define DCOWE1_TPC4_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_STM_BASE 0x1803000uww
#define DCOWE1_TPC4_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC4_EMW_CTI_BASE 0x1805000uww
#define DCOWE1_TPC4_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_FUNNEW_BASE 0x1806000uww
#define DCOWE1_TPC4_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_BUSMON_0_BASE 0x1807000uww
#define DCOWE1_TPC4_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_BUSMON_1_BASE 0x1808000uww
#define DCOWE1_TPC4_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_BUSMON_2_BASE 0x1809000uww
#define DCOWE1_TPC4_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_BUSMON_3_BASE 0x180A000uww
#define DCOWE1_TPC4_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC4_QM_AWC_WTT_BASE 0x180B000uww
#define DCOWE1_TPC4_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC4_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC4_EMW_CFG_BASE 0x1840000uww
#define DCOWE1_TPC4_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC4_EMW_CFG_SPECIAW_BASE 0x1840E80uww
#define DCOWE1_TPC4_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1841000uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_EMW_TPC_CFG_BASE 0x1841000uww
#define DCOWE1_TPC4_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1841050uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x18410A0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x18410F0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1841140uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1841190uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x18411E0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1841230uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1841280uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x18412D0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1841320uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1841370uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x18413C0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1841410uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1841460uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x18414B0uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1841500uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_BASE 0x1841508uww
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC4_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x18415DCuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x184162Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x184167Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x18416CCuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x184171Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x184176Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x18417BCuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x184180Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x184185Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x18418ACuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x18418FCuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x184194Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x184199Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x18419ECuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1841A3Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1841A8Cuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1841ADCuww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_QM_BASE 0x1841AE4uww
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC4_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC4_EMW_TPC_CFG_AXUSEW_BASE 0x1841E00uww
#define DCOWE1_TPC4_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_CFG_SPECIAW_BASE 0x1841E80uww
#define DCOWE1_TPC4_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_EMW_QM_DCCM_BASE 0x1842000uww
#define DCOWE1_TPC4_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC4_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_QM_AWCAUX_BASE 0x184A000uww
#define DCOWE1_TPC4_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC4_EMW_QM_AWCAUX_SPECIAW_BASE 0x184AE80uww
#define DCOWE1_TPC4_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC4_EMW_TPC_QM_BASE 0x184C000uww
#define DCOWE1_TPC4_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x184C900uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x184C908uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x184C910uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x184C918uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x184C920uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x184C928uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x184C930uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x184C938uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x184C940uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x184C948uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x184C950uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x184C958uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x184C960uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x184C968uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x184C970uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x184C978uww
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x184CB00uww
#define DCOWE1_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x184CB80uww
#define DCOWE1_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_DBG_HBW_BASE 0x184CC00uww
#define DCOWE1_TPC4_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC4_EMW_TPC_QM_DBG_WBW_BASE 0x184CC80uww
#define DCOWE1_TPC4_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_TPC_QM_CGM_BASE 0x184CD80uww
#define DCOWE1_TPC4_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC4_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC4_EMW_TPC_QM_SPECIAW_BASE 0x184CE80uww
#define DCOWE1_TPC4_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC4_EMW_CS_BASE 0x19FF000uww
#define DCOWE1_TPC4_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_EMW_CS_SECTION 0x1000
#define mmDCOWE1_TPC5_WOM_TABWE_BASE 0x1A00000uww
#define DCOWE1_TPC5_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_SPMU_BASE 0x1A01000uww
#define DCOWE1_TPC5_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_SPMU_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_ETF_BASE 0x1A02000uww
#define DCOWE1_TPC5_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_ETF_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_STM_BASE 0x1A03000uww
#define DCOWE1_TPC5_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_STM_SECTION 0x2000
#define mmDCOWE1_TPC5_EMW_CTI_BASE 0x1A05000uww
#define DCOWE1_TPC5_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_CTI_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_FUNNEW_BASE 0x1A06000uww
#define DCOWE1_TPC5_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_BUSMON_0_BASE 0x1A07000uww
#define DCOWE1_TPC5_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_BUSMON_1_BASE 0x1A08000uww
#define DCOWE1_TPC5_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_BUSMON_2_BASE 0x1A09000uww
#define DCOWE1_TPC5_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_BUSMON_3_BASE 0x1A0A000uww
#define DCOWE1_TPC5_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE1_TPC5_QM_AWC_WTT_BASE 0x1A0B000uww
#define DCOWE1_TPC5_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_TPC5_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE1_TPC5_EMW_CFG_BASE 0x1A40000uww
#define DCOWE1_TPC5_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_CFG_SECTION 0xE800
#define mmDCOWE1_TPC5_EMW_CFG_SPECIAW_BASE 0x1A40E80uww
#define DCOWE1_TPC5_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x1A41000uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_EMW_TPC_CFG_BASE 0x1A41000uww
#define DCOWE1_TPC5_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x1A41050uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x1A410A0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x1A410F0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x1A41140uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x1A41190uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x1A411E0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x1A41230uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x1A41280uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x1A412D0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x1A41320uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x1A41370uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x1A413C0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x1A41410uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x1A41460uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x1A414B0uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x1A41500uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_BASE 0x1A41508uww
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC5_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x1A415DCuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x1A4162Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x1A4167Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x1A416CCuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x1A4171Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x1A4176Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x1A417BCuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x1A4180Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x1A4185Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x1A418ACuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x1A418FCuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x1A4194Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x1A4199Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x1A419ECuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x1A41A3Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x1A41A8Cuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x1A41ADCuww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_QM_BASE 0x1A41AE4uww
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC5_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC5_EMW_TPC_CFG_AXUSEW_BASE 0x1A41E00uww
#define DCOWE1_TPC5_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_CFG_SPECIAW_BASE 0x1A41E80uww
#define DCOWE1_TPC5_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_EMW_QM_DCCM_BASE 0x1A42000uww
#define DCOWE1_TPC5_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC5_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_QM_AWCAUX_BASE 0x1A4A000uww
#define DCOWE1_TPC5_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE1_TPC5_EMW_QM_AWCAUX_SPECIAW_BASE 0x1A4AE80uww
#define DCOWE1_TPC5_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC5_EMW_TPC_QM_BASE 0x1A4C000uww
#define DCOWE1_TPC5_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x1A4C900uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x1A4C908uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x1A4C910uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x1A4C918uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x1A4C920uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x1A4C928uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x1A4C930uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x1A4C938uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x1A4C940uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x1A4C948uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x1A4C950uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x1A4C958uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x1A4C960uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x1A4C968uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x1A4C970uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x1A4C978uww
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x1A4CB00uww
#define DCOWE1_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x1A4CB80uww
#define DCOWE1_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_DBG_HBW_BASE 0x1A4CC00uww
#define DCOWE1_TPC5_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC5_EMW_TPC_QM_DBG_WBW_BASE 0x1A4CC80uww
#define DCOWE1_TPC5_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_TPC_QM_CGM_BASE 0x1A4CD80uww
#define DCOWE1_TPC5_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC5_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC5_EMW_TPC_QM_SPECIAW_BASE 0x1A4CE80uww
#define DCOWE1_TPC5_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE1_TPC5_EMW_CS_BASE 0x1BFF000uww
#define DCOWE1_TPC5_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_EMW_CS_SECTION 0x401000
#define mmDCOWE2_TPC0_WOM_TABWE_BASE 0x2000000uww
#define DCOWE2_TPC0_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_SPMU_BASE 0x2001000uww
#define DCOWE2_TPC0_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_ETF_BASE 0x2002000uww
#define DCOWE2_TPC0_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_STM_BASE 0x2003000uww
#define DCOWE2_TPC0_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC0_EMW_CTI_BASE 0x2005000uww
#define DCOWE2_TPC0_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_FUNNEW_BASE 0x2006000uww
#define DCOWE2_TPC0_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_BUSMON_0_BASE 0x2007000uww
#define DCOWE2_TPC0_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_BUSMON_1_BASE 0x2008000uww
#define DCOWE2_TPC0_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_BUSMON_2_BASE 0x2009000uww
#define DCOWE2_TPC0_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_BUSMON_3_BASE 0x200A000uww
#define DCOWE2_TPC0_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC0_QM_AWC_WTT_BASE 0x200B000uww
#define DCOWE2_TPC0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC0_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC0_EMW_CFG_BASE 0x2040000uww
#define DCOWE2_TPC0_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC0_EMW_CFG_SPECIAW_BASE 0x2040E80uww
#define DCOWE2_TPC0_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2041000uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_EMW_TPC_CFG_BASE 0x2041000uww
#define DCOWE2_TPC0_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2041050uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x20410A0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x20410F0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2041140uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2041190uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x20411E0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2041230uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2041280uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x20412D0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2041320uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2041370uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x20413C0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2041410uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2041460uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x20414B0uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2041500uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_BASE 0x2041508uww
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC0_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x20415DCuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x204162Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x204167Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x20416CCuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x204171Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x204176Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x20417BCuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x204180Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x204185Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x20418ACuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x20418FCuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x204194Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x204199Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x20419ECuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2041A3Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2041A8Cuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2041ADCuww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_QM_BASE 0x2041AE4uww
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC0_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC0_EMW_TPC_CFG_AXUSEW_BASE 0x2041E00uww
#define DCOWE2_TPC0_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_CFG_SPECIAW_BASE 0x2041E80uww
#define DCOWE2_TPC0_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_EMW_QM_DCCM_BASE 0x2042000uww
#define DCOWE2_TPC0_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC0_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_QM_AWCAUX_BASE 0x204A000uww
#define DCOWE2_TPC0_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC0_EMW_QM_AWCAUX_SPECIAW_BASE 0x204AE80uww
#define DCOWE2_TPC0_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC0_EMW_TPC_QM_BASE 0x204C000uww
#define DCOWE2_TPC0_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x204C900uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x204C908uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x204C910uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x204C918uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x204C920uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x204C928uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x204C930uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x204C938uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x204C940uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x204C948uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x204C950uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x204C958uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x204C960uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x204C968uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x204C970uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x204C978uww
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x204CB00uww
#define DCOWE2_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x204CB80uww
#define DCOWE2_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_DBG_HBW_BASE 0x204CC00uww
#define DCOWE2_TPC0_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC0_EMW_TPC_QM_DBG_WBW_BASE 0x204CC80uww
#define DCOWE2_TPC0_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_TPC_QM_CGM_BASE 0x204CD80uww
#define DCOWE2_TPC0_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC0_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC0_EMW_TPC_QM_SPECIAW_BASE 0x204CE80uww
#define DCOWE2_TPC0_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC0_EMW_CS_BASE 0x21FF000uww
#define DCOWE2_TPC0_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_EMW_CS_SECTION 0x1000
#define mmDCOWE2_TPC1_WOM_TABWE_BASE 0x2200000uww
#define DCOWE2_TPC1_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_SPMU_BASE 0x2201000uww
#define DCOWE2_TPC1_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_ETF_BASE 0x2202000uww
#define DCOWE2_TPC1_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_STM_BASE 0x2203000uww
#define DCOWE2_TPC1_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC1_EMW_CTI_BASE 0x2205000uww
#define DCOWE2_TPC1_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_FUNNEW_BASE 0x2206000uww
#define DCOWE2_TPC1_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_BUSMON_0_BASE 0x2207000uww
#define DCOWE2_TPC1_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_BUSMON_1_BASE 0x2208000uww
#define DCOWE2_TPC1_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_BUSMON_2_BASE 0x2209000uww
#define DCOWE2_TPC1_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_BUSMON_3_BASE 0x220A000uww
#define DCOWE2_TPC1_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC1_QM_AWC_WTT_BASE 0x220B000uww
#define DCOWE2_TPC1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC1_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC1_EMW_CFG_BASE 0x2240000uww
#define DCOWE2_TPC1_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC1_EMW_CFG_SPECIAW_BASE 0x2240E80uww
#define DCOWE2_TPC1_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2241000uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_EMW_TPC_CFG_BASE 0x2241000uww
#define DCOWE2_TPC1_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2241050uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x22410A0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x22410F0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2241140uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2241190uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x22411E0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2241230uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2241280uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x22412D0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2241320uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2241370uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x22413C0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2241410uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2241460uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x22414B0uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2241500uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_BASE 0x2241508uww
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC1_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x22415DCuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x224162Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x224167Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x22416CCuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x224171Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x224176Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x22417BCuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x224180Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x224185Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x22418ACuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x22418FCuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x224194Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x224199Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x22419ECuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2241A3Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2241A8Cuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2241ADCuww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_QM_BASE 0x2241AE4uww
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC1_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC1_EMW_TPC_CFG_AXUSEW_BASE 0x2241E00uww
#define DCOWE2_TPC1_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_CFG_SPECIAW_BASE 0x2241E80uww
#define DCOWE2_TPC1_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_EMW_QM_DCCM_BASE 0x2242000uww
#define DCOWE2_TPC1_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC1_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_QM_AWCAUX_BASE 0x224A000uww
#define DCOWE2_TPC1_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC1_EMW_QM_AWCAUX_SPECIAW_BASE 0x224AE80uww
#define DCOWE2_TPC1_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC1_EMW_TPC_QM_BASE 0x224C000uww
#define DCOWE2_TPC1_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x224C900uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x224C908uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x224C910uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x224C918uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x224C920uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x224C928uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x224C930uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x224C938uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x224C940uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x224C948uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x224C950uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x224C958uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x224C960uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x224C968uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x224C970uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x224C978uww
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x224CB00uww
#define DCOWE2_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x224CB80uww
#define DCOWE2_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_DBG_HBW_BASE 0x224CC00uww
#define DCOWE2_TPC1_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC1_EMW_TPC_QM_DBG_WBW_BASE 0x224CC80uww
#define DCOWE2_TPC1_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_TPC_QM_CGM_BASE 0x224CD80uww
#define DCOWE2_TPC1_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC1_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC1_EMW_TPC_QM_SPECIAW_BASE 0x224CE80uww
#define DCOWE2_TPC1_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC1_EMW_CS_BASE 0x23FF000uww
#define DCOWE2_TPC1_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_EMW_CS_SECTION 0x1000
#define mmDCOWE2_TPC2_WOM_TABWE_BASE 0x2400000uww
#define DCOWE2_TPC2_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_SPMU_BASE 0x2401000uww
#define DCOWE2_TPC2_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_ETF_BASE 0x2402000uww
#define DCOWE2_TPC2_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_STM_BASE 0x2403000uww
#define DCOWE2_TPC2_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC2_EMW_CTI_BASE 0x2405000uww
#define DCOWE2_TPC2_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_FUNNEW_BASE 0x2406000uww
#define DCOWE2_TPC2_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_BUSMON_0_BASE 0x2407000uww
#define DCOWE2_TPC2_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_BUSMON_1_BASE 0x2408000uww
#define DCOWE2_TPC2_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_BUSMON_2_BASE 0x2409000uww
#define DCOWE2_TPC2_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_BUSMON_3_BASE 0x240A000uww
#define DCOWE2_TPC2_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC2_QM_AWC_WTT_BASE 0x240B000uww
#define DCOWE2_TPC2_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC2_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC2_EMW_CFG_BASE 0x2440000uww
#define DCOWE2_TPC2_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC2_EMW_CFG_SPECIAW_BASE 0x2440E80uww
#define DCOWE2_TPC2_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2441000uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_EMW_TPC_CFG_BASE 0x2441000uww
#define DCOWE2_TPC2_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2441050uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x24410A0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x24410F0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2441140uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2441190uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x24411E0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2441230uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2441280uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x24412D0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2441320uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2441370uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x24413C0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2441410uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2441460uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x24414B0uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2441500uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_BASE 0x2441508uww
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC2_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x24415DCuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x244162Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x244167Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x24416CCuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x244171Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x244176Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x24417BCuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x244180Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x244185Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x24418ACuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x24418FCuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x244194Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x244199Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x24419ECuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2441A3Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2441A8Cuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2441ADCuww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_QM_BASE 0x2441AE4uww
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC2_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC2_EMW_TPC_CFG_AXUSEW_BASE 0x2441E00uww
#define DCOWE2_TPC2_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_CFG_SPECIAW_BASE 0x2441E80uww
#define DCOWE2_TPC2_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_EMW_QM_DCCM_BASE 0x2442000uww
#define DCOWE2_TPC2_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC2_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_QM_AWCAUX_BASE 0x244A000uww
#define DCOWE2_TPC2_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC2_EMW_QM_AWCAUX_SPECIAW_BASE 0x244AE80uww
#define DCOWE2_TPC2_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC2_EMW_TPC_QM_BASE 0x244C000uww
#define DCOWE2_TPC2_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x244C900uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x244C908uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x244C910uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x244C918uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x244C920uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x244C928uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x244C930uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x244C938uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x244C940uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x244C948uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x244C950uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x244C958uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x244C960uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x244C968uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x244C970uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x244C978uww
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x244CB00uww
#define DCOWE2_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x244CB80uww
#define DCOWE2_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_DBG_HBW_BASE 0x244CC00uww
#define DCOWE2_TPC2_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC2_EMW_TPC_QM_DBG_WBW_BASE 0x244CC80uww
#define DCOWE2_TPC2_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_TPC_QM_CGM_BASE 0x244CD80uww
#define DCOWE2_TPC2_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC2_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC2_EMW_TPC_QM_SPECIAW_BASE 0x244CE80uww
#define DCOWE2_TPC2_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC2_EMW_CS_BASE 0x25FF000uww
#define DCOWE2_TPC2_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_EMW_CS_SECTION 0x1000
#define mmDCOWE2_TPC3_WOM_TABWE_BASE 0x2600000uww
#define DCOWE2_TPC3_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_SPMU_BASE 0x2601000uww
#define DCOWE2_TPC3_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_ETF_BASE 0x2602000uww
#define DCOWE2_TPC3_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_STM_BASE 0x2603000uww
#define DCOWE2_TPC3_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC3_EMW_CTI_BASE 0x2605000uww
#define DCOWE2_TPC3_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_FUNNEW_BASE 0x2606000uww
#define DCOWE2_TPC3_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_BUSMON_0_BASE 0x2607000uww
#define DCOWE2_TPC3_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_BUSMON_1_BASE 0x2608000uww
#define DCOWE2_TPC3_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_BUSMON_2_BASE 0x2609000uww
#define DCOWE2_TPC3_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_BUSMON_3_BASE 0x260A000uww
#define DCOWE2_TPC3_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC3_QM_AWC_WTT_BASE 0x260B000uww
#define DCOWE2_TPC3_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC3_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC3_EMW_CFG_BASE 0x2640000uww
#define DCOWE2_TPC3_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC3_EMW_CFG_SPECIAW_BASE 0x2640E80uww
#define DCOWE2_TPC3_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2641000uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_EMW_TPC_CFG_BASE 0x2641000uww
#define DCOWE2_TPC3_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2641050uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x26410A0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x26410F0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2641140uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2641190uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x26411E0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2641230uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2641280uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x26412D0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2641320uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2641370uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x26413C0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2641410uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2641460uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x26414B0uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2641500uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_BASE 0x2641508uww
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC3_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x26415DCuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x264162Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x264167Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x26416CCuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x264171Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x264176Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x26417BCuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x264180Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x264185Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x26418ACuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x26418FCuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x264194Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x264199Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x26419ECuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2641A3Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2641A8Cuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2641ADCuww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_QM_BASE 0x2641AE4uww
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC3_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC3_EMW_TPC_CFG_AXUSEW_BASE 0x2641E00uww
#define DCOWE2_TPC3_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_CFG_SPECIAW_BASE 0x2641E80uww
#define DCOWE2_TPC3_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_EMW_QM_DCCM_BASE 0x2642000uww
#define DCOWE2_TPC3_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC3_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_QM_AWCAUX_BASE 0x264A000uww
#define DCOWE2_TPC3_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC3_EMW_QM_AWCAUX_SPECIAW_BASE 0x264AE80uww
#define DCOWE2_TPC3_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC3_EMW_TPC_QM_BASE 0x264C000uww
#define DCOWE2_TPC3_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x264C900uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x264C908uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x264C910uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x264C918uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x264C920uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x264C928uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x264C930uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x264C938uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x264C940uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x264C948uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x264C950uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x264C958uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x264C960uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x264C968uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x264C970uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x264C978uww
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x264CB00uww
#define DCOWE2_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x264CB80uww
#define DCOWE2_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_DBG_HBW_BASE 0x264CC00uww
#define DCOWE2_TPC3_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC3_EMW_TPC_QM_DBG_WBW_BASE 0x264CC80uww
#define DCOWE2_TPC3_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_TPC_QM_CGM_BASE 0x264CD80uww
#define DCOWE2_TPC3_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC3_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC3_EMW_TPC_QM_SPECIAW_BASE 0x264CE80uww
#define DCOWE2_TPC3_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC3_EMW_CS_BASE 0x27FF000uww
#define DCOWE2_TPC3_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_EMW_CS_SECTION 0x1000
#define mmDCOWE2_TPC4_WOM_TABWE_BASE 0x2800000uww
#define DCOWE2_TPC4_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_SPMU_BASE 0x2801000uww
#define DCOWE2_TPC4_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_ETF_BASE 0x2802000uww
#define DCOWE2_TPC4_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_STM_BASE 0x2803000uww
#define DCOWE2_TPC4_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC4_EMW_CTI_BASE 0x2805000uww
#define DCOWE2_TPC4_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_FUNNEW_BASE 0x2806000uww
#define DCOWE2_TPC4_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_BUSMON_0_BASE 0x2807000uww
#define DCOWE2_TPC4_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_BUSMON_1_BASE 0x2808000uww
#define DCOWE2_TPC4_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_BUSMON_2_BASE 0x2809000uww
#define DCOWE2_TPC4_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_BUSMON_3_BASE 0x280A000uww
#define DCOWE2_TPC4_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC4_QM_AWC_WTT_BASE 0x280B000uww
#define DCOWE2_TPC4_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC4_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC4_EMW_CFG_BASE 0x2840000uww
#define DCOWE2_TPC4_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC4_EMW_CFG_SPECIAW_BASE 0x2840E80uww
#define DCOWE2_TPC4_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2841000uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_EMW_TPC_CFG_BASE 0x2841000uww
#define DCOWE2_TPC4_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2841050uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x28410A0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x28410F0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2841140uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2841190uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x28411E0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2841230uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2841280uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x28412D0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2841320uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2841370uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x28413C0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2841410uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2841460uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x28414B0uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2841500uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_BASE 0x2841508uww
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC4_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x28415DCuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x284162Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x284167Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x28416CCuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x284171Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x284176Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x28417BCuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x284180Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x284185Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x28418ACuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x28418FCuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x284194Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x284199Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x28419ECuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2841A3Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2841A8Cuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2841ADCuww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_QM_BASE 0x2841AE4uww
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC4_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC4_EMW_TPC_CFG_AXUSEW_BASE 0x2841E00uww
#define DCOWE2_TPC4_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_CFG_SPECIAW_BASE 0x2841E80uww
#define DCOWE2_TPC4_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_EMW_QM_DCCM_BASE 0x2842000uww
#define DCOWE2_TPC4_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC4_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_QM_AWCAUX_BASE 0x284A000uww
#define DCOWE2_TPC4_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC4_EMW_QM_AWCAUX_SPECIAW_BASE 0x284AE80uww
#define DCOWE2_TPC4_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC4_EMW_TPC_QM_BASE 0x284C000uww
#define DCOWE2_TPC4_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x284C900uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x284C908uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x284C910uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x284C918uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x284C920uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x284C928uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x284C930uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x284C938uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x284C940uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x284C948uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x284C950uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x284C958uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x284C960uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x284C968uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x284C970uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x284C978uww
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x284CB00uww
#define DCOWE2_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x284CB80uww
#define DCOWE2_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_DBG_HBW_BASE 0x284CC00uww
#define DCOWE2_TPC4_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC4_EMW_TPC_QM_DBG_WBW_BASE 0x284CC80uww
#define DCOWE2_TPC4_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_TPC_QM_CGM_BASE 0x284CD80uww
#define DCOWE2_TPC4_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC4_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC4_EMW_TPC_QM_SPECIAW_BASE 0x284CE80uww
#define DCOWE2_TPC4_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC4_EMW_CS_BASE 0x29FF000uww
#define DCOWE2_TPC4_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_EMW_CS_SECTION 0x1000
#define mmDCOWE2_TPC5_WOM_TABWE_BASE 0x2A00000uww
#define DCOWE2_TPC5_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_SPMU_BASE 0x2A01000uww
#define DCOWE2_TPC5_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_SPMU_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_ETF_BASE 0x2A02000uww
#define DCOWE2_TPC5_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_ETF_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_STM_BASE 0x2A03000uww
#define DCOWE2_TPC5_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_STM_SECTION 0x2000
#define mmDCOWE2_TPC5_EMW_CTI_BASE 0x2A05000uww
#define DCOWE2_TPC5_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_CTI_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_FUNNEW_BASE 0x2A06000uww
#define DCOWE2_TPC5_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_BUSMON_0_BASE 0x2A07000uww
#define DCOWE2_TPC5_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_BUSMON_1_BASE 0x2A08000uww
#define DCOWE2_TPC5_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_BUSMON_2_BASE 0x2A09000uww
#define DCOWE2_TPC5_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_BUSMON_3_BASE 0x2A0A000uww
#define DCOWE2_TPC5_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE2_TPC5_QM_AWC_WTT_BASE 0x2A0B000uww
#define DCOWE2_TPC5_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_TPC5_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE2_TPC5_EMW_CFG_BASE 0x2A40000uww
#define DCOWE2_TPC5_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_CFG_SECTION 0xE800
#define mmDCOWE2_TPC5_EMW_CFG_SPECIAW_BASE 0x2A40E80uww
#define DCOWE2_TPC5_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x2A41000uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_EMW_TPC_CFG_BASE 0x2A41000uww
#define DCOWE2_TPC5_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x2A41050uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x2A410A0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x2A410F0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x2A41140uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x2A41190uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x2A411E0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x2A41230uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x2A41280uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x2A412D0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x2A41320uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x2A41370uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x2A413C0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x2A41410uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x2A41460uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x2A414B0uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x2A41500uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_BASE 0x2A41508uww
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC5_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x2A415DCuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x2A4162Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x2A4167Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x2A416CCuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x2A4171Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x2A4176Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x2A417BCuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x2A4180Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x2A4185Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x2A418ACuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x2A418FCuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x2A4194Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x2A4199Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x2A419ECuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x2A41A3Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x2A41A8Cuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x2A41ADCuww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_QM_BASE 0x2A41AE4uww
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC5_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC5_EMW_TPC_CFG_AXUSEW_BASE 0x2A41E00uww
#define DCOWE2_TPC5_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_CFG_SPECIAW_BASE 0x2A41E80uww
#define DCOWE2_TPC5_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_EMW_QM_DCCM_BASE 0x2A42000uww
#define DCOWE2_TPC5_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC5_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_QM_AWCAUX_BASE 0x2A4A000uww
#define DCOWE2_TPC5_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE2_TPC5_EMW_QM_AWCAUX_SPECIAW_BASE 0x2A4AE80uww
#define DCOWE2_TPC5_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC5_EMW_TPC_QM_BASE 0x2A4C000uww
#define DCOWE2_TPC5_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x2A4C900uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x2A4C908uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x2A4C910uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x2A4C918uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x2A4C920uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x2A4C928uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x2A4C930uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x2A4C938uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x2A4C940uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x2A4C948uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x2A4C950uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x2A4C958uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x2A4C960uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x2A4C968uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x2A4C970uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x2A4C978uww
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x2A4CB00uww
#define DCOWE2_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x2A4CB80uww
#define DCOWE2_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_DBG_HBW_BASE 0x2A4CC00uww
#define DCOWE2_TPC5_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC5_EMW_TPC_QM_DBG_WBW_BASE 0x2A4CC80uww
#define DCOWE2_TPC5_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_TPC_QM_CGM_BASE 0x2A4CD80uww
#define DCOWE2_TPC5_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC5_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC5_EMW_TPC_QM_SPECIAW_BASE 0x2A4CE80uww
#define DCOWE2_TPC5_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE2_TPC5_EMW_CS_BASE 0x2BFF000uww
#define DCOWE2_TPC5_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_EMW_CS_SECTION 0x401000
#define mmDCOWE3_TPC0_WOM_TABWE_BASE 0x3000000uww
#define DCOWE3_TPC0_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_SPMU_BASE 0x3001000uww
#define DCOWE3_TPC0_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_ETF_BASE 0x3002000uww
#define DCOWE3_TPC0_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_STM_BASE 0x3003000uww
#define DCOWE3_TPC0_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC0_EMW_CTI_BASE 0x3005000uww
#define DCOWE3_TPC0_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_FUNNEW_BASE 0x3006000uww
#define DCOWE3_TPC0_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_BUSMON_0_BASE 0x3007000uww
#define DCOWE3_TPC0_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_BUSMON_1_BASE 0x3008000uww
#define DCOWE3_TPC0_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_BUSMON_2_BASE 0x3009000uww
#define DCOWE3_TPC0_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_BUSMON_3_BASE 0x300A000uww
#define DCOWE3_TPC0_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC0_QM_AWC_WTT_BASE 0x300B000uww
#define DCOWE3_TPC0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC0_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC0_EMW_CFG_BASE 0x3040000uww
#define DCOWE3_TPC0_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC0_EMW_CFG_SPECIAW_BASE 0x3040E80uww
#define DCOWE3_TPC0_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3041000uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_EMW_TPC_CFG_BASE 0x3041000uww
#define DCOWE3_TPC0_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3041050uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x30410A0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x30410F0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3041140uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3041190uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x30411E0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3041230uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3041280uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x30412D0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3041320uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3041370uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x30413C0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3041410uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3041460uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x30414B0uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3041500uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_BASE 0x3041508uww
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC0_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x30415DCuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x304162Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x304167Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x30416CCuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x304171Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x304176Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x30417BCuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x304180Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x304185Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x30418ACuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x30418FCuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x304194Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x304199Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x30419ECuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3041A3Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3041A8Cuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3041ADCuww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_QM_BASE 0x3041AE4uww
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC0_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC0_EMW_TPC_CFG_AXUSEW_BASE 0x3041E00uww
#define DCOWE3_TPC0_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_CFG_SPECIAW_BASE 0x3041E80uww
#define DCOWE3_TPC0_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_EMW_QM_DCCM_BASE 0x3042000uww
#define DCOWE3_TPC0_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC0_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_QM_AWCAUX_BASE 0x304A000uww
#define DCOWE3_TPC0_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC0_EMW_QM_AWCAUX_SPECIAW_BASE 0x304AE80uww
#define DCOWE3_TPC0_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC0_EMW_TPC_QM_BASE 0x304C000uww
#define DCOWE3_TPC0_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x304C900uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x304C908uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x304C910uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x304C918uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x304C920uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x304C928uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x304C930uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x304C938uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x304C940uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x304C948uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x304C950uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x304C958uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x304C960uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x304C968uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x304C970uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x304C978uww
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x304CB00uww
#define DCOWE3_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x304CB80uww
#define DCOWE3_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_DBG_HBW_BASE 0x304CC00uww
#define DCOWE3_TPC0_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC0_EMW_TPC_QM_DBG_WBW_BASE 0x304CC80uww
#define DCOWE3_TPC0_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_TPC_QM_CGM_BASE 0x304CD80uww
#define DCOWE3_TPC0_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC0_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC0_EMW_TPC_QM_SPECIAW_BASE 0x304CE80uww
#define DCOWE3_TPC0_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC0_EMW_CS_BASE 0x31FF000uww
#define DCOWE3_TPC0_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_EMW_CS_SECTION 0x1000
#define mmDCOWE3_TPC1_WOM_TABWE_BASE 0x3200000uww
#define DCOWE3_TPC1_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_SPMU_BASE 0x3201000uww
#define DCOWE3_TPC1_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_ETF_BASE 0x3202000uww
#define DCOWE3_TPC1_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_STM_BASE 0x3203000uww
#define DCOWE3_TPC1_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC1_EMW_CTI_BASE 0x3205000uww
#define DCOWE3_TPC1_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_FUNNEW_BASE 0x3206000uww
#define DCOWE3_TPC1_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_BUSMON_0_BASE 0x3207000uww
#define DCOWE3_TPC1_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_BUSMON_1_BASE 0x3208000uww
#define DCOWE3_TPC1_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_BUSMON_2_BASE 0x3209000uww
#define DCOWE3_TPC1_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_BUSMON_3_BASE 0x320A000uww
#define DCOWE3_TPC1_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC1_QM_AWC_WTT_BASE 0x320B000uww
#define DCOWE3_TPC1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC1_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC1_EMW_CFG_BASE 0x3240000uww
#define DCOWE3_TPC1_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC1_EMW_CFG_SPECIAW_BASE 0x3240E80uww
#define DCOWE3_TPC1_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3241000uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_EMW_TPC_CFG_BASE 0x3241000uww
#define DCOWE3_TPC1_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3241050uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x32410A0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x32410F0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3241140uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3241190uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x32411E0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3241230uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3241280uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x32412D0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3241320uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3241370uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x32413C0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3241410uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3241460uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x32414B0uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3241500uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_BASE 0x3241508uww
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC1_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x32415DCuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x324162Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x324167Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x32416CCuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x324171Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x324176Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x32417BCuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x324180Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x324185Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x32418ACuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x32418FCuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x324194Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x324199Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x32419ECuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3241A3Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3241A8Cuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3241ADCuww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_QM_BASE 0x3241AE4uww
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC1_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC1_EMW_TPC_CFG_AXUSEW_BASE 0x3241E00uww
#define DCOWE3_TPC1_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_CFG_SPECIAW_BASE 0x3241E80uww
#define DCOWE3_TPC1_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_EMW_QM_DCCM_BASE 0x3242000uww
#define DCOWE3_TPC1_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC1_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_QM_AWCAUX_BASE 0x324A000uww
#define DCOWE3_TPC1_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC1_EMW_QM_AWCAUX_SPECIAW_BASE 0x324AE80uww
#define DCOWE3_TPC1_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC1_EMW_TPC_QM_BASE 0x324C000uww
#define DCOWE3_TPC1_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x324C900uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x324C908uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x324C910uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x324C918uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x324C920uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x324C928uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x324C930uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x324C938uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x324C940uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x324C948uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x324C950uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x324C958uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x324C960uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x324C968uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x324C970uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x324C978uww
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x324CB00uww
#define DCOWE3_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x324CB80uww
#define DCOWE3_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_DBG_HBW_BASE 0x324CC00uww
#define DCOWE3_TPC1_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC1_EMW_TPC_QM_DBG_WBW_BASE 0x324CC80uww
#define DCOWE3_TPC1_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_TPC_QM_CGM_BASE 0x324CD80uww
#define DCOWE3_TPC1_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC1_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC1_EMW_TPC_QM_SPECIAW_BASE 0x324CE80uww
#define DCOWE3_TPC1_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC1_EMW_CS_BASE 0x33FF000uww
#define DCOWE3_TPC1_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_EMW_CS_SECTION 0x1000
#define mmDCOWE3_TPC2_WOM_TABWE_BASE 0x3400000uww
#define DCOWE3_TPC2_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_SPMU_BASE 0x3401000uww
#define DCOWE3_TPC2_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_ETF_BASE 0x3402000uww
#define DCOWE3_TPC2_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_STM_BASE 0x3403000uww
#define DCOWE3_TPC2_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC2_EMW_CTI_BASE 0x3405000uww
#define DCOWE3_TPC2_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_FUNNEW_BASE 0x3406000uww
#define DCOWE3_TPC2_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_BUSMON_0_BASE 0x3407000uww
#define DCOWE3_TPC2_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_BUSMON_1_BASE 0x3408000uww
#define DCOWE3_TPC2_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_BUSMON_2_BASE 0x3409000uww
#define DCOWE3_TPC2_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_BUSMON_3_BASE 0x340A000uww
#define DCOWE3_TPC2_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC2_QM_AWC_WTT_BASE 0x340B000uww
#define DCOWE3_TPC2_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC2_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC2_EMW_CFG_BASE 0x3440000uww
#define DCOWE3_TPC2_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC2_EMW_CFG_SPECIAW_BASE 0x3440E80uww
#define DCOWE3_TPC2_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3441000uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_EMW_TPC_CFG_BASE 0x3441000uww
#define DCOWE3_TPC2_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3441050uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x34410A0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x34410F0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3441140uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3441190uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x34411E0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3441230uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3441280uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x34412D0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3441320uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3441370uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x34413C0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3441410uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3441460uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x34414B0uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3441500uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_BASE 0x3441508uww
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC2_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x34415DCuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x344162Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x344167Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x34416CCuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x344171Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x344176Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x34417BCuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x344180Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x344185Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x34418ACuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x34418FCuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x344194Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x344199Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x34419ECuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3441A3Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3441A8Cuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3441ADCuww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_QM_BASE 0x3441AE4uww
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC2_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC2_EMW_TPC_CFG_AXUSEW_BASE 0x3441E00uww
#define DCOWE3_TPC2_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_CFG_SPECIAW_BASE 0x3441E80uww
#define DCOWE3_TPC2_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_EMW_QM_DCCM_BASE 0x3442000uww
#define DCOWE3_TPC2_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC2_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_QM_AWCAUX_BASE 0x344A000uww
#define DCOWE3_TPC2_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC2_EMW_QM_AWCAUX_SPECIAW_BASE 0x344AE80uww
#define DCOWE3_TPC2_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC2_EMW_TPC_QM_BASE 0x344C000uww
#define DCOWE3_TPC2_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x344C900uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x344C908uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x344C910uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x344C918uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x344C920uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x344C928uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x344C930uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x344C938uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x344C940uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x344C948uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x344C950uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x344C958uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x344C960uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x344C968uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x344C970uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x344C978uww
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x344CB00uww
#define DCOWE3_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x344CB80uww
#define DCOWE3_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_DBG_HBW_BASE 0x344CC00uww
#define DCOWE3_TPC2_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC2_EMW_TPC_QM_DBG_WBW_BASE 0x344CC80uww
#define DCOWE3_TPC2_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_TPC_QM_CGM_BASE 0x344CD80uww
#define DCOWE3_TPC2_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC2_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC2_EMW_TPC_QM_SPECIAW_BASE 0x344CE80uww
#define DCOWE3_TPC2_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC2_EMW_CS_BASE 0x35FF000uww
#define DCOWE3_TPC2_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_EMW_CS_SECTION 0x1000
#define mmDCOWE3_TPC3_WOM_TABWE_BASE 0x3600000uww
#define DCOWE3_TPC3_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_SPMU_BASE 0x3601000uww
#define DCOWE3_TPC3_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_ETF_BASE 0x3602000uww
#define DCOWE3_TPC3_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_STM_BASE 0x3603000uww
#define DCOWE3_TPC3_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC3_EMW_CTI_BASE 0x3605000uww
#define DCOWE3_TPC3_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_FUNNEW_BASE 0x3606000uww
#define DCOWE3_TPC3_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_BUSMON_0_BASE 0x3607000uww
#define DCOWE3_TPC3_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_BUSMON_1_BASE 0x3608000uww
#define DCOWE3_TPC3_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_BUSMON_2_BASE 0x3609000uww
#define DCOWE3_TPC3_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_BUSMON_3_BASE 0x360A000uww
#define DCOWE3_TPC3_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC3_QM_AWC_WTT_BASE 0x360B000uww
#define DCOWE3_TPC3_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC3_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC3_EMW_CFG_BASE 0x3640000uww
#define DCOWE3_TPC3_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC3_EMW_CFG_SPECIAW_BASE 0x3640E80uww
#define DCOWE3_TPC3_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3641000uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_EMW_TPC_CFG_BASE 0x3641000uww
#define DCOWE3_TPC3_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3641050uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x36410A0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x36410F0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3641140uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3641190uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x36411E0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3641230uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3641280uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x36412D0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3641320uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3641370uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x36413C0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3641410uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3641460uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x36414B0uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3641500uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_BASE 0x3641508uww
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC3_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x36415DCuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x364162Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x364167Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x36416CCuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x364171Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x364176Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x36417BCuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x364180Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x364185Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x36418ACuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x36418FCuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x364194Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x364199Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x36419ECuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3641A3Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3641A8Cuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3641ADCuww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_QM_BASE 0x3641AE4uww
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC3_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC3_EMW_TPC_CFG_AXUSEW_BASE 0x3641E00uww
#define DCOWE3_TPC3_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_CFG_SPECIAW_BASE 0x3641E80uww
#define DCOWE3_TPC3_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_EMW_QM_DCCM_BASE 0x3642000uww
#define DCOWE3_TPC3_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC3_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_QM_AWCAUX_BASE 0x364A000uww
#define DCOWE3_TPC3_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC3_EMW_QM_AWCAUX_SPECIAW_BASE 0x364AE80uww
#define DCOWE3_TPC3_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC3_EMW_TPC_QM_BASE 0x364C000uww
#define DCOWE3_TPC3_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x364C900uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x364C908uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x364C910uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x364C918uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x364C920uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x364C928uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x364C930uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x364C938uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x364C940uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x364C948uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x364C950uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x364C958uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x364C960uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x364C968uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x364C970uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x364C978uww
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x364CB00uww
#define DCOWE3_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x364CB80uww
#define DCOWE3_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_DBG_HBW_BASE 0x364CC00uww
#define DCOWE3_TPC3_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC3_EMW_TPC_QM_DBG_WBW_BASE 0x364CC80uww
#define DCOWE3_TPC3_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_TPC_QM_CGM_BASE 0x364CD80uww
#define DCOWE3_TPC3_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC3_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC3_EMW_TPC_QM_SPECIAW_BASE 0x364CE80uww
#define DCOWE3_TPC3_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC3_EMW_CS_BASE 0x37FF000uww
#define DCOWE3_TPC3_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_EMW_CS_SECTION 0x1000
#define mmDCOWE3_TPC4_WOM_TABWE_BASE 0x3800000uww
#define DCOWE3_TPC4_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_SPMU_BASE 0x3801000uww
#define DCOWE3_TPC4_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_ETF_BASE 0x3802000uww
#define DCOWE3_TPC4_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_STM_BASE 0x3803000uww
#define DCOWE3_TPC4_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC4_EMW_CTI_BASE 0x3805000uww
#define DCOWE3_TPC4_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_FUNNEW_BASE 0x3806000uww
#define DCOWE3_TPC4_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_BUSMON_0_BASE 0x3807000uww
#define DCOWE3_TPC4_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_BUSMON_1_BASE 0x3808000uww
#define DCOWE3_TPC4_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_BUSMON_2_BASE 0x3809000uww
#define DCOWE3_TPC4_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_BUSMON_3_BASE 0x380A000uww
#define DCOWE3_TPC4_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC4_QM_AWC_WTT_BASE 0x380B000uww
#define DCOWE3_TPC4_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC4_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC4_EMW_CFG_BASE 0x3840000uww
#define DCOWE3_TPC4_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC4_EMW_CFG_SPECIAW_BASE 0x3840E80uww
#define DCOWE3_TPC4_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3841000uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_EMW_TPC_CFG_BASE 0x3841000uww
#define DCOWE3_TPC4_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3841050uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x38410A0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x38410F0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3841140uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3841190uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x38411E0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3841230uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3841280uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x38412D0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3841320uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3841370uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x38413C0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3841410uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3841460uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x38414B0uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3841500uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_BASE 0x3841508uww
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC4_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x38415DCuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x384162Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x384167Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x38416CCuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x384171Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x384176Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x38417BCuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x384180Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x384185Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x38418ACuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x38418FCuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x384194Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x384199Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x38419ECuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3841A3Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3841A8Cuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3841ADCuww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_QM_BASE 0x3841AE4uww
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC4_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC4_EMW_TPC_CFG_AXUSEW_BASE 0x3841E00uww
#define DCOWE3_TPC4_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_CFG_SPECIAW_BASE 0x3841E80uww
#define DCOWE3_TPC4_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_EMW_QM_DCCM_BASE 0x3842000uww
#define DCOWE3_TPC4_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC4_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_QM_AWCAUX_BASE 0x384A000uww
#define DCOWE3_TPC4_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC4_EMW_QM_AWCAUX_SPECIAW_BASE 0x384AE80uww
#define DCOWE3_TPC4_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC4_EMW_TPC_QM_BASE 0x384C000uww
#define DCOWE3_TPC4_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x384C900uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x384C908uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x384C910uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x384C918uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x384C920uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x384C928uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x384C930uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x384C938uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x384C940uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x384C948uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x384C950uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x384C958uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x384C960uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x384C968uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x384C970uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x384C978uww
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x384CB00uww
#define DCOWE3_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x384CB80uww
#define DCOWE3_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_DBG_HBW_BASE 0x384CC00uww
#define DCOWE3_TPC4_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC4_EMW_TPC_QM_DBG_WBW_BASE 0x384CC80uww
#define DCOWE3_TPC4_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_TPC_QM_CGM_BASE 0x384CD80uww
#define DCOWE3_TPC4_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC4_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC4_EMW_TPC_QM_SPECIAW_BASE 0x384CE80uww
#define DCOWE3_TPC4_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC4_EMW_CS_BASE 0x39FF000uww
#define DCOWE3_TPC4_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_EMW_CS_SECTION 0x1000
#define mmDCOWE3_TPC5_WOM_TABWE_BASE 0x3A00000uww
#define DCOWE3_TPC5_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_SPMU_BASE 0x3A01000uww
#define DCOWE3_TPC5_EMW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_SPMU_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_ETF_BASE 0x3A02000uww
#define DCOWE3_TPC5_EMW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_ETF_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_STM_BASE 0x3A03000uww
#define DCOWE3_TPC5_EMW_STM_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_STM_SECTION 0x2000
#define mmDCOWE3_TPC5_EMW_CTI_BASE 0x3A05000uww
#define DCOWE3_TPC5_EMW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_CTI_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_FUNNEW_BASE 0x3A06000uww
#define DCOWE3_TPC5_EMW_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_BUSMON_0_BASE 0x3A07000uww
#define DCOWE3_TPC5_EMW_BUSMON_0_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_BUSMON_0_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_BUSMON_1_BASE 0x3A08000uww
#define DCOWE3_TPC5_EMW_BUSMON_1_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_BUSMON_1_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_BUSMON_2_BASE 0x3A09000uww
#define DCOWE3_TPC5_EMW_BUSMON_2_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_BUSMON_2_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_BUSMON_3_BASE 0x3A0A000uww
#define DCOWE3_TPC5_EMW_BUSMON_3_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_BUSMON_3_SECTION 0x1000
#define mmDCOWE3_TPC5_QM_AWC_WTT_BASE 0x3A0B000uww
#define DCOWE3_TPC5_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_TPC5_QM_AWC_WTT_SECTION 0x35000
#define mmDCOWE3_TPC5_EMW_CFG_BASE 0x3A40000uww
#define DCOWE3_TPC5_EMW_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_CFG_SECTION 0xE800
#define mmDCOWE3_TPC5_EMW_CFG_SPECIAW_BASE 0x3A40E80uww
#define DCOWE3_TPC5_EMW_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_BASE 0x3A41000uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_EMW_TPC_CFG_BASE 0x3A41000uww
#define DCOWE3_TPC5_EMW_TPC_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_TPC_CFG_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_BASE 0x3A41050uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_BASE 0x3A410A0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_BASE 0x3A410F0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_BASE 0x3A41140uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_BASE 0x3A41190uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_BASE 0x3A411E0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_BASE 0x3A41230uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_BASE 0x3A41280uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_BASE 0x3A412D0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_BASE 0x3A41320uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_BASE 0x3A41370uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_BASE 0x3A413C0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_BASE 0x3A41410uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_BASE 0x3A41460uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_BASE 0x3A414B0uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_BASE 0x3A41500uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_BASE 0x3A41508uww
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC5_EMW_TPC_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_0_BASE 0x3A415DCuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_1_BASE 0x3A4162Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_2_BASE 0x3A4167Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_3_BASE 0x3A416CCuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_4_BASE 0x3A4171Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_5_BASE 0x3A4176Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_6_BASE 0x3A417BCuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_7_BASE 0x3A4180Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_8_BASE 0x3A4185Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_9_BASE 0x3A418ACuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_10_BASE 0x3A418FCuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_11_BASE 0x3A4194Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_12_BASE 0x3A4199Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_13_BASE 0x3A419ECuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_14_BASE 0x3A41A3Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_15_BASE 0x3A41A8Cuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_BASE 0x3A41ADCuww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_QM_BASE 0x3A41AE4uww
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC5_EMW_TPC_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC5_EMW_TPC_CFG_AXUSEW_BASE 0x3A41E00uww
#define DCOWE3_TPC5_EMW_TPC_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_CFG_SPECIAW_BASE 0x3A41E80uww
#define DCOWE3_TPC5_EMW_TPC_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_EMW_TPC_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_EMW_QM_DCCM_BASE 0x3A42000uww
#define DCOWE3_TPC5_EMW_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC5_EMW_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_QM_AWCAUX_BASE 0x3A4A000uww
#define DCOWE3_TPC5_EMW_QM_AWCAUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_QM_AWCAUX_SECTION 0xE800
#define mmDCOWE3_TPC5_EMW_QM_AWCAUX_SPECIAW_BASE 0x3A4AE80uww
#define DCOWE3_TPC5_EMW_QM_AWCAUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_EMW_QM_AWCAUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC5_EMW_TPC_QM_BASE 0x3A4C000uww
#define DCOWE3_TPC5_EMW_TPC_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_TPC_QM_SECTION 0x9000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_BASE 0x3A4C900uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_BASE 0x3A4C908uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_BASE 0x3A4C910uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_BASE 0x3A4C918uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_BASE 0x3A4C920uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_BASE 0x3A4C928uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_BASE 0x3A4C930uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_BASE 0x3A4C938uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_BASE 0x3A4C940uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_BASE 0x3A4C948uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_BASE 0x3A4C950uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_BASE 0x3A4C958uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_BASE 0x3A4C960uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_BASE 0x3A4C968uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_BASE 0x3A4C970uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_BASE 0x3A4C978uww
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_EMW_TPC_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_BASE 0x3A4CB00uww
#define DCOWE3_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_BASE 0x3A4CB80uww
#define DCOWE3_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_EMW_TPC_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_DBG_HBW_BASE 0x3A4CC00uww
#define DCOWE3_TPC5_EMW_TPC_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_EMW_TPC_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC5_EMW_TPC_QM_DBG_WBW_BASE 0x3A4CC80uww
#define DCOWE3_TPC5_EMW_TPC_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_EMW_TPC_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_TPC_QM_CGM_BASE 0x3A4CD80uww
#define DCOWE3_TPC5_EMW_TPC_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC5_EMW_TPC_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC5_EMW_TPC_QM_SPECIAW_BASE 0x3A4CE80uww
#define DCOWE3_TPC5_EMW_TPC_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_EMW_TPC_QM_SPECIAW_SECTION 0x1B2180
#define mmDCOWE3_TPC5_EMW_CS_BASE 0x3BFF000uww
#define DCOWE3_TPC5_EMW_CS_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_EMW_CS_SECTION 0x401000
#define mmDCOWE0_TPC0_QM_DCCM_BASE 0x4000000uww
#define DCOWE0_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC0_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_AWC_AUX_BASE 0x4008000uww
#define DCOWE0_TPC0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC0_QM_AWC_AUX_SPECIAW_BASE 0x4008E80uww
#define DCOWE0_TPC0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC0_QM_BASE 0x400A000uww
#define DCOWE0_TPC0_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_QM_SECTION 0x9000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x400A900uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x400A908uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x400A910uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x400A918uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x400A920uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x400A928uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x400A930uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x400A938uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x400A940uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x400A948uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x400A950uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x400A958uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x400A960uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x400A968uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x400A970uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x400A978uww
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC0_QM_AXUSEW_SECUWED_BASE 0x400AB00uww
#define DCOWE0_TPC0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_AXUSEW_NONSECUWED_BASE 0x400AB80uww
#define DCOWE0_TPC0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_DBG_HBW_BASE 0x400AC00uww
#define DCOWE0_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC0_QM_DBG_WBW_BASE 0x400AC80uww
#define DCOWE0_TPC0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC0_QM_CGM_BASE 0x400AD80uww
#define DCOWE0_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC0_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC0_QM_SPECIAW_BASE 0x400AE80uww
#define DCOWE0_TPC0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_0_BASE 0x400B000uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_CFG_BASE 0x400B000uww
#define DCOWE0_TPC0_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC0_CFG_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_1_BASE 0x400B050uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_2_BASE 0x400B0A0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_3_BASE 0x400B0F0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_4_BASE 0x400B140uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_5_BASE 0x400B190uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_6_BASE 0x400B1E0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_7_BASE 0x400B230uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_8_BASE 0x400B280uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_9_BASE 0x400B2D0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_10_BASE 0x400B320uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_11_BASE 0x400B370uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_12_BASE 0x400B3C0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_13_BASE 0x400B410uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_14_BASE 0x400B460uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_TENSOW_15_BASE 0x400B4B0uww
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_KEWNEW_SYNC_OBJECT_BASE 0x400B500uww
#define DCOWE0_TPC0_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC0_CFG_KEWNEW_BASE 0x400B508uww
#define DCOWE0_TPC0_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC0_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_0_BASE 0x400B5DCuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_1_BASE 0x400B62Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_2_BASE 0x400B67Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_3_BASE 0x400B6CCuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_4_BASE 0x400B71Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_5_BASE 0x400B76Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_6_BASE 0x400B7BCuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_7_BASE 0x400B80Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_8_BASE 0x400B85Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_9_BASE 0x400B8ACuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_10_BASE 0x400B8FCuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_11_BASE 0x400B94Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_12_BASE 0x400B99Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_13_BASE 0x400B9ECuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_14_BASE 0x400BA3Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_TENSOW_15_BASE 0x400BA8Cuww
#define DCOWE0_TPC0_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x400BADCuww
#define DCOWE0_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC0_CFG_QM_BASE 0x400BAE4uww
#define DCOWE0_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC0_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC0_CFG_AXUSEW_BASE 0x400BE00uww
#define DCOWE0_TPC0_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC0_CFG_SPECIAW_BASE 0x400BE80uww
#define DCOWE0_TPC0_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC0_MSTW_IF_WW_SHWD_HBW_BASE 0x400C000uww
#define DCOWE0_TPC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC0_MSTW_IF_WW_PWVT_HBW_BASE 0x400C200uww
#define DCOWE0_TPC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC0_MSTW_IF_WW_SHWD_WBW_BASE 0x400C400uww
#define DCOWE0_TPC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC0_MSTW_IF_WW_PWVT_WBW_BASE 0x400C600uww
#define DCOWE0_TPC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC0_MSTW_IF_E2E_CWDT_BASE 0x400C800uww
#define DCOWE0_TPC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC0_MSTW_IF_AXUSEW_BASE 0x400CA80uww
#define DCOWE0_TPC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC0_MSTW_IF_DBG_HBW_BASE 0x400CB00uww
#define DCOWE0_TPC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC0_MSTW_IF_DBG_WBW_BASE 0x400CB80uww
#define DCOWE0_TPC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC0_MSTW_IF_COWE_HBW_BASE 0x400CC00uww
#define DCOWE0_TPC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC0_MSTW_IF_COWE_WBW_BASE 0x400CD80uww
#define DCOWE0_TPC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC0_MSTW_IF_SPECIAW_BASE 0x400CE80uww
#define DCOWE0_TPC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC1_QM_DCCM_BASE 0x4010000uww
#define DCOWE0_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC1_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_AWC_AUX_BASE 0x4018000uww
#define DCOWE0_TPC1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC1_QM_AWC_AUX_SPECIAW_BASE 0x4018E80uww
#define DCOWE0_TPC1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC1_QM_BASE 0x401A000uww
#define DCOWE0_TPC1_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_QM_SECTION 0x9000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x401A900uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x401A908uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x401A910uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x401A918uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x401A920uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x401A928uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x401A930uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x401A938uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x401A940uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x401A948uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x401A950uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x401A958uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x401A960uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x401A968uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x401A970uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x401A978uww
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC1_QM_AXUSEW_SECUWED_BASE 0x401AB00uww
#define DCOWE0_TPC1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_AXUSEW_NONSECUWED_BASE 0x401AB80uww
#define DCOWE0_TPC1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_DBG_HBW_BASE 0x401AC00uww
#define DCOWE0_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC1_QM_DBG_WBW_BASE 0x401AC80uww
#define DCOWE0_TPC1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC1_QM_CGM_BASE 0x401AD80uww
#define DCOWE0_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC1_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC1_QM_SPECIAW_BASE 0x401AE80uww
#define DCOWE0_TPC1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_0_BASE 0x401B000uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_CFG_BASE 0x401B000uww
#define DCOWE0_TPC1_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC1_CFG_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_1_BASE 0x401B050uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_2_BASE 0x401B0A0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_3_BASE 0x401B0F0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_4_BASE 0x401B140uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_5_BASE 0x401B190uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_6_BASE 0x401B1E0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_7_BASE 0x401B230uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_8_BASE 0x401B280uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_9_BASE 0x401B2D0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_10_BASE 0x401B320uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_11_BASE 0x401B370uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_12_BASE 0x401B3C0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_13_BASE 0x401B410uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_14_BASE 0x401B460uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_TENSOW_15_BASE 0x401B4B0uww
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_KEWNEW_SYNC_OBJECT_BASE 0x401B500uww
#define DCOWE0_TPC1_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC1_CFG_KEWNEW_BASE 0x401B508uww
#define DCOWE0_TPC1_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC1_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_0_BASE 0x401B5DCuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_1_BASE 0x401B62Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_2_BASE 0x401B67Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_3_BASE 0x401B6CCuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_4_BASE 0x401B71Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_5_BASE 0x401B76Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_6_BASE 0x401B7BCuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_7_BASE 0x401B80Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_8_BASE 0x401B85Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_9_BASE 0x401B8ACuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_10_BASE 0x401B8FCuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_11_BASE 0x401B94Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_12_BASE 0x401B99Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_13_BASE 0x401B9ECuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_14_BASE 0x401BA3Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_TENSOW_15_BASE 0x401BA8Cuww
#define DCOWE0_TPC1_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x401BADCuww
#define DCOWE0_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC1_CFG_QM_BASE 0x401BAE4uww
#define DCOWE0_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC1_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC1_CFG_AXUSEW_BASE 0x401BE00uww
#define DCOWE0_TPC1_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC1_CFG_SPECIAW_BASE 0x401BE80uww
#define DCOWE0_TPC1_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC1_MSTW_IF_WW_SHWD_HBW_BASE 0x401C000uww
#define DCOWE0_TPC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC1_MSTW_IF_WW_PWVT_HBW_BASE 0x401C200uww
#define DCOWE0_TPC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC1_MSTW_IF_WW_SHWD_WBW_BASE 0x401C400uww
#define DCOWE0_TPC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC1_MSTW_IF_WW_PWVT_WBW_BASE 0x401C600uww
#define DCOWE0_TPC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC1_MSTW_IF_E2E_CWDT_BASE 0x401C800uww
#define DCOWE0_TPC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC1_MSTW_IF_AXUSEW_BASE 0x401CA80uww
#define DCOWE0_TPC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC1_MSTW_IF_DBG_HBW_BASE 0x401CB00uww
#define DCOWE0_TPC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC1_MSTW_IF_DBG_WBW_BASE 0x401CB80uww
#define DCOWE0_TPC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC1_MSTW_IF_COWE_HBW_BASE 0x401CC00uww
#define DCOWE0_TPC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC1_MSTW_IF_COWE_WBW_BASE 0x401CD80uww
#define DCOWE0_TPC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC1_MSTW_IF_SPECIAW_BASE 0x401CE80uww
#define DCOWE0_TPC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC2_QM_DCCM_BASE 0x4020000uww
#define DCOWE0_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC2_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_AWC_AUX_BASE 0x4028000uww
#define DCOWE0_TPC2_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC2_QM_AWC_AUX_SPECIAW_BASE 0x4028E80uww
#define DCOWE0_TPC2_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC2_QM_BASE 0x402A000uww
#define DCOWE0_TPC2_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_QM_SECTION 0x9000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW0_BASE 0x402A900uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW1_BASE 0x402A908uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW2_BASE 0x402A910uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW3_BASE 0x402A918uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW4_BASE 0x402A920uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW5_BASE 0x402A928uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW6_BASE 0x402A930uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW7_BASE 0x402A938uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW8_BASE 0x402A940uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW9_BASE 0x402A948uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW10_BASE 0x402A950uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW11_BASE 0x402A958uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW12_BASE 0x402A960uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW13_BASE 0x402A968uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW14_BASE 0x402A970uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW15_BASE 0x402A978uww
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC2_QM_AXUSEW_SECUWED_BASE 0x402AB00uww
#define DCOWE0_TPC2_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_AXUSEW_NONSECUWED_BASE 0x402AB80uww
#define DCOWE0_TPC2_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_DBG_HBW_BASE 0x402AC00uww
#define DCOWE0_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC2_QM_DBG_WBW_BASE 0x402AC80uww
#define DCOWE0_TPC2_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC2_QM_CGM_BASE 0x402AD80uww
#define DCOWE0_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC2_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC2_QM_SPECIAW_BASE 0x402AE80uww
#define DCOWE0_TPC2_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_0_BASE 0x402B000uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_CFG_BASE 0x402B000uww
#define DCOWE0_TPC2_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC2_CFG_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_1_BASE 0x402B050uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_2_BASE 0x402B0A0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_3_BASE 0x402B0F0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_4_BASE 0x402B140uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_5_BASE 0x402B190uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_6_BASE 0x402B1E0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_7_BASE 0x402B230uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_8_BASE 0x402B280uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_9_BASE 0x402B2D0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_10_BASE 0x402B320uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_11_BASE 0x402B370uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_12_BASE 0x402B3C0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_13_BASE 0x402B410uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_14_BASE 0x402B460uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_TENSOW_15_BASE 0x402B4B0uww
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_KEWNEW_SYNC_OBJECT_BASE 0x402B500uww
#define DCOWE0_TPC2_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC2_CFG_KEWNEW_BASE 0x402B508uww
#define DCOWE0_TPC2_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC2_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_0_BASE 0x402B5DCuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_1_BASE 0x402B62Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_2_BASE 0x402B67Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_3_BASE 0x402B6CCuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_4_BASE 0x402B71Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_5_BASE 0x402B76Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_6_BASE 0x402B7BCuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_7_BASE 0x402B80Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_8_BASE 0x402B85Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_9_BASE 0x402B8ACuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_10_BASE 0x402B8FCuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_11_BASE 0x402B94Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_12_BASE 0x402B99Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_13_BASE 0x402B9ECuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_14_BASE 0x402BA3Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_TENSOW_15_BASE 0x402BA8Cuww
#define DCOWE0_TPC2_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x402BADCuww
#define DCOWE0_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC2_CFG_QM_BASE 0x402BAE4uww
#define DCOWE0_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC2_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC2_CFG_AXUSEW_BASE 0x402BE00uww
#define DCOWE0_TPC2_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC2_CFG_SPECIAW_BASE 0x402BE80uww
#define DCOWE0_TPC2_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC2_MSTW_IF_WW_SHWD_HBW_BASE 0x402C000uww
#define DCOWE0_TPC2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC2_MSTW_IF_WW_PWVT_HBW_BASE 0x402C200uww
#define DCOWE0_TPC2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC2_MSTW_IF_WW_SHWD_WBW_BASE 0x402C400uww
#define DCOWE0_TPC2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC2_MSTW_IF_WW_PWVT_WBW_BASE 0x402C600uww
#define DCOWE0_TPC2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC2_MSTW_IF_E2E_CWDT_BASE 0x402C800uww
#define DCOWE0_TPC2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC2_MSTW_IF_AXUSEW_BASE 0x402CA80uww
#define DCOWE0_TPC2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC2_MSTW_IF_DBG_HBW_BASE 0x402CB00uww
#define DCOWE0_TPC2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC2_MSTW_IF_DBG_WBW_BASE 0x402CB80uww
#define DCOWE0_TPC2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC2_MSTW_IF_COWE_HBW_BASE 0x402CC00uww
#define DCOWE0_TPC2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC2_MSTW_IF_COWE_WBW_BASE 0x402CD80uww
#define DCOWE0_TPC2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC2_MSTW_IF_SPECIAW_BASE 0x402CE80uww
#define DCOWE0_TPC2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC2_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC3_QM_DCCM_BASE 0x4030000uww
#define DCOWE0_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC3_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_AWC_AUX_BASE 0x4038000uww
#define DCOWE0_TPC3_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC3_QM_AWC_AUX_SPECIAW_BASE 0x4038E80uww
#define DCOWE0_TPC3_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC3_QM_BASE 0x403A000uww
#define DCOWE0_TPC3_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_QM_SECTION 0x9000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW0_BASE 0x403A900uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW1_BASE 0x403A908uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW2_BASE 0x403A910uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW3_BASE 0x403A918uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW4_BASE 0x403A920uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW5_BASE 0x403A928uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW6_BASE 0x403A930uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW7_BASE 0x403A938uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW8_BASE 0x403A940uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW9_BASE 0x403A948uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW10_BASE 0x403A950uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW11_BASE 0x403A958uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW12_BASE 0x403A960uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW13_BASE 0x403A968uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW14_BASE 0x403A970uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW15_BASE 0x403A978uww
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC3_QM_AXUSEW_SECUWED_BASE 0x403AB00uww
#define DCOWE0_TPC3_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_AXUSEW_NONSECUWED_BASE 0x403AB80uww
#define DCOWE0_TPC3_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_DBG_HBW_BASE 0x403AC00uww
#define DCOWE0_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC3_QM_DBG_WBW_BASE 0x403AC80uww
#define DCOWE0_TPC3_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC3_QM_CGM_BASE 0x403AD80uww
#define DCOWE0_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC3_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC3_QM_SPECIAW_BASE 0x403AE80uww
#define DCOWE0_TPC3_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_0_BASE 0x403B000uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_CFG_BASE 0x403B000uww
#define DCOWE0_TPC3_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC3_CFG_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_1_BASE 0x403B050uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_2_BASE 0x403B0A0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_3_BASE 0x403B0F0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_4_BASE 0x403B140uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_5_BASE 0x403B190uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_6_BASE 0x403B1E0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_7_BASE 0x403B230uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_8_BASE 0x403B280uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_9_BASE 0x403B2D0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_10_BASE 0x403B320uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_11_BASE 0x403B370uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_12_BASE 0x403B3C0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_13_BASE 0x403B410uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_14_BASE 0x403B460uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_TENSOW_15_BASE 0x403B4B0uww
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_KEWNEW_SYNC_OBJECT_BASE 0x403B500uww
#define DCOWE0_TPC3_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC3_CFG_KEWNEW_BASE 0x403B508uww
#define DCOWE0_TPC3_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC3_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_0_BASE 0x403B5DCuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_1_BASE 0x403B62Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_2_BASE 0x403B67Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_3_BASE 0x403B6CCuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_4_BASE 0x403B71Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_5_BASE 0x403B76Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_6_BASE 0x403B7BCuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_7_BASE 0x403B80Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_8_BASE 0x403B85Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_9_BASE 0x403B8ACuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_10_BASE 0x403B8FCuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_11_BASE 0x403B94Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_12_BASE 0x403B99Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_13_BASE 0x403B9ECuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_14_BASE 0x403BA3Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_TENSOW_15_BASE 0x403BA8Cuww
#define DCOWE0_TPC3_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x403BADCuww
#define DCOWE0_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC3_CFG_QM_BASE 0x403BAE4uww
#define DCOWE0_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC3_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC3_CFG_AXUSEW_BASE 0x403BE00uww
#define DCOWE0_TPC3_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC3_CFG_SPECIAW_BASE 0x403BE80uww
#define DCOWE0_TPC3_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC3_MSTW_IF_WW_SHWD_HBW_BASE 0x403C000uww
#define DCOWE0_TPC3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC3_MSTW_IF_WW_PWVT_HBW_BASE 0x403C200uww
#define DCOWE0_TPC3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC3_MSTW_IF_WW_SHWD_WBW_BASE 0x403C400uww
#define DCOWE0_TPC3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC3_MSTW_IF_WW_PWVT_WBW_BASE 0x403C600uww
#define DCOWE0_TPC3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC3_MSTW_IF_E2E_CWDT_BASE 0x403C800uww
#define DCOWE0_TPC3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC3_MSTW_IF_AXUSEW_BASE 0x403CA80uww
#define DCOWE0_TPC3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC3_MSTW_IF_DBG_HBW_BASE 0x403CB00uww
#define DCOWE0_TPC3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC3_MSTW_IF_DBG_WBW_BASE 0x403CB80uww
#define DCOWE0_TPC3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC3_MSTW_IF_COWE_HBW_BASE 0x403CC00uww
#define DCOWE0_TPC3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC3_MSTW_IF_COWE_WBW_BASE 0x403CD80uww
#define DCOWE0_TPC3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC3_MSTW_IF_SPECIAW_BASE 0x403CE80uww
#define DCOWE0_TPC3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC3_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC4_QM_DCCM_BASE 0x4040000uww
#define DCOWE0_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC4_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_AWC_AUX_BASE 0x4048000uww
#define DCOWE0_TPC4_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC4_QM_AWC_AUX_SPECIAW_BASE 0x4048E80uww
#define DCOWE0_TPC4_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC4_QM_BASE 0x404A000uww
#define DCOWE0_TPC4_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_QM_SECTION 0x9000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW0_BASE 0x404A900uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW1_BASE 0x404A908uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW2_BASE 0x404A910uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW3_BASE 0x404A918uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW4_BASE 0x404A920uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW5_BASE 0x404A928uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW6_BASE 0x404A930uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW7_BASE 0x404A938uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW8_BASE 0x404A940uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW9_BASE 0x404A948uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW10_BASE 0x404A950uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW11_BASE 0x404A958uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW12_BASE 0x404A960uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW13_BASE 0x404A968uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW14_BASE 0x404A970uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW15_BASE 0x404A978uww
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC4_QM_AXUSEW_SECUWED_BASE 0x404AB00uww
#define DCOWE0_TPC4_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_AXUSEW_NONSECUWED_BASE 0x404AB80uww
#define DCOWE0_TPC4_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_DBG_HBW_BASE 0x404AC00uww
#define DCOWE0_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC4_QM_DBG_WBW_BASE 0x404AC80uww
#define DCOWE0_TPC4_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC4_QM_CGM_BASE 0x404AD80uww
#define DCOWE0_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC4_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC4_QM_SPECIAW_BASE 0x404AE80uww
#define DCOWE0_TPC4_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_0_BASE 0x404B000uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_CFG_BASE 0x404B000uww
#define DCOWE0_TPC4_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC4_CFG_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_1_BASE 0x404B050uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_2_BASE 0x404B0A0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_3_BASE 0x404B0F0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_4_BASE 0x404B140uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_5_BASE 0x404B190uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_6_BASE 0x404B1E0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_7_BASE 0x404B230uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_8_BASE 0x404B280uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_9_BASE 0x404B2D0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_10_BASE 0x404B320uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_11_BASE 0x404B370uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_12_BASE 0x404B3C0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_13_BASE 0x404B410uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_14_BASE 0x404B460uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_TENSOW_15_BASE 0x404B4B0uww
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_KEWNEW_SYNC_OBJECT_BASE 0x404B500uww
#define DCOWE0_TPC4_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC4_CFG_KEWNEW_BASE 0x404B508uww
#define DCOWE0_TPC4_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC4_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_0_BASE 0x404B5DCuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_1_BASE 0x404B62Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_2_BASE 0x404B67Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_3_BASE 0x404B6CCuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_4_BASE 0x404B71Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_5_BASE 0x404B76Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_6_BASE 0x404B7BCuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_7_BASE 0x404B80Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_8_BASE 0x404B85Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_9_BASE 0x404B8ACuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_10_BASE 0x404B8FCuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_11_BASE 0x404B94Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_12_BASE 0x404B99Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_13_BASE 0x404B9ECuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_14_BASE 0x404BA3Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_TENSOW_15_BASE 0x404BA8Cuww
#define DCOWE0_TPC4_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x404BADCuww
#define DCOWE0_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC4_CFG_QM_BASE 0x404BAE4uww
#define DCOWE0_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC4_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC4_CFG_AXUSEW_BASE 0x404BE00uww
#define DCOWE0_TPC4_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC4_CFG_SPECIAW_BASE 0x404BE80uww
#define DCOWE0_TPC4_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC4_MSTW_IF_WW_SHWD_HBW_BASE 0x404C000uww
#define DCOWE0_TPC4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC4_MSTW_IF_WW_PWVT_HBW_BASE 0x404C200uww
#define DCOWE0_TPC4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC4_MSTW_IF_WW_SHWD_WBW_BASE 0x404C400uww
#define DCOWE0_TPC4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC4_MSTW_IF_WW_PWVT_WBW_BASE 0x404C600uww
#define DCOWE0_TPC4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC4_MSTW_IF_E2E_CWDT_BASE 0x404C800uww
#define DCOWE0_TPC4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC4_MSTW_IF_AXUSEW_BASE 0x404CA80uww
#define DCOWE0_TPC4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC4_MSTW_IF_DBG_HBW_BASE 0x404CB00uww
#define DCOWE0_TPC4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC4_MSTW_IF_DBG_WBW_BASE 0x404CB80uww
#define DCOWE0_TPC4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC4_MSTW_IF_COWE_HBW_BASE 0x404CC00uww
#define DCOWE0_TPC4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC4_MSTW_IF_COWE_WBW_BASE 0x404CD80uww
#define DCOWE0_TPC4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC4_MSTW_IF_SPECIAW_BASE 0x404CE80uww
#define DCOWE0_TPC4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC4_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC5_QM_DCCM_BASE 0x4050000uww
#define DCOWE0_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC5_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_AWC_AUX_BASE 0x4058000uww
#define DCOWE0_TPC5_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC5_QM_AWC_AUX_SPECIAW_BASE 0x4058E80uww
#define DCOWE0_TPC5_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC5_QM_BASE 0x405A000uww
#define DCOWE0_TPC5_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_QM_SECTION 0x9000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW0_BASE 0x405A900uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW1_BASE 0x405A908uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW2_BASE 0x405A910uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW3_BASE 0x405A918uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW4_BASE 0x405A920uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW5_BASE 0x405A928uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW6_BASE 0x405A930uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW7_BASE 0x405A938uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW8_BASE 0x405A940uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW9_BASE 0x405A948uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW10_BASE 0x405A950uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW11_BASE 0x405A958uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW12_BASE 0x405A960uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW13_BASE 0x405A968uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW14_BASE 0x405A970uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW15_BASE 0x405A978uww
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC5_QM_AXUSEW_SECUWED_BASE 0x405AB00uww
#define DCOWE0_TPC5_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_AXUSEW_NONSECUWED_BASE 0x405AB80uww
#define DCOWE0_TPC5_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_DBG_HBW_BASE 0x405AC00uww
#define DCOWE0_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC5_QM_DBG_WBW_BASE 0x405AC80uww
#define DCOWE0_TPC5_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC5_QM_CGM_BASE 0x405AD80uww
#define DCOWE0_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC5_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC5_QM_SPECIAW_BASE 0x405AE80uww
#define DCOWE0_TPC5_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_0_BASE 0x405B000uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_CFG_BASE 0x405B000uww
#define DCOWE0_TPC5_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC5_CFG_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_1_BASE 0x405B050uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_2_BASE 0x405B0A0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_3_BASE 0x405B0F0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_4_BASE 0x405B140uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_5_BASE 0x405B190uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_6_BASE 0x405B1E0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_7_BASE 0x405B230uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_8_BASE 0x405B280uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_9_BASE 0x405B2D0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_10_BASE 0x405B320uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_11_BASE 0x405B370uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_12_BASE 0x405B3C0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_13_BASE 0x405B410uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_14_BASE 0x405B460uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_TENSOW_15_BASE 0x405B4B0uww
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_KEWNEW_SYNC_OBJECT_BASE 0x405B500uww
#define DCOWE0_TPC5_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC5_CFG_KEWNEW_BASE 0x405B508uww
#define DCOWE0_TPC5_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC5_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_0_BASE 0x405B5DCuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_1_BASE 0x405B62Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_2_BASE 0x405B67Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_3_BASE 0x405B6CCuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_4_BASE 0x405B71Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_5_BASE 0x405B76Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_6_BASE 0x405B7BCuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_7_BASE 0x405B80Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_8_BASE 0x405B85Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_9_BASE 0x405B8ACuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_10_BASE 0x405B8FCuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_11_BASE 0x405B94Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_12_BASE 0x405B99Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_13_BASE 0x405B9ECuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_14_BASE 0x405BA3Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_TENSOW_15_BASE 0x405BA8Cuww
#define DCOWE0_TPC5_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x405BADCuww
#define DCOWE0_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC5_CFG_QM_BASE 0x405BAE4uww
#define DCOWE0_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC5_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC5_CFG_AXUSEW_BASE 0x405BE00uww
#define DCOWE0_TPC5_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC5_CFG_SPECIAW_BASE 0x405BE80uww
#define DCOWE0_TPC5_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC5_MSTW_IF_WW_SHWD_HBW_BASE 0x405C000uww
#define DCOWE0_TPC5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC5_MSTW_IF_WW_PWVT_HBW_BASE 0x405C200uww
#define DCOWE0_TPC5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC5_MSTW_IF_WW_SHWD_WBW_BASE 0x405C400uww
#define DCOWE0_TPC5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC5_MSTW_IF_WW_PWVT_WBW_BASE 0x405C600uww
#define DCOWE0_TPC5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC5_MSTW_IF_E2E_CWDT_BASE 0x405C800uww
#define DCOWE0_TPC5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC5_MSTW_IF_AXUSEW_BASE 0x405CA80uww
#define DCOWE0_TPC5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC5_MSTW_IF_DBG_HBW_BASE 0x405CB00uww
#define DCOWE0_TPC5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC5_MSTW_IF_DBG_WBW_BASE 0x405CB80uww
#define DCOWE0_TPC5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC5_MSTW_IF_COWE_HBW_BASE 0x405CC00uww
#define DCOWE0_TPC5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC5_MSTW_IF_COWE_WBW_BASE 0x405CD80uww
#define DCOWE0_TPC5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC5_MSTW_IF_SPECIAW_BASE 0x405CE80uww
#define DCOWE0_TPC5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC5_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_TPC6_QM_DCCM_BASE 0x4060000uww
#define DCOWE0_TPC6_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_TPC6_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_AWC_AUX_BASE 0x4068000uww
#define DCOWE0_TPC6_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_TPC6_QM_AWC_AUX_SPECIAW_BASE 0x4068E80uww
#define DCOWE0_TPC6_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TPC6_QM_BASE 0x406A000uww
#define DCOWE0_TPC6_QM_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_QM_SECTION 0x9000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW0_BASE 0x406A900uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW1_BASE 0x406A908uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW2_BASE 0x406A910uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW3_BASE 0x406A918uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW4_BASE 0x406A920uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW5_BASE 0x406A928uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW6_BASE 0x406A930uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW7_BASE 0x406A938uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW8_BASE 0x406A940uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW9_BASE 0x406A948uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW10_BASE 0x406A950uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW11_BASE 0x406A958uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW12_BASE 0x406A960uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW13_BASE 0x406A968uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW14_BASE 0x406A970uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW15_BASE 0x406A978uww
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_TPC6_QM_AXUSEW_SECUWED_BASE 0x406AB00uww
#define DCOWE0_TPC6_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_AXUSEW_NONSECUWED_BASE 0x406AB80uww
#define DCOWE0_TPC6_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_DBG_HBW_BASE 0x406AC00uww
#define DCOWE0_TPC6_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC6_QM_DBG_WBW_BASE 0x406AC80uww
#define DCOWE0_TPC6_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_TPC6_QM_CGM_BASE 0x406AD80uww
#define DCOWE0_TPC6_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_TPC6_QM_CGM_SECTION 0x1000
#define mmDCOWE0_TPC6_QM_SPECIAW_BASE 0x406AE80uww
#define DCOWE0_TPC6_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_0_BASE 0x406B000uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_CFG_BASE 0x406B000uww
#define DCOWE0_TPC6_CFG_MAX_OFFSET 0x1000
#define DCOWE0_TPC6_CFG_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_1_BASE 0x406B050uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_2_BASE 0x406B0A0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_3_BASE 0x406B0F0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_4_BASE 0x406B140uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_5_BASE 0x406B190uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_6_BASE 0x406B1E0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_7_BASE 0x406B230uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_8_BASE 0x406B280uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_9_BASE 0x406B2D0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_10_BASE 0x406B320uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_11_BASE 0x406B370uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_12_BASE 0x406B3C0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_13_BASE 0x406B410uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_14_BASE 0x406B460uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_TENSOW_15_BASE 0x406B4B0uww
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_KEWNEW_SYNC_OBJECT_BASE 0x406B500uww
#define DCOWE0_TPC6_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC6_CFG_KEWNEW_BASE 0x406B508uww
#define DCOWE0_TPC6_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE0_TPC6_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_0_BASE 0x406B5DCuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_1_BASE 0x406B62Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_2_BASE 0x406B67Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_3_BASE 0x406B6CCuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_4_BASE 0x406B71Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_5_BASE 0x406B76Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_6_BASE 0x406B7BCuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_7_BASE 0x406B80Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_8_BASE 0x406B85Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_9_BASE 0x406B8ACuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_10_BASE 0x406B8FCuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_11_BASE 0x406B94Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_12_BASE 0x406B99Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_13_BASE 0x406B9ECuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_14_BASE 0x406BA3Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_TENSOW_15_BASE 0x406BA8Cuww
#define DCOWE0_TPC6_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE0_TPC6_CFG_QM_SYNC_OBJECT_BASE 0x406BADCuww
#define DCOWE0_TPC6_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE0_TPC6_CFG_QM_BASE 0x406BAE4uww
#define DCOWE0_TPC6_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE0_TPC6_CFG_QM_SECTION 0x31C0
#define mmDCOWE0_TPC6_CFG_AXUSEW_BASE 0x406BE00uww
#define DCOWE0_TPC6_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC6_CFG_SPECIAW_BASE 0x406BE80uww
#define DCOWE0_TPC6_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC6_MSTW_IF_WW_SHWD_HBW_BASE 0x406C000uww
#define DCOWE0_TPC6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_TPC6_MSTW_IF_WW_PWVT_HBW_BASE 0x406C200uww
#define DCOWE0_TPC6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_TPC6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_TPC6_MSTW_IF_WW_SHWD_WBW_BASE 0x406C400uww
#define DCOWE0_TPC6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_TPC6_MSTW_IF_WW_PWVT_WBW_BASE 0x406C600uww
#define DCOWE0_TPC6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_TPC6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_TPC6_MSTW_IF_E2E_CWDT_BASE 0x406C800uww
#define DCOWE0_TPC6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_TPC6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_TPC6_MSTW_IF_AXUSEW_BASE 0x406CA80uww
#define DCOWE0_TPC6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_TPC6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_TPC6_MSTW_IF_DBG_HBW_BASE 0x406CB00uww
#define DCOWE0_TPC6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_TPC6_MSTW_IF_DBG_WBW_BASE 0x406CB80uww
#define DCOWE0_TPC6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_TPC6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_TPC6_MSTW_IF_COWE_HBW_BASE 0x406CC00uww
#define DCOWE0_TPC6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_TPC6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_TPC6_MSTW_IF_COWE_WBW_BASE 0x406CD80uww
#define DCOWE0_TPC6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_TPC6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_TPC6_MSTW_IF_SPECIAW_BASE 0x406CE80uww
#define DCOWE0_TPC6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC6_MSTW_IF_SPECIAW_SECTION 0x13180
#define mmDCOWE0_HMMU0_MMU_BASE 0x4080000uww
#define DCOWE0_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_MMU_SECTION 0xE800
#define mmDCOWE0_HMMU0_MMU_SPECIAW_BASE 0x4080E80uww
#define DCOWE0_HMMU0_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU0_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU0_STWB_BASE 0x4081000uww
#define DCOWE0_HMMU0_STWB_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_STWB_SECTION 0xE800
#define mmDCOWE0_HMMU0_STWB_SPECIAW_BASE 0x4081E80uww
#define DCOWE0_HMMU0_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU0_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE0_HMMU0_SCWAMB_OUT_BASE 0x4083000uww
#define DCOWE0_HMMU0_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE0_HMMU0_SCWAMB_OUT_SPECIAW_BASE 0x4083E80uww
#define DCOWE0_HMMU0_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU0_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU0_MSTW_IF_WW_SHWD_HBW_BASE 0x4084000uww
#define DCOWE0_HMMU0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU0_MSTW_IF_WW_PWVT_HBW_BASE 0x4084200uww
#define DCOWE0_HMMU0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU0_MSTW_IF_WW_SHWD_WBW_BASE 0x4084400uww
#define DCOWE0_HMMU0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU0_MSTW_IF_WW_PWVT_WBW_BASE 0x4084600uww
#define DCOWE0_HMMU0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU0_MSTW_IF_E2E_CWDT_BASE 0x4084800uww
#define DCOWE0_HMMU0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_HMMU0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_HMMU0_MSTW_IF_AXUSEW_BASE 0x4084A80uww
#define DCOWE0_HMMU0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_HMMU0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_HMMU0_MSTW_IF_DBG_HBW_BASE 0x4084B00uww
#define DCOWE0_HMMU0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_HMMU0_MSTW_IF_DBG_WBW_BASE 0x4084B80uww
#define DCOWE0_HMMU0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_HMMU0_MSTW_IF_COWE_HBW_BASE 0x4084C00uww
#define DCOWE0_HMMU0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_HMMU0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_HMMU0_MSTW_IF_COWE_WBW_BASE 0x4084D80uww
#define DCOWE0_HMMU0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_HMMU0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_HMMU0_MSTW_IF_SPECIAW_BASE 0x4084E80uww
#define DCOWE0_HMMU0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU0_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE0_HMMU1_MMU_BASE 0x4090000uww
#define DCOWE0_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_MMU_SECTION 0xE800
#define mmDCOWE0_HMMU1_MMU_SPECIAW_BASE 0x4090E80uww
#define DCOWE0_HMMU1_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU1_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU1_STWB_BASE 0x4091000uww
#define DCOWE0_HMMU1_STWB_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_STWB_SECTION 0xE800
#define mmDCOWE0_HMMU1_STWB_SPECIAW_BASE 0x4091E80uww
#define DCOWE0_HMMU1_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU1_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE0_HMMU1_SCWAMB_OUT_BASE 0x4093000uww
#define DCOWE0_HMMU1_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE0_HMMU1_SCWAMB_OUT_SPECIAW_BASE 0x4093E80uww
#define DCOWE0_HMMU1_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU1_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU1_MSTW_IF_WW_SHWD_HBW_BASE 0x4094000uww
#define DCOWE0_HMMU1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU1_MSTW_IF_WW_PWVT_HBW_BASE 0x4094200uww
#define DCOWE0_HMMU1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU1_MSTW_IF_WW_SHWD_WBW_BASE 0x4094400uww
#define DCOWE0_HMMU1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU1_MSTW_IF_WW_PWVT_WBW_BASE 0x4094600uww
#define DCOWE0_HMMU1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU1_MSTW_IF_E2E_CWDT_BASE 0x4094800uww
#define DCOWE0_HMMU1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_HMMU1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_HMMU1_MSTW_IF_AXUSEW_BASE 0x4094A80uww
#define DCOWE0_HMMU1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_HMMU1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_HMMU1_MSTW_IF_DBG_HBW_BASE 0x4094B00uww
#define DCOWE0_HMMU1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_HMMU1_MSTW_IF_DBG_WBW_BASE 0x4094B80uww
#define DCOWE0_HMMU1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_HMMU1_MSTW_IF_COWE_HBW_BASE 0x4094C00uww
#define DCOWE0_HMMU1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_HMMU1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_HMMU1_MSTW_IF_COWE_WBW_BASE 0x4094D80uww
#define DCOWE0_HMMU1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_HMMU1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_HMMU1_MSTW_IF_SPECIAW_BASE 0x4094E80uww
#define DCOWE0_HMMU1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU1_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE0_HMMU2_MMU_BASE 0x40A0000uww
#define DCOWE0_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_MMU_SECTION 0xE800
#define mmDCOWE0_HMMU2_MMU_SPECIAW_BASE 0x40A0E80uww
#define DCOWE0_HMMU2_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU2_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU2_STWB_BASE 0x40A1000uww
#define DCOWE0_HMMU2_STWB_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_STWB_SECTION 0xE800
#define mmDCOWE0_HMMU2_STWB_SPECIAW_BASE 0x40A1E80uww
#define DCOWE0_HMMU2_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU2_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE0_HMMU2_SCWAMB_OUT_BASE 0x40A3000uww
#define DCOWE0_HMMU2_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE0_HMMU2_SCWAMB_OUT_SPECIAW_BASE 0x40A3E80uww
#define DCOWE0_HMMU2_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU2_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU2_MSTW_IF_WW_SHWD_HBW_BASE 0x40A4000uww
#define DCOWE0_HMMU2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU2_MSTW_IF_WW_PWVT_HBW_BASE 0x40A4200uww
#define DCOWE0_HMMU2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU2_MSTW_IF_WW_SHWD_WBW_BASE 0x40A4400uww
#define DCOWE0_HMMU2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU2_MSTW_IF_WW_PWVT_WBW_BASE 0x40A4600uww
#define DCOWE0_HMMU2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU2_MSTW_IF_E2E_CWDT_BASE 0x40A4800uww
#define DCOWE0_HMMU2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_HMMU2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_HMMU2_MSTW_IF_AXUSEW_BASE 0x40A4A80uww
#define DCOWE0_HMMU2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_HMMU2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_HMMU2_MSTW_IF_DBG_HBW_BASE 0x40A4B00uww
#define DCOWE0_HMMU2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_HMMU2_MSTW_IF_DBG_WBW_BASE 0x40A4B80uww
#define DCOWE0_HMMU2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_HMMU2_MSTW_IF_COWE_HBW_BASE 0x40A4C00uww
#define DCOWE0_HMMU2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_HMMU2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_HMMU2_MSTW_IF_COWE_WBW_BASE 0x40A4D80uww
#define DCOWE0_HMMU2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_HMMU2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_HMMU2_MSTW_IF_SPECIAW_BASE 0x40A4E80uww
#define DCOWE0_HMMU2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU2_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE0_HMMU3_MMU_BASE 0x40B0000uww
#define DCOWE0_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_MMU_SECTION 0xE800
#define mmDCOWE0_HMMU3_MMU_SPECIAW_BASE 0x40B0E80uww
#define DCOWE0_HMMU3_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU3_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU3_STWB_BASE 0x40B1000uww
#define DCOWE0_HMMU3_STWB_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_STWB_SECTION 0xE800
#define mmDCOWE0_HMMU3_STWB_SPECIAW_BASE 0x40B1E80uww
#define DCOWE0_HMMU3_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU3_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE0_HMMU3_SCWAMB_OUT_BASE 0x40B3000uww
#define DCOWE0_HMMU3_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE0_HMMU3_SCWAMB_OUT_SPECIAW_BASE 0x40B3E80uww
#define DCOWE0_HMMU3_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU3_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HMMU3_MSTW_IF_WW_SHWD_HBW_BASE 0x40B4000uww
#define DCOWE0_HMMU3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU3_MSTW_IF_WW_PWVT_HBW_BASE 0x40B4200uww
#define DCOWE0_HMMU3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_HMMU3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_HMMU3_MSTW_IF_WW_SHWD_WBW_BASE 0x40B4400uww
#define DCOWE0_HMMU3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU3_MSTW_IF_WW_PWVT_WBW_BASE 0x40B4600uww
#define DCOWE0_HMMU3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_HMMU3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_HMMU3_MSTW_IF_E2E_CWDT_BASE 0x40B4800uww
#define DCOWE0_HMMU3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_HMMU3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_HMMU3_MSTW_IF_AXUSEW_BASE 0x40B4A80uww
#define DCOWE0_HMMU3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_HMMU3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_HMMU3_MSTW_IF_DBG_HBW_BASE 0x40B4B00uww
#define DCOWE0_HMMU3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_HMMU3_MSTW_IF_DBG_WBW_BASE 0x40B4B80uww
#define DCOWE0_HMMU3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_HMMU3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_HMMU3_MSTW_IF_COWE_HBW_BASE 0x40B4C00uww
#define DCOWE0_HMMU3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_HMMU3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_HMMU3_MSTW_IF_COWE_WBW_BASE 0x40B4D80uww
#define DCOWE0_HMMU3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_HMMU3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_HMMU3_MSTW_IF_SPECIAW_BASE 0x40B4E80uww
#define DCOWE0_HMMU3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HMMU3_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE0_MME_QM_AWC_DCCM_BASE 0x40C0000uww
#define DCOWE0_MME_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_MME_QM_AWC_DCCM_SECTION 0x8000
#define mmDCOWE0_MME_QM_AWC_AUX_BASE 0x40C8000uww
#define DCOWE0_MME_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_MME_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_MME_QM_AWC_AUX_SPECIAW_BASE 0x40C8E80uww
#define DCOWE0_MME_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_QM_AWC_AUX_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_QM_AWC_DUP_ENG_BASE 0x40C9000uww
#define DCOWE0_MME_QM_AWC_DUP_ENG_MAX_OFFSET 0x1000
#define DCOWE0_MME_QM_AWC_DUP_ENG_SECTION 0x9000
#define mmDCOWE0_MME_QM_AWC_DUP_ENG_AXUSEW_BASE 0x40C9900uww
#define DCOWE0_MME_QM_AWC_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_QM_AWC_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmDCOWE0_MME_QM_AWC_DUP_ENG_SPECIAW_BASE 0x40C9E80uww
#define DCOWE0_MME_QM_AWC_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_QM_AWC_DUP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_QM_BASE 0x40CA000uww
#define DCOWE0_MME_QM_MAX_OFFSET 0x1000
#define DCOWE0_MME_QM_SECTION 0x9000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW0_BASE 0x40CA900uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW1_BASE 0x40CA908uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW2_BASE 0x40CA910uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW3_BASE 0x40CA918uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW4_BASE 0x40CA920uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW5_BASE 0x40CA928uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW6_BASE 0x40CA930uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW7_BASE 0x40CA938uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW8_BASE 0x40CA940uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW9_BASE 0x40CA948uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW10_BASE 0x40CA950uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW11_BASE 0x40CA958uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW12_BASE 0x40CA960uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW13_BASE 0x40CA968uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW14_BASE 0x40CA970uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_MME_QM_QMAN_WW64_BASE_ADDW15_BASE 0x40CA978uww
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_MME_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_MME_QM_AXUSEW_SECUWED_BASE 0x40CAB00uww
#define DCOWE0_MME_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_MME_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_MME_QM_AXUSEW_NONSECUWED_BASE 0x40CAB80uww
#define DCOWE0_MME_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_MME_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_MME_QM_DBG_HBW_BASE 0x40CAC00uww
#define DCOWE0_MME_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_QM_DBG_WBW_BASE 0x40CAC80uww
#define DCOWE0_MME_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_MME_QM_CGM_BASE 0x40CAD80uww
#define DCOWE0_MME_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_MME_QM_CGM_SECTION 0x1000
#define mmDCOWE0_MME_QM_SPECIAW_BASE 0x40CAE80uww
#define DCOWE0_MME_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_WO_BASE 0x40CB000uww
#define DCOWE0_MME_CTWW_WO_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_WO_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_WO_AWCH_BASE_ADDW_BASE 0x40CB008uww
#define DCOWE0_MME_CTWW_WO_AWCH_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE0_MME_CTWW_WO_AWCH_BASE_ADDW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_BASE 0x40CB028uww
#define DCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_WO_AWCH_TENSOW_A_BASE 0x40CB040uww
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_A_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_WO_AWCH_TENSOW_B_BASE 0x40CB098uww
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_B_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_WO_AWCH_TENSOW_COUT_BASE 0x40CB0F0uww
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_WO_AWCH_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_BASE 0x40CB15Cuww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_BASE 0x40CB170uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_BASE 0x40CB184uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_BASE 0x40CB198uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_BASE 0x40CB1ACuww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_BASE 0x40CB1C0uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_BASE 0x40CB1D4uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_BASE 0x40CB1E8uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_BASE 0x40CB1FCuww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_BASE 0x40CB210uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_BASE 0x40CB22Cuww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_BASE 0x40CB240uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_BASE 0x40CB254uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_BASE 0x40CB268uww
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_END_BASE 0x40CB280uww
#define DCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE0_MME_CTWW_WO_AWCH_NON_TENSOW_END_SECTION 0xB800
#define mmDCOWE0_MME_CTWW_WO_MME_AXUSEW_BASE 0x40CBE00uww
#define DCOWE0_MME_CTWW_WO_MME_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_CTWW_WO_MME_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_WO_SPECIAW_BASE 0x40CBE80uww
#define DCOWE0_MME_CTWW_WO_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_WO_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_BASE 0x40CC000uww
#define DCOWE0_MME_CTWW_HI_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_HI_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_BASE_ADDW_BASE 0x40CC008uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE0_MME_CTWW_HI_SHADOW_0_BASE_ADDW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_BASE 0x40CC028uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_A_BASE 0x40CC040uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_A_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_B_BASE 0x40CC098uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_B_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_BASE 0x40CC0F0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_BASE 0x40CC15Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_BASE 0x40CC170uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_BASE 0x40CC184uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_BASE 0x40CC198uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_BASE 0x40CC1ACuww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_BASE 0x40CC1C0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_BASE 0x40CC1D4uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_BASE 0x40CC1E8uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_BASE 0x40CC1FCuww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_BASE 0x40CC210uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_BASE 0x40CC22Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_BASE 0x40CC240uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_BASE 0x40CC254uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_BASE 0x40CC268uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_BASE 0x40CC280uww
#define DCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE0_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_BASE_ADDW_BASE 0x40CC308uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE0_MME_CTWW_HI_SHADOW_1_BASE_ADDW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_BASE 0x40CC328uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_A_BASE 0x40CC340uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_A_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_B_BASE 0x40CC398uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_B_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_BASE 0x40CC3F0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_BASE 0x40CC45Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_BASE 0x40CC470uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_BASE 0x40CC484uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_BASE 0x40CC498uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_BASE 0x40CC4ACuww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_BASE 0x40CC4C0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_BASE 0x40CC4D4uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_BASE 0x40CC4E8uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_BASE 0x40CC4FCuww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_BASE 0x40CC510uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_BASE 0x40CC52Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_BASE 0x40CC540uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_BASE 0x40CC554uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_BASE 0x40CC568uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_BASE 0x40CC580uww
#define DCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE0_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_BASE_ADDW_BASE 0x40CC608uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE0_MME_CTWW_HI_SHADOW_2_BASE_ADDW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_BASE 0x40CC628uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_A_BASE 0x40CC640uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_A_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_B_BASE 0x40CC698uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_B_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_BASE 0x40CC6F0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_BASE 0x40CC75Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_BASE 0x40CC770uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_BASE 0x40CC784uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_BASE 0x40CC798uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_BASE 0x40CC7ACuww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_BASE 0x40CC7C0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_BASE 0x40CC7D4uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_BASE 0x40CC7E8uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_BASE 0x40CC7FCuww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_BASE 0x40CC810uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_BASE 0x40CC82Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_BASE 0x40CC840uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_BASE 0x40CC854uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_BASE 0x40CC868uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_BASE 0x40CC880uww
#define DCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE0_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_BASE_ADDW_BASE 0x40CC908uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE0_MME_CTWW_HI_SHADOW_3_BASE_ADDW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_BASE 0x40CC928uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_A_BASE 0x40CC940uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_A_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_B_BASE 0x40CC998uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_B_SECTION 0x5800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_BASE 0x40CC9F0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_BASE 0x40CCA5Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_BASE 0x40CCA70uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_BASE 0x40CCA84uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_BASE 0x40CCA98uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_BASE 0x40CCAACuww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_BASE 0x40CCAC0uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_BASE 0x40CCAD4uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_BASE 0x40CCAE8uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_BASE 0x40CCAFCuww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_BASE 0x40CCB10uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_BASE 0x40CCB2Cuww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_BASE 0x40CCB40uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_BASE 0x40CCB54uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_BASE 0x40CCB68uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_BASE 0x40CCB80uww
#define DCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE0_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_SECTION 0x3000
#define mmDCOWE0_MME_CTWW_HI_SPECIAW_BASE 0x40CCE80uww
#define DCOWE0_MME_CTWW_HI_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_HI_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_EU_BIST_BASE 0x40CD000uww
#define DCOWE0_MME_EU_BIST_MAX_OFFSET 0x1000
#define DCOWE0_MME_EU_BIST_SECTION 0xE800
#define mmDCOWE0_MME_EU_BIST_SPECIAW_BASE 0x40CDE80uww
#define DCOWE0_MME_EU_BIST_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_EU_BIST_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_HBW_BASE 0x40CE000uww
#define DCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_HBW_BASE 0x40CE200uww
#define DCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_WBW_BASE 0x40CE400uww
#define DCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_CTWW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_WBW_BASE 0x40CE600uww
#define DCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_CTWW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_CTWW_MSTW_IF_E2E_CWDT_BASE 0x40CE800uww
#define DCOWE0_MME_CTWW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_CTWW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_CTWW_MSTW_IF_AXUSEW_BASE 0x40CEA80uww
#define DCOWE0_MME_CTWW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_CTWW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_MSTW_IF_DBG_HBW_BASE 0x40CEB00uww
#define DCOWE0_MME_CTWW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_MSTW_IF_DBG_WBW_BASE 0x40CEB80uww
#define DCOWE0_MME_CTWW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_CTWW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_CTWW_MSTW_IF_COWE_HBW_BASE 0x40CEC00uww
#define DCOWE0_MME_CTWW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_CTWW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_CTWW_MSTW_IF_COWE_WBW_BASE 0x40CED80uww
#define DCOWE0_MME_CTWW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_CTWW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_MSTW_IF_SPECIAW_BASE 0x40CEE80uww
#define DCOWE0_MME_CTWW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_CTWW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_QM_AWC_ACP_ENG_BASE 0x40CF000uww
#define DCOWE0_MME_QM_AWC_ACP_ENG_MAX_OFFSET 0x1000
#define DCOWE0_MME_QM_AWC_ACP_ENG_SECTION 0xE800
#define mmDCOWE0_MME_QM_AWC_ACP_ENG_SPECIAW_BASE 0x40CFE80uww
#define DCOWE0_MME_QM_AWC_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_QM_AWC_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE0_BASE 0x40D0000uww
#define DCOWE0_MME_SBTE0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_SECTION 0xE800
#define mmDCOWE0_MME_SBTE0_SPECIAW_BASE 0x40D0E80uww
#define DCOWE0_MME_SBTE0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE0_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_BASE 0x40D1000uww
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_BASE 0x40D1200uww
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_BASE 0x40D1400uww
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_BASE 0x40D1600uww
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_E2E_CWDT_BASE 0x40D1800uww
#define DCOWE0_MME_SBTE0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_SBTE0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_SBTE0_MSTW_IF_AXUSEW_BASE 0x40D1A80uww
#define DCOWE0_MME_SBTE0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_SBTE0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_DBG_HBW_BASE 0x40D1B00uww
#define DCOWE0_MME_SBTE0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_DBG_WBW_BASE 0x40D1B80uww
#define DCOWE0_MME_SBTE0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_COWE_HBW_BASE 0x40D1C00uww
#define DCOWE0_MME_SBTE0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_SBTE0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE0_MSTW_IF_COWE_WBW_BASE 0x40D1D80uww
#define DCOWE0_MME_SBTE0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_SBTE0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_MSTW_IF_SPECIAW_BASE 0x40D1E80uww
#define DCOWE0_MME_SBTE0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE0_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE0_MME_SBTE1_BASE 0x40D8000uww
#define DCOWE0_MME_SBTE1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_SECTION 0xE800
#define mmDCOWE0_MME_SBTE1_SPECIAW_BASE 0x40D8E80uww
#define DCOWE0_MME_SBTE1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE1_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_BASE 0x40D9000uww
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_BASE 0x40D9200uww
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_BASE 0x40D9400uww
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_BASE 0x40D9600uww
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_E2E_CWDT_BASE 0x40D9800uww
#define DCOWE0_MME_SBTE1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_SBTE1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_SBTE1_MSTW_IF_AXUSEW_BASE 0x40D9A80uww
#define DCOWE0_MME_SBTE1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_SBTE1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_DBG_HBW_BASE 0x40D9B00uww
#define DCOWE0_MME_SBTE1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_DBG_WBW_BASE 0x40D9B80uww
#define DCOWE0_MME_SBTE1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_COWE_HBW_BASE 0x40D9C00uww
#define DCOWE0_MME_SBTE1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_SBTE1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE1_MSTW_IF_COWE_WBW_BASE 0x40D9D80uww
#define DCOWE0_MME_SBTE1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_SBTE1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_MSTW_IF_SPECIAW_BASE 0x40D9E80uww
#define DCOWE0_MME_SBTE1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE1_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE0_MME_SBTE2_BASE 0x40E0000uww
#define DCOWE0_MME_SBTE2_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_SECTION 0xE800
#define mmDCOWE0_MME_SBTE2_SPECIAW_BASE 0x40E0E80uww
#define DCOWE0_MME_SBTE2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE2_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_BASE 0x40E1000uww
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_BASE 0x40E1200uww
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_BASE 0x40E1400uww
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_BASE 0x40E1600uww
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_E2E_CWDT_BASE 0x40E1800uww
#define DCOWE0_MME_SBTE2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_SBTE2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_SBTE2_MSTW_IF_AXUSEW_BASE 0x40E1A80uww
#define DCOWE0_MME_SBTE2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_SBTE2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_DBG_HBW_BASE 0x40E1B00uww
#define DCOWE0_MME_SBTE2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_DBG_WBW_BASE 0x40E1B80uww
#define DCOWE0_MME_SBTE2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_COWE_HBW_BASE 0x40E1C00uww
#define DCOWE0_MME_SBTE2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_SBTE2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE2_MSTW_IF_COWE_WBW_BASE 0x40E1D80uww
#define DCOWE0_MME_SBTE2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_SBTE2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_MSTW_IF_SPECIAW_BASE 0x40E1E80uww
#define DCOWE0_MME_SBTE2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE2_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE0_MME_SBTE3_BASE 0x40E8000uww
#define DCOWE0_MME_SBTE3_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_SECTION 0xE800
#define mmDCOWE0_MME_SBTE3_SPECIAW_BASE 0x40E8E80uww
#define DCOWE0_MME_SBTE3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_BASE 0x40E9000uww
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_BASE 0x40E9200uww
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_BASE 0x40E9400uww
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_BASE 0x40E9600uww
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_E2E_CWDT_BASE 0x40E9800uww
#define DCOWE0_MME_SBTE3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_SBTE3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_SBTE3_MSTW_IF_AXUSEW_BASE 0x40E9A80uww
#define DCOWE0_MME_SBTE3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_SBTE3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_DBG_HBW_BASE 0x40E9B00uww
#define DCOWE0_MME_SBTE3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_DBG_WBW_BASE 0x40E9B80uww
#define DCOWE0_MME_SBTE3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_COWE_HBW_BASE 0x40E9C00uww
#define DCOWE0_MME_SBTE3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_SBTE3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE3_MSTW_IF_COWE_WBW_BASE 0x40E9D80uww
#define DCOWE0_MME_SBTE3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_SBTE3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_MSTW_IF_SPECIAW_BASE 0x40E9E80uww
#define DCOWE0_MME_SBTE3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE3_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE0_MME_SBTE4_BASE 0x40F0000uww
#define DCOWE0_MME_SBTE4_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_SECTION 0xE800
#define mmDCOWE0_MME_SBTE4_SPECIAW_BASE 0x40F0E80uww
#define DCOWE0_MME_SBTE4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE4_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_BASE 0x40F1000uww
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_BASE 0x40F1200uww
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_BASE 0x40F1400uww
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_BASE 0x40F1600uww
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_E2E_CWDT_BASE 0x40F1800uww
#define DCOWE0_MME_SBTE4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_SBTE4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_SBTE4_MSTW_IF_AXUSEW_BASE 0x40F1A80uww
#define DCOWE0_MME_SBTE4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_SBTE4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_DBG_HBW_BASE 0x40F1B00uww
#define DCOWE0_MME_SBTE4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_DBG_WBW_BASE 0x40F1B80uww
#define DCOWE0_MME_SBTE4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_SBTE4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_COWE_HBW_BASE 0x40F1C00uww
#define DCOWE0_MME_SBTE4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_SBTE4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_SBTE4_MSTW_IF_COWE_WBW_BASE 0x40F1D80uww
#define DCOWE0_MME_SBTE4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_SBTE4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_MSTW_IF_SPECIAW_BASE 0x40F1E80uww
#define DCOWE0_MME_SBTE4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_SBTE4_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE0_MME_ACC_BASE 0x40F8000uww
#define DCOWE0_MME_ACC_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_SECTION 0xE800
#define mmDCOWE0_MME_ACC_SPECIAW_BASE 0x40F8E80uww
#define DCOWE0_MME_ACC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_ACC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_WB0_MSTW_IF_WW_SHWD_HBW_BASE 0x40F9000uww
#define DCOWE0_MME_WB0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_WB0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_WB0_MSTW_IF_WW_PWVT_HBW_BASE 0x40F9200uww
#define DCOWE0_MME_WB0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_WB0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_WB0_MSTW_IF_WW_SHWD_WBW_BASE 0x40F9400uww
#define DCOWE0_MME_WB0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_WB0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_WB0_MSTW_IF_WW_PWVT_WBW_BASE 0x40F9600uww
#define DCOWE0_MME_WB0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_WB0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_WB0_MSTW_IF_E2E_CWDT_BASE 0x40F9800uww
#define DCOWE0_MME_WB0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_WB0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_WB0_MSTW_IF_AXUSEW_BASE 0x40F9A80uww
#define DCOWE0_MME_WB0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_WB0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_WB0_MSTW_IF_DBG_HBW_BASE 0x40F9B00uww
#define DCOWE0_MME_WB0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_WB0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_WB0_MSTW_IF_DBG_WBW_BASE 0x40F9B80uww
#define DCOWE0_MME_WB0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_WB0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_WB0_MSTW_IF_COWE_HBW_BASE 0x40F9C00uww
#define DCOWE0_MME_WB0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_WB0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_WB0_MSTW_IF_COWE_WBW_BASE 0x40F9D80uww
#define DCOWE0_MME_WB0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_WB0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_WB0_MSTW_IF_SPECIAW_BASE 0x40F9E80uww
#define DCOWE0_MME_WB0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_WB0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_MME_WB1_MSTW_IF_WW_SHWD_HBW_BASE 0x40FA000uww
#define DCOWE0_MME_WB1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_WB1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_MME_WB1_MSTW_IF_WW_PWVT_HBW_BASE 0x40FA200uww
#define DCOWE0_MME_WB1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_MME_WB1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_MME_WB1_MSTW_IF_WW_SHWD_WBW_BASE 0x40FA400uww
#define DCOWE0_MME_WB1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_WB1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_MME_WB1_MSTW_IF_WW_PWVT_WBW_BASE 0x40FA600uww
#define DCOWE0_MME_WB1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_MME_WB1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_MME_WB1_MSTW_IF_E2E_CWDT_BASE 0x40FA800uww
#define DCOWE0_MME_WB1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_MME_WB1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_MME_WB1_MSTW_IF_AXUSEW_BASE 0x40FAA80uww
#define DCOWE0_MME_WB1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_MME_WB1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_MME_WB1_MSTW_IF_DBG_HBW_BASE 0x40FAB00uww
#define DCOWE0_MME_WB1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_WB1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_MME_WB1_MSTW_IF_DBG_WBW_BASE 0x40FAB80uww
#define DCOWE0_MME_WB1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_MME_WB1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_MME_WB1_MSTW_IF_COWE_HBW_BASE 0x40FAC00uww
#define DCOWE0_MME_WB1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_MME_WB1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_MME_WB1_MSTW_IF_COWE_WBW_BASE 0x40FAD80uww
#define DCOWE0_MME_WB1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_MME_WB1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_MME_WB1_MSTW_IF_SPECIAW_BASE 0x40FAE80uww
#define DCOWE0_MME_WB1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_MME_WB1_MSTW_IF_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SYNC_MNGW_OBJS_BASE 0x4100000uww
#define DCOWE0_SYNC_MNGW_OBJS_MAX_OFFSET 0x15A00
#define DCOWE0_SYNC_MNGW_OBJS_SECTION 0x1E000
#define mmDCOWE0_SYNC_MNGW_GWBW_BASE 0x411E000uww
#define DCOWE0_SYNC_MNGW_GWBW_MAX_OFFSET 0x1000
#define DCOWE0_SYNC_MNGW_GWBW_SECTION 0xE800
#define mmDCOWE0_SYNC_MNGW_GWBW_SPECIAW_BASE 0x411EE80uww
#define DCOWE0_SYNC_MNGW_GWBW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SYNC_MNGW_GWBW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_BASE 0x411F000uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_BASE 0x411F200uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_BASE 0x411F400uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_BASE 0x411F600uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_E2E_CWDT_BASE 0x411F800uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_SYNC_MNGW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_AXUSEW_BASE 0x411FA80uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_SYNC_MNGW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_DBG_HBW_BASE 0x411FB00uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_SYNC_MNGW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_DBG_WBW_BASE 0x411FB80uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_SYNC_MNGW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_COWE_HBW_BASE 0x411FC00uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_SYNC_MNGW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_COWE_WBW_BASE 0x411FD80uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_SYNC_MNGW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_SYNC_MNGW_MSTW_IF_SPECIAW_BASE 0x411FE80uww
#define DCOWE0_SYNC_MNGW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SYNC_MNGW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HIF0_BASE 0x4120000uww
#define DCOWE0_HIF0_MAX_OFFSET 0x1000
#define DCOWE0_HIF0_SECTION 0xE800
#define mmDCOWE0_HIF0_SPECIAW_BASE 0x4120E80uww
#define DCOWE0_HIF0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HIF0_SPECIAW_SECTION 0x3180
#define mmDCOWE0_HIF1_BASE 0x4124000uww
#define DCOWE0_HIF1_MAX_OFFSET 0x1000
#define DCOWE0_HIF1_SECTION 0xE800
#define mmDCOWE0_HIF1_SPECIAW_BASE 0x4124E80uww
#define DCOWE0_HIF1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HIF1_SPECIAW_SECTION 0x3180
#define mmDCOWE0_HIF2_BASE 0x4128000uww
#define DCOWE0_HIF2_MAX_OFFSET 0x1000
#define DCOWE0_HIF2_SECTION 0xE800
#define mmDCOWE0_HIF2_SPECIAW_BASE 0x4128E80uww
#define DCOWE0_HIF2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HIF2_SPECIAW_SECTION 0x3180
#define mmDCOWE0_HIF3_BASE 0x412C000uww
#define DCOWE0_HIF3_MAX_OFFSET 0x1000
#define DCOWE0_HIF3_SECTION 0xE800
#define mmDCOWE0_HIF3_SPECIAW_BASE 0x412CE80uww
#define DCOWE0_HIF3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HIF3_SPECIAW_SECTION 0x13180
#define mmDCOWE0_WTW0_CTWW_BASE 0x4140000uww
#define DCOWE0_WTW0_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW0_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW0_CTWW_SPECIAW_BASE 0x4140E80uww
#define DCOWE0_WTW0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW0_H3_BASE 0x4141000uww
#define DCOWE0_WTW0_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW0_H3_SECTION 0xE800
#define mmDCOWE0_WTW0_H3_SPECIAW_BASE 0x4141E80uww
#define DCOWE0_WTW0_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW0_MSTW_IF_WW_SHWD_HBW_BASE 0x4142000uww
#define DCOWE0_WTW0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW0_MSTW_IF_WW_PWVT_HBW_BASE 0x4142200uww
#define DCOWE0_WTW0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW0_MSTW_IF_WW_SHWD_WBW_BASE 0x4142400uww
#define DCOWE0_WTW0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW0_MSTW_IF_WW_PWVT_WBW_BASE 0x4142600uww
#define DCOWE0_WTW0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW0_MSTW_IF_E2E_CWDT_BASE 0x4142800uww
#define DCOWE0_WTW0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW0_MSTW_IF_AXUSEW_BASE 0x4142A80uww
#define DCOWE0_WTW0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW0_MSTW_IF_DBG_HBW_BASE 0x4142B00uww
#define DCOWE0_WTW0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW0_MSTW_IF_DBG_WBW_BASE 0x4142B80uww
#define DCOWE0_WTW0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW0_MSTW_IF_COWE_HBW_BASE 0x4142C00uww
#define DCOWE0_WTW0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW0_MSTW_IF_COWE_WBW_BASE 0x4142D80uww
#define DCOWE0_WTW0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW0_MSTW_IF_SPECIAW_BASE 0x4142E80uww
#define DCOWE0_WTW0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW0_ADD_DEC_HBW_BASE 0x4143000uww
#define DCOWE0_WTW0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW0_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW0_ADD_DEC_WBW_BASE 0x4143400uww
#define DCOWE0_WTW0_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW0_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW0_ADD_DEC_SPECIAW_BASE 0x4143E80uww
#define DCOWE0_WTW0_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW0_BASE 0x4144000uww
#define DCOWE0_WTW0_MAX_OFFSET 0x1000
#define DCOWE0_WTW0_SECTION 0x3000
#define mmDCOWE0_WTW0_HBW_WD_WQ_WW_STAT_BASE 0x4144300uww
#define DCOWE0_WTW0_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_HBW_WD_WS_WW_STAT_BASE 0x4144340uww
#define DCOWE0_WTW0_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_HBW_WW_WQ_WW_STAT_BASE 0x4144380uww
#define DCOWE0_WTW0_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_HBW_WW_WS_WW_STAT_BASE 0x41443C0uww
#define DCOWE0_WTW0_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_WBW_WD_WQ_WW_STAT_BASE 0x4144400uww
#define DCOWE0_WTW0_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_WBW_WD_WS_WW_STAT_BASE 0x4144440uww
#define DCOWE0_WTW0_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_WBW_WW_WQ_WW_STAT_BASE 0x4144480uww
#define DCOWE0_WTW0_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_WBW_WW_WS_WW_STAT_BASE 0x41444C0uww
#define DCOWE0_WTW0_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_HBW_MFIFO_BASE 0x4144500uww
#define DCOWE0_WTW0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW0_E2E_WD_WW_STAT_BASE 0x4144540uww
#define DCOWE0_WTW0_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW0_E2E_WW_WW_STAT_BASE 0x4144580uww
#define DCOWE0_WTW0_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW0_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW0_WTW_HBW_XACT_STAT_BASE 0x4144600uww
#define DCOWE0_WTW0_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW0_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW0_WTW_WBW_XACT_STAT_BASE 0x4144680uww
#define DCOWE0_WTW0_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW0_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW0_WTW_E2E_XACT_STAT_BASE 0x4144700uww
#define DCOWE0_WTW0_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW0_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW0_SPECIAW_BASE 0x4144E80uww
#define DCOWE0_WTW0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW0_DBG_ADDW_BASE 0x4145000uww
#define DCOWE0_WTW0_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW0_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW0_DBG_ADDW_SPECIAW_BASE 0x4145E80uww
#define DCOWE0_WTW0_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW0_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW1_CTWW_BASE 0x4148000uww
#define DCOWE0_WTW1_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW1_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW1_CTWW_SPECIAW_BASE 0x4148E80uww
#define DCOWE0_WTW1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW1_H3_BASE 0x4149000uww
#define DCOWE0_WTW1_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW1_H3_SECTION 0xE800
#define mmDCOWE0_WTW1_H3_SPECIAW_BASE 0x4149E80uww
#define DCOWE0_WTW1_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW1_MSTW_IF_WW_SHWD_HBW_BASE 0x414A000uww
#define DCOWE0_WTW1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW1_MSTW_IF_WW_PWVT_HBW_BASE 0x414A200uww
#define DCOWE0_WTW1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW1_MSTW_IF_WW_SHWD_WBW_BASE 0x414A400uww
#define DCOWE0_WTW1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW1_MSTW_IF_WW_PWVT_WBW_BASE 0x414A600uww
#define DCOWE0_WTW1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW1_MSTW_IF_E2E_CWDT_BASE 0x414A800uww
#define DCOWE0_WTW1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW1_MSTW_IF_AXUSEW_BASE 0x414AA80uww
#define DCOWE0_WTW1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW1_MSTW_IF_DBG_HBW_BASE 0x414AB00uww
#define DCOWE0_WTW1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW1_MSTW_IF_DBG_WBW_BASE 0x414AB80uww
#define DCOWE0_WTW1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW1_MSTW_IF_COWE_HBW_BASE 0x414AC00uww
#define DCOWE0_WTW1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW1_MSTW_IF_COWE_WBW_BASE 0x414AD80uww
#define DCOWE0_WTW1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW1_MSTW_IF_SPECIAW_BASE 0x414AE80uww
#define DCOWE0_WTW1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW1_ADD_DEC_HBW_BASE 0x414B000uww
#define DCOWE0_WTW1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW1_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW1_ADD_DEC_WBW_BASE 0x414B400uww
#define DCOWE0_WTW1_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW1_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW1_ADD_DEC_SPECIAW_BASE 0x414BE80uww
#define DCOWE0_WTW1_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW1_BASE 0x414C000uww
#define DCOWE0_WTW1_MAX_OFFSET 0x1000
#define DCOWE0_WTW1_SECTION 0x3000
#define mmDCOWE0_WTW1_HBW_WD_WQ_WW_STAT_BASE 0x414C300uww
#define DCOWE0_WTW1_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_HBW_WD_WS_WW_STAT_BASE 0x414C340uww
#define DCOWE0_WTW1_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_HBW_WW_WQ_WW_STAT_BASE 0x414C380uww
#define DCOWE0_WTW1_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_HBW_WW_WS_WW_STAT_BASE 0x414C3C0uww
#define DCOWE0_WTW1_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_WBW_WD_WQ_WW_STAT_BASE 0x414C400uww
#define DCOWE0_WTW1_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_WBW_WD_WS_WW_STAT_BASE 0x414C440uww
#define DCOWE0_WTW1_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_WBW_WW_WQ_WW_STAT_BASE 0x414C480uww
#define DCOWE0_WTW1_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_WBW_WW_WS_WW_STAT_BASE 0x414C4C0uww
#define DCOWE0_WTW1_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_HBW_MFIFO_BASE 0x414C500uww
#define DCOWE0_WTW1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW1_E2E_WD_WW_STAT_BASE 0x414C540uww
#define DCOWE0_WTW1_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW1_E2E_WW_WW_STAT_BASE 0x414C580uww
#define DCOWE0_WTW1_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW1_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW1_WTW_HBW_XACT_STAT_BASE 0x414C600uww
#define DCOWE0_WTW1_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW1_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW1_WTW_WBW_XACT_STAT_BASE 0x414C680uww
#define DCOWE0_WTW1_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW1_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW1_WTW_E2E_XACT_STAT_BASE 0x414C700uww
#define DCOWE0_WTW1_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW1_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW1_SPECIAW_BASE 0x414CE80uww
#define DCOWE0_WTW1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW1_DBG_ADDW_BASE 0x414D000uww
#define DCOWE0_WTW1_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW1_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW1_DBG_ADDW_SPECIAW_BASE 0x414DE80uww
#define DCOWE0_WTW1_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW1_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW2_CTWW_BASE 0x4150000uww
#define DCOWE0_WTW2_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW2_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW2_CTWW_SPECIAW_BASE 0x4150E80uww
#define DCOWE0_WTW2_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW2_H3_BASE 0x4151000uww
#define DCOWE0_WTW2_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW2_H3_SECTION 0xE800
#define mmDCOWE0_WTW2_H3_SPECIAW_BASE 0x4151E80uww
#define DCOWE0_WTW2_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW2_MSTW_IF_WW_SHWD_HBW_BASE 0x4152000uww
#define DCOWE0_WTW2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW2_MSTW_IF_WW_PWVT_HBW_BASE 0x4152200uww
#define DCOWE0_WTW2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW2_MSTW_IF_WW_SHWD_WBW_BASE 0x4152400uww
#define DCOWE0_WTW2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW2_MSTW_IF_WW_PWVT_WBW_BASE 0x4152600uww
#define DCOWE0_WTW2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW2_MSTW_IF_E2E_CWDT_BASE 0x4152800uww
#define DCOWE0_WTW2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW2_MSTW_IF_AXUSEW_BASE 0x4152A80uww
#define DCOWE0_WTW2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW2_MSTW_IF_DBG_HBW_BASE 0x4152B00uww
#define DCOWE0_WTW2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW2_MSTW_IF_DBG_WBW_BASE 0x4152B80uww
#define DCOWE0_WTW2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW2_MSTW_IF_COWE_HBW_BASE 0x4152C00uww
#define DCOWE0_WTW2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW2_MSTW_IF_COWE_WBW_BASE 0x4152D80uww
#define DCOWE0_WTW2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW2_MSTW_IF_SPECIAW_BASE 0x4152E80uww
#define DCOWE0_WTW2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW2_ADD_DEC_HBW_BASE 0x4153000uww
#define DCOWE0_WTW2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW2_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW2_ADD_DEC_WBW_BASE 0x4153400uww
#define DCOWE0_WTW2_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW2_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW2_ADD_DEC_SPECIAW_BASE 0x4153E80uww
#define DCOWE0_WTW2_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW2_BASE 0x4154000uww
#define DCOWE0_WTW2_MAX_OFFSET 0x1000
#define DCOWE0_WTW2_SECTION 0x3000
#define mmDCOWE0_WTW2_HBW_WD_WQ_WW_STAT_BASE 0x4154300uww
#define DCOWE0_WTW2_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_HBW_WD_WS_WW_STAT_BASE 0x4154340uww
#define DCOWE0_WTW2_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_HBW_WW_WQ_WW_STAT_BASE 0x4154380uww
#define DCOWE0_WTW2_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_HBW_WW_WS_WW_STAT_BASE 0x41543C0uww
#define DCOWE0_WTW2_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_WBW_WD_WQ_WW_STAT_BASE 0x4154400uww
#define DCOWE0_WTW2_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_WBW_WD_WS_WW_STAT_BASE 0x4154440uww
#define DCOWE0_WTW2_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_WBW_WW_WQ_WW_STAT_BASE 0x4154480uww
#define DCOWE0_WTW2_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_WBW_WW_WS_WW_STAT_BASE 0x41544C0uww
#define DCOWE0_WTW2_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_HBW_MFIFO_BASE 0x4154500uww
#define DCOWE0_WTW2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW2_E2E_WD_WW_STAT_BASE 0x4154540uww
#define DCOWE0_WTW2_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW2_E2E_WW_WW_STAT_BASE 0x4154580uww
#define DCOWE0_WTW2_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW2_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW2_WTW_HBW_XACT_STAT_BASE 0x4154600uww
#define DCOWE0_WTW2_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW2_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW2_WTW_WBW_XACT_STAT_BASE 0x4154680uww
#define DCOWE0_WTW2_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW2_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW2_WTW_E2E_XACT_STAT_BASE 0x4154700uww
#define DCOWE0_WTW2_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW2_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW2_SPECIAW_BASE 0x4154E80uww
#define DCOWE0_WTW2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW2_DBG_ADDW_BASE 0x4155000uww
#define DCOWE0_WTW2_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW2_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW2_DBG_ADDW_SPECIAW_BASE 0x4155E80uww
#define DCOWE0_WTW2_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW2_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW3_CTWW_BASE 0x4158000uww
#define DCOWE0_WTW3_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW3_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW3_CTWW_SPECIAW_BASE 0x4158E80uww
#define DCOWE0_WTW3_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW3_H3_BASE 0x4159000uww
#define DCOWE0_WTW3_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW3_H3_SECTION 0xE800
#define mmDCOWE0_WTW3_H3_SPECIAW_BASE 0x4159E80uww
#define DCOWE0_WTW3_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW3_MSTW_IF_WW_SHWD_HBW_BASE 0x415A000uww
#define DCOWE0_WTW3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW3_MSTW_IF_WW_PWVT_HBW_BASE 0x415A200uww
#define DCOWE0_WTW3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW3_MSTW_IF_WW_SHWD_WBW_BASE 0x415A400uww
#define DCOWE0_WTW3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW3_MSTW_IF_WW_PWVT_WBW_BASE 0x415A600uww
#define DCOWE0_WTW3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW3_MSTW_IF_E2E_CWDT_BASE 0x415A800uww
#define DCOWE0_WTW3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW3_MSTW_IF_AXUSEW_BASE 0x415AA80uww
#define DCOWE0_WTW3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW3_MSTW_IF_DBG_HBW_BASE 0x415AB00uww
#define DCOWE0_WTW3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW3_MSTW_IF_DBG_WBW_BASE 0x415AB80uww
#define DCOWE0_WTW3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW3_MSTW_IF_COWE_HBW_BASE 0x415AC00uww
#define DCOWE0_WTW3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW3_MSTW_IF_COWE_WBW_BASE 0x415AD80uww
#define DCOWE0_WTW3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW3_MSTW_IF_SPECIAW_BASE 0x415AE80uww
#define DCOWE0_WTW3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW3_ADD_DEC_HBW_BASE 0x415B000uww
#define DCOWE0_WTW3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW3_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW3_ADD_DEC_WBW_BASE 0x415B400uww
#define DCOWE0_WTW3_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW3_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW3_ADD_DEC_SPECIAW_BASE 0x415BE80uww
#define DCOWE0_WTW3_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW3_BASE 0x415C000uww
#define DCOWE0_WTW3_MAX_OFFSET 0x1000
#define DCOWE0_WTW3_SECTION 0x3000
#define mmDCOWE0_WTW3_HBW_WD_WQ_WW_STAT_BASE 0x415C300uww
#define DCOWE0_WTW3_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_HBW_WD_WS_WW_STAT_BASE 0x415C340uww
#define DCOWE0_WTW3_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_HBW_WW_WQ_WW_STAT_BASE 0x415C380uww
#define DCOWE0_WTW3_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_HBW_WW_WS_WW_STAT_BASE 0x415C3C0uww
#define DCOWE0_WTW3_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_WBW_WD_WQ_WW_STAT_BASE 0x415C400uww
#define DCOWE0_WTW3_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_WBW_WD_WS_WW_STAT_BASE 0x415C440uww
#define DCOWE0_WTW3_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_WBW_WW_WQ_WW_STAT_BASE 0x415C480uww
#define DCOWE0_WTW3_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_WBW_WW_WS_WW_STAT_BASE 0x415C4C0uww
#define DCOWE0_WTW3_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_HBW_MFIFO_BASE 0x415C500uww
#define DCOWE0_WTW3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW3_E2E_WD_WW_STAT_BASE 0x415C540uww
#define DCOWE0_WTW3_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW3_E2E_WW_WW_STAT_BASE 0x415C580uww
#define DCOWE0_WTW3_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW3_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW3_WTW_HBW_XACT_STAT_BASE 0x415C600uww
#define DCOWE0_WTW3_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW3_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW3_WTW_WBW_XACT_STAT_BASE 0x415C680uww
#define DCOWE0_WTW3_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW3_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW3_WTW_E2E_XACT_STAT_BASE 0x415C700uww
#define DCOWE0_WTW3_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW3_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW3_SPECIAW_BASE 0x415CE80uww
#define DCOWE0_WTW3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW3_DBG_ADDW_BASE 0x415D000uww
#define DCOWE0_WTW3_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW3_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW3_DBG_ADDW_SPECIAW_BASE 0x415DE80uww
#define DCOWE0_WTW3_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW3_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW4_CTWW_BASE 0x4160000uww
#define DCOWE0_WTW4_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW4_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW4_CTWW_SPECIAW_BASE 0x4160E80uww
#define DCOWE0_WTW4_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW4_H3_BASE 0x4161000uww
#define DCOWE0_WTW4_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW4_H3_SECTION 0xE800
#define mmDCOWE0_WTW4_H3_SPECIAW_BASE 0x4161E80uww
#define DCOWE0_WTW4_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW4_MSTW_IF_WW_SHWD_HBW_BASE 0x4162000uww
#define DCOWE0_WTW4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW4_MSTW_IF_WW_PWVT_HBW_BASE 0x4162200uww
#define DCOWE0_WTW4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW4_MSTW_IF_WW_SHWD_WBW_BASE 0x4162400uww
#define DCOWE0_WTW4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW4_MSTW_IF_WW_PWVT_WBW_BASE 0x4162600uww
#define DCOWE0_WTW4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW4_MSTW_IF_E2E_CWDT_BASE 0x4162800uww
#define DCOWE0_WTW4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW4_MSTW_IF_AXUSEW_BASE 0x4162A80uww
#define DCOWE0_WTW4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW4_MSTW_IF_DBG_HBW_BASE 0x4162B00uww
#define DCOWE0_WTW4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW4_MSTW_IF_DBG_WBW_BASE 0x4162B80uww
#define DCOWE0_WTW4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW4_MSTW_IF_COWE_HBW_BASE 0x4162C00uww
#define DCOWE0_WTW4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW4_MSTW_IF_COWE_WBW_BASE 0x4162D80uww
#define DCOWE0_WTW4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW4_MSTW_IF_SPECIAW_BASE 0x4162E80uww
#define DCOWE0_WTW4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW4_ADD_DEC_HBW_BASE 0x4163000uww
#define DCOWE0_WTW4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW4_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW4_ADD_DEC_WBW_BASE 0x4163400uww
#define DCOWE0_WTW4_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW4_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW4_ADD_DEC_SPECIAW_BASE 0x4163E80uww
#define DCOWE0_WTW4_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW4_BASE 0x4164000uww
#define DCOWE0_WTW4_MAX_OFFSET 0x1000
#define DCOWE0_WTW4_SECTION 0x3000
#define mmDCOWE0_WTW4_HBW_WD_WQ_WW_STAT_BASE 0x4164300uww
#define DCOWE0_WTW4_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_HBW_WD_WS_WW_STAT_BASE 0x4164340uww
#define DCOWE0_WTW4_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_HBW_WW_WQ_WW_STAT_BASE 0x4164380uww
#define DCOWE0_WTW4_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_HBW_WW_WS_WW_STAT_BASE 0x41643C0uww
#define DCOWE0_WTW4_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_WBW_WD_WQ_WW_STAT_BASE 0x4164400uww
#define DCOWE0_WTW4_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_WBW_WD_WS_WW_STAT_BASE 0x4164440uww
#define DCOWE0_WTW4_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_WBW_WW_WQ_WW_STAT_BASE 0x4164480uww
#define DCOWE0_WTW4_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_WBW_WW_WS_WW_STAT_BASE 0x41644C0uww
#define DCOWE0_WTW4_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_HBW_MFIFO_BASE 0x4164500uww
#define DCOWE0_WTW4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW4_E2E_WD_WW_STAT_BASE 0x4164540uww
#define DCOWE0_WTW4_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW4_E2E_WW_WW_STAT_BASE 0x4164580uww
#define DCOWE0_WTW4_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW4_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW4_WTW_HBW_XACT_STAT_BASE 0x4164600uww
#define DCOWE0_WTW4_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW4_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW4_WTW_WBW_XACT_STAT_BASE 0x4164680uww
#define DCOWE0_WTW4_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW4_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW4_WTW_E2E_XACT_STAT_BASE 0x4164700uww
#define DCOWE0_WTW4_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW4_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW4_SPECIAW_BASE 0x4164E80uww
#define DCOWE0_WTW4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW4_DBG_ADDW_BASE 0x4165000uww
#define DCOWE0_WTW4_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW4_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW4_DBG_ADDW_SPECIAW_BASE 0x4165E80uww
#define DCOWE0_WTW4_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW4_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW5_CTWW_BASE 0x4168000uww
#define DCOWE0_WTW5_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW5_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW5_CTWW_SPECIAW_BASE 0x4168E80uww
#define DCOWE0_WTW5_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW5_H3_BASE 0x4169000uww
#define DCOWE0_WTW5_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW5_H3_SECTION 0xE800
#define mmDCOWE0_WTW5_H3_SPECIAW_BASE 0x4169E80uww
#define DCOWE0_WTW5_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW5_MSTW_IF_WW_SHWD_HBW_BASE 0x416A000uww
#define DCOWE0_WTW5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW5_MSTW_IF_WW_PWVT_HBW_BASE 0x416A200uww
#define DCOWE0_WTW5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW5_MSTW_IF_WW_SHWD_WBW_BASE 0x416A400uww
#define DCOWE0_WTW5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW5_MSTW_IF_WW_PWVT_WBW_BASE 0x416A600uww
#define DCOWE0_WTW5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW5_MSTW_IF_E2E_CWDT_BASE 0x416A800uww
#define DCOWE0_WTW5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW5_MSTW_IF_AXUSEW_BASE 0x416AA80uww
#define DCOWE0_WTW5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW5_MSTW_IF_DBG_HBW_BASE 0x416AB00uww
#define DCOWE0_WTW5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW5_MSTW_IF_DBG_WBW_BASE 0x416AB80uww
#define DCOWE0_WTW5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW5_MSTW_IF_COWE_HBW_BASE 0x416AC00uww
#define DCOWE0_WTW5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW5_MSTW_IF_COWE_WBW_BASE 0x416AD80uww
#define DCOWE0_WTW5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW5_MSTW_IF_SPECIAW_BASE 0x416AE80uww
#define DCOWE0_WTW5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW5_ADD_DEC_HBW_BASE 0x416B000uww
#define DCOWE0_WTW5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW5_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW5_ADD_DEC_WBW_BASE 0x416B400uww
#define DCOWE0_WTW5_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW5_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW5_ADD_DEC_SPECIAW_BASE 0x416BE80uww
#define DCOWE0_WTW5_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW5_BASE 0x416C000uww
#define DCOWE0_WTW5_MAX_OFFSET 0x1000
#define DCOWE0_WTW5_SECTION 0x3000
#define mmDCOWE0_WTW5_HBW_WD_WQ_WW_STAT_BASE 0x416C300uww
#define DCOWE0_WTW5_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_HBW_WD_WS_WW_STAT_BASE 0x416C340uww
#define DCOWE0_WTW5_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_HBW_WW_WQ_WW_STAT_BASE 0x416C380uww
#define DCOWE0_WTW5_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_HBW_WW_WS_WW_STAT_BASE 0x416C3C0uww
#define DCOWE0_WTW5_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_WBW_WD_WQ_WW_STAT_BASE 0x416C400uww
#define DCOWE0_WTW5_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_WBW_WD_WS_WW_STAT_BASE 0x416C440uww
#define DCOWE0_WTW5_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_WBW_WW_WQ_WW_STAT_BASE 0x416C480uww
#define DCOWE0_WTW5_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_WBW_WW_WS_WW_STAT_BASE 0x416C4C0uww
#define DCOWE0_WTW5_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_HBW_MFIFO_BASE 0x416C500uww
#define DCOWE0_WTW5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW5_E2E_WD_WW_STAT_BASE 0x416C540uww
#define DCOWE0_WTW5_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW5_E2E_WW_WW_STAT_BASE 0x416C580uww
#define DCOWE0_WTW5_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW5_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW5_WTW_HBW_XACT_STAT_BASE 0x416C600uww
#define DCOWE0_WTW5_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW5_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW5_WTW_WBW_XACT_STAT_BASE 0x416C680uww
#define DCOWE0_WTW5_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW5_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW5_WTW_E2E_XACT_STAT_BASE 0x416C700uww
#define DCOWE0_WTW5_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW5_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW5_SPECIAW_BASE 0x416CE80uww
#define DCOWE0_WTW5_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW5_DBG_ADDW_BASE 0x416D000uww
#define DCOWE0_WTW5_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW5_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW5_DBG_ADDW_SPECIAW_BASE 0x416DE80uww
#define DCOWE0_WTW5_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW5_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW6_CTWW_BASE 0x4170000uww
#define DCOWE0_WTW6_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW6_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW6_CTWW_SPECIAW_BASE 0x4170E80uww
#define DCOWE0_WTW6_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW6_H3_BASE 0x4171000uww
#define DCOWE0_WTW6_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW6_H3_SECTION 0xE800
#define mmDCOWE0_WTW6_H3_SPECIAW_BASE 0x4171E80uww
#define DCOWE0_WTW6_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW6_MSTW_IF_WW_SHWD_HBW_BASE 0x4172000uww
#define DCOWE0_WTW6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW6_MSTW_IF_WW_PWVT_HBW_BASE 0x4172200uww
#define DCOWE0_WTW6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW6_MSTW_IF_WW_SHWD_WBW_BASE 0x4172400uww
#define DCOWE0_WTW6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW6_MSTW_IF_WW_PWVT_WBW_BASE 0x4172600uww
#define DCOWE0_WTW6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW6_MSTW_IF_E2E_CWDT_BASE 0x4172800uww
#define DCOWE0_WTW6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW6_MSTW_IF_AXUSEW_BASE 0x4172A80uww
#define DCOWE0_WTW6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW6_MSTW_IF_DBG_HBW_BASE 0x4172B00uww
#define DCOWE0_WTW6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW6_MSTW_IF_DBG_WBW_BASE 0x4172B80uww
#define DCOWE0_WTW6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW6_MSTW_IF_COWE_HBW_BASE 0x4172C00uww
#define DCOWE0_WTW6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW6_MSTW_IF_COWE_WBW_BASE 0x4172D80uww
#define DCOWE0_WTW6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW6_MSTW_IF_SPECIAW_BASE 0x4172E80uww
#define DCOWE0_WTW6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW6_ADD_DEC_HBW_BASE 0x4173000uww
#define DCOWE0_WTW6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW6_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW6_ADD_DEC_WBW_BASE 0x4173400uww
#define DCOWE0_WTW6_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW6_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW6_ADD_DEC_SPECIAW_BASE 0x4173E80uww
#define DCOWE0_WTW6_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW6_BASE 0x4174000uww
#define DCOWE0_WTW6_MAX_OFFSET 0x1000
#define DCOWE0_WTW6_SECTION 0x3000
#define mmDCOWE0_WTW6_HBW_WD_WQ_WW_STAT_BASE 0x4174300uww
#define DCOWE0_WTW6_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_HBW_WD_WS_WW_STAT_BASE 0x4174340uww
#define DCOWE0_WTW6_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_HBW_WW_WQ_WW_STAT_BASE 0x4174380uww
#define DCOWE0_WTW6_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_HBW_WW_WS_WW_STAT_BASE 0x41743C0uww
#define DCOWE0_WTW6_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_WBW_WD_WQ_WW_STAT_BASE 0x4174400uww
#define DCOWE0_WTW6_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_WBW_WD_WS_WW_STAT_BASE 0x4174440uww
#define DCOWE0_WTW6_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_WBW_WW_WQ_WW_STAT_BASE 0x4174480uww
#define DCOWE0_WTW6_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_WBW_WW_WS_WW_STAT_BASE 0x41744C0uww
#define DCOWE0_WTW6_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_HBW_MFIFO_BASE 0x4174500uww
#define DCOWE0_WTW6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW6_E2E_WD_WW_STAT_BASE 0x4174540uww
#define DCOWE0_WTW6_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW6_E2E_WW_WW_STAT_BASE 0x4174580uww
#define DCOWE0_WTW6_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW6_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW6_WTW_HBW_XACT_STAT_BASE 0x4174600uww
#define DCOWE0_WTW6_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW6_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW6_WTW_WBW_XACT_STAT_BASE 0x4174680uww
#define DCOWE0_WTW6_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW6_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW6_WTW_E2E_XACT_STAT_BASE 0x4174700uww
#define DCOWE0_WTW6_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW6_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW6_SPECIAW_BASE 0x4174E80uww
#define DCOWE0_WTW6_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW6_DBG_ADDW_BASE 0x4175000uww
#define DCOWE0_WTW6_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW6_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW6_DBG_ADDW_SPECIAW_BASE 0x4175E80uww
#define DCOWE0_WTW6_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW6_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_WTW7_CTWW_BASE 0x4178000uww
#define DCOWE0_WTW7_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_WTW7_CTWW_SECTION 0xE800
#define mmDCOWE0_WTW7_CTWW_SPECIAW_BASE 0x4178E80uww
#define DCOWE0_WTW7_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW7_H3_BASE 0x4179000uww
#define DCOWE0_WTW7_H3_MAX_OFFSET 0x1000
#define DCOWE0_WTW7_H3_SECTION 0xE800
#define mmDCOWE0_WTW7_H3_SPECIAW_BASE 0x4179E80uww
#define DCOWE0_WTW7_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW7_MSTW_IF_WW_SHWD_HBW_BASE 0x417A000uww
#define DCOWE0_WTW7_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW7_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_WTW7_MSTW_IF_WW_PWVT_HBW_BASE 0x417A200uww
#define DCOWE0_WTW7_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_WTW7_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_WTW7_MSTW_IF_WW_SHWD_WBW_BASE 0x417A400uww
#define DCOWE0_WTW7_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW7_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_WTW7_MSTW_IF_WW_PWVT_WBW_BASE 0x417A600uww
#define DCOWE0_WTW7_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_WTW7_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_WTW7_MSTW_IF_E2E_CWDT_BASE 0x417A800uww
#define DCOWE0_WTW7_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_WTW7_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_WTW7_MSTW_IF_AXUSEW_BASE 0x417AA80uww
#define DCOWE0_WTW7_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_WTW7_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_WTW7_MSTW_IF_DBG_HBW_BASE 0x417AB00uww
#define DCOWE0_WTW7_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW7_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_WTW7_MSTW_IF_DBG_WBW_BASE 0x417AB80uww
#define DCOWE0_WTW7_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_WTW7_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_WTW7_MSTW_IF_COWE_HBW_BASE 0x417AC00uww
#define DCOWE0_WTW7_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_WTW7_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_WTW7_MSTW_IF_COWE_WBW_BASE 0x417AD80uww
#define DCOWE0_WTW7_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_WTW7_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_WTW7_MSTW_IF_SPECIAW_BASE 0x417AE80uww
#define DCOWE0_WTW7_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW7_ADD_DEC_HBW_BASE 0x417B000uww
#define DCOWE0_WTW7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE0_WTW7_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE0_WTW7_ADD_DEC_WBW_BASE 0x417B400uww
#define DCOWE0_WTW7_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE0_WTW7_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE0_WTW7_ADD_DEC_SPECIAW_BASE 0x417BE80uww
#define DCOWE0_WTW7_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW7_BASE 0x417C000uww
#define DCOWE0_WTW7_MAX_OFFSET 0x1000
#define DCOWE0_WTW7_SECTION 0x3000
#define mmDCOWE0_WTW7_HBW_WD_WQ_WW_STAT_BASE 0x417C300uww
#define DCOWE0_WTW7_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_HBW_WD_WS_WW_STAT_BASE 0x417C340uww
#define DCOWE0_WTW7_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_HBW_WW_WQ_WW_STAT_BASE 0x417C380uww
#define DCOWE0_WTW7_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_HBW_WW_WS_WW_STAT_BASE 0x417C3C0uww
#define DCOWE0_WTW7_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_WBW_WD_WQ_WW_STAT_BASE 0x417C400uww
#define DCOWE0_WTW7_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_WBW_WD_WS_WW_STAT_BASE 0x417C440uww
#define DCOWE0_WTW7_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_WBW_WW_WQ_WW_STAT_BASE 0x417C480uww
#define DCOWE0_WTW7_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_WBW_WW_WS_WW_STAT_BASE 0x417C4C0uww
#define DCOWE0_WTW7_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_HBW_MFIFO_BASE 0x417C500uww
#define DCOWE0_WTW7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE0_WTW7_E2E_WD_WW_STAT_BASE 0x417C540uww
#define DCOWE0_WTW7_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE0_WTW7_E2E_WW_WW_STAT_BASE 0x417C580uww
#define DCOWE0_WTW7_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE0_WTW7_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE0_WTW7_WTW_HBW_XACT_STAT_BASE 0x417C600uww
#define DCOWE0_WTW7_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW7_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW7_WTW_WBW_XACT_STAT_BASE 0x417C680uww
#define DCOWE0_WTW7_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW7_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE0_WTW7_WTW_E2E_XACT_STAT_BASE 0x417C700uww
#define DCOWE0_WTW7_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE0_WTW7_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE0_WTW7_SPECIAW_BASE 0x417CE80uww
#define DCOWE0_WTW7_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_SPECIAW_SECTION 0x1800
#define mmDCOWE0_WTW7_DBG_ADDW_BASE 0x417D000uww
#define DCOWE0_WTW7_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE0_WTW7_DBG_ADDW_SECTION 0xE800
#define mmDCOWE0_WTW7_DBG_ADDW_SPECIAW_BASE 0x417DE80uww
#define DCOWE0_WTW7_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_WTW7_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE0_SWAM0_BANK_BASE 0x4180000uww
#define DCOWE0_SWAM0_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM0_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM0_BANK_SPECIAW_BASE 0x4180E80uww
#define DCOWE0_SWAM0_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM0_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM0_WTW_BASE 0x4181000uww
#define DCOWE0_SWAM0_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM0_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM0_WTW_SPECIAW_BASE 0x4181E80uww
#define DCOWE0_SWAM0_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM0_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4182000uww
#define DCOWE0_SWAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4182100uww
#define DCOWE0_SWAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4182200uww
#define DCOWE0_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4182300uww
#define DCOWE0_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4182400uww
#define DCOWE0_SWAM0_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4182500uww
#define DCOWE0_SWAM0_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4182600uww
#define DCOWE0_SWAM0_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM0_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4182700uww
#define DCOWE0_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4182780uww
#define DCOWE0_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4182800uww
#define DCOWE0_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4182880uww
#define DCOWE0_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4182900uww
#define DCOWE0_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4182980uww
#define DCOWE0_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4182A00uww
#define DCOWE0_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4182A80uww
#define DCOWE0_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM0_DBG_CNT_SPECIAW_BASE 0x4182E80uww
#define DCOWE0_SWAM0_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM0_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM1_BANK_BASE 0x4188000uww
#define DCOWE0_SWAM1_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM1_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM1_BANK_SPECIAW_BASE 0x4188E80uww
#define DCOWE0_SWAM1_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM1_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM1_WTW_BASE 0x4189000uww
#define DCOWE0_SWAM1_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM1_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM1_WTW_SPECIAW_BASE 0x4189E80uww
#define DCOWE0_SWAM1_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM1_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x418A000uww
#define DCOWE0_SWAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x418A100uww
#define DCOWE0_SWAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x418A200uww
#define DCOWE0_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x418A300uww
#define DCOWE0_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_N_WBW_DBG_CNT_BASE 0x418A400uww
#define DCOWE0_SWAM1_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_S_WBW_DBG_CNT_BASE 0x418A500uww
#define DCOWE0_SWAM1_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_W_WBW_DBG_CNT_BASE 0x418A600uww
#define DCOWE0_SWAM1_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM1_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x418A700uww
#define DCOWE0_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x418A780uww
#define DCOWE0_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x418A800uww
#define DCOWE0_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x418A880uww
#define DCOWE0_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x418A900uww
#define DCOWE0_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x418A980uww
#define DCOWE0_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x418AA00uww
#define DCOWE0_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x418AA80uww
#define DCOWE0_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM1_DBG_CNT_SPECIAW_BASE 0x418AE80uww
#define DCOWE0_SWAM1_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM1_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM2_BANK_BASE 0x4190000uww
#define DCOWE0_SWAM2_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM2_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM2_BANK_SPECIAW_BASE 0x4190E80uww
#define DCOWE0_SWAM2_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM2_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM2_WTW_BASE 0x4191000uww
#define DCOWE0_SWAM2_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM2_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM2_WTW_SPECIAW_BASE 0x4191E80uww
#define DCOWE0_SWAM2_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM2_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4192000uww
#define DCOWE0_SWAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4192100uww
#define DCOWE0_SWAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4192200uww
#define DCOWE0_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4192300uww
#define DCOWE0_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4192400uww
#define DCOWE0_SWAM2_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4192500uww
#define DCOWE0_SWAM2_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4192600uww
#define DCOWE0_SWAM2_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM2_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4192700uww
#define DCOWE0_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4192780uww
#define DCOWE0_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4192800uww
#define DCOWE0_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4192880uww
#define DCOWE0_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4192900uww
#define DCOWE0_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4192980uww
#define DCOWE0_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4192A00uww
#define DCOWE0_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4192A80uww
#define DCOWE0_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM2_DBG_CNT_SPECIAW_BASE 0x4192E80uww
#define DCOWE0_SWAM2_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM2_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM3_BANK_BASE 0x4198000uww
#define DCOWE0_SWAM3_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM3_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM3_BANK_SPECIAW_BASE 0x4198E80uww
#define DCOWE0_SWAM3_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM3_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM3_WTW_BASE 0x4199000uww
#define DCOWE0_SWAM3_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM3_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM3_WTW_SPECIAW_BASE 0x4199E80uww
#define DCOWE0_SWAM3_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM3_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x419A000uww
#define DCOWE0_SWAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x419A100uww
#define DCOWE0_SWAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x419A200uww
#define DCOWE0_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x419A300uww
#define DCOWE0_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_N_WBW_DBG_CNT_BASE 0x419A400uww
#define DCOWE0_SWAM3_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_S_WBW_DBG_CNT_BASE 0x419A500uww
#define DCOWE0_SWAM3_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_W_WBW_DBG_CNT_BASE 0x419A600uww
#define DCOWE0_SWAM3_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM3_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x419A700uww
#define DCOWE0_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x419A780uww
#define DCOWE0_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x419A800uww
#define DCOWE0_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x419A880uww
#define DCOWE0_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x419A900uww
#define DCOWE0_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x419A980uww
#define DCOWE0_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x419AA00uww
#define DCOWE0_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x419AA80uww
#define DCOWE0_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM3_DBG_CNT_SPECIAW_BASE 0x419AE80uww
#define DCOWE0_SWAM3_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM3_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM4_BANK_BASE 0x41A0000uww
#define DCOWE0_SWAM4_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM4_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM4_BANK_SPECIAW_BASE 0x41A0E80uww
#define DCOWE0_SWAM4_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM4_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM4_WTW_BASE 0x41A1000uww
#define DCOWE0_SWAM4_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM4_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM4_WTW_SPECIAW_BASE 0x41A1E80uww
#define DCOWE0_SWAM4_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM4_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41A2000uww
#define DCOWE0_SWAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41A2100uww
#define DCOWE0_SWAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x41A2200uww
#define DCOWE0_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x41A2300uww
#define DCOWE0_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_N_WBW_DBG_CNT_BASE 0x41A2400uww
#define DCOWE0_SWAM4_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_S_WBW_DBG_CNT_BASE 0x41A2500uww
#define DCOWE0_SWAM4_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_W_WBW_DBG_CNT_BASE 0x41A2600uww
#define DCOWE0_SWAM4_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM4_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x41A2700uww
#define DCOWE0_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x41A2780uww
#define DCOWE0_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x41A2800uww
#define DCOWE0_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x41A2880uww
#define DCOWE0_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x41A2900uww
#define DCOWE0_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x41A2980uww
#define DCOWE0_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x41A2A00uww
#define DCOWE0_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x41A2A80uww
#define DCOWE0_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM4_DBG_CNT_SPECIAW_BASE 0x41A2E80uww
#define DCOWE0_SWAM4_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM4_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM5_BANK_BASE 0x41A8000uww
#define DCOWE0_SWAM5_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM5_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM5_BANK_SPECIAW_BASE 0x41A8E80uww
#define DCOWE0_SWAM5_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM5_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM5_WTW_BASE 0x41A9000uww
#define DCOWE0_SWAM5_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM5_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM5_WTW_SPECIAW_BASE 0x41A9E80uww
#define DCOWE0_SWAM5_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM5_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41AA000uww
#define DCOWE0_SWAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41AA100uww
#define DCOWE0_SWAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x41AA200uww
#define DCOWE0_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x41AA300uww
#define DCOWE0_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_N_WBW_DBG_CNT_BASE 0x41AA400uww
#define DCOWE0_SWAM5_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_S_WBW_DBG_CNT_BASE 0x41AA500uww
#define DCOWE0_SWAM5_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_W_WBW_DBG_CNT_BASE 0x41AA600uww
#define DCOWE0_SWAM5_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM5_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x41AA700uww
#define DCOWE0_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x41AA780uww
#define DCOWE0_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x41AA800uww
#define DCOWE0_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x41AA880uww
#define DCOWE0_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x41AA900uww
#define DCOWE0_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x41AA980uww
#define DCOWE0_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x41AAA00uww
#define DCOWE0_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x41AAA80uww
#define DCOWE0_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM5_DBG_CNT_SPECIAW_BASE 0x41AAE80uww
#define DCOWE0_SWAM5_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM5_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM6_BANK_BASE 0x41B0000uww
#define DCOWE0_SWAM6_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM6_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM6_BANK_SPECIAW_BASE 0x41B0E80uww
#define DCOWE0_SWAM6_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM6_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM6_WTW_BASE 0x41B1000uww
#define DCOWE0_SWAM6_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM6_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM6_WTW_SPECIAW_BASE 0x41B1E80uww
#define DCOWE0_SWAM6_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM6_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41B2000uww
#define DCOWE0_SWAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41B2100uww
#define DCOWE0_SWAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x41B2200uww
#define DCOWE0_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x41B2300uww
#define DCOWE0_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_N_WBW_DBG_CNT_BASE 0x41B2400uww
#define DCOWE0_SWAM6_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_S_WBW_DBG_CNT_BASE 0x41B2500uww
#define DCOWE0_SWAM6_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_W_WBW_DBG_CNT_BASE 0x41B2600uww
#define DCOWE0_SWAM6_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM6_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x41B2700uww
#define DCOWE0_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x41B2780uww
#define DCOWE0_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x41B2800uww
#define DCOWE0_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x41B2880uww
#define DCOWE0_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x41B2900uww
#define DCOWE0_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x41B2980uww
#define DCOWE0_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x41B2A00uww
#define DCOWE0_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x41B2A80uww
#define DCOWE0_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM6_DBG_CNT_SPECIAW_BASE 0x41B2E80uww
#define DCOWE0_SWAM6_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM6_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_SWAM7_BANK_BASE 0x41B8000uww
#define DCOWE0_SWAM7_BANK_MAX_OFFSET 0x1000
#define DCOWE0_SWAM7_BANK_SECTION 0xE800
#define mmDCOWE0_SWAM7_BANK_SPECIAW_BASE 0x41B8E80uww
#define DCOWE0_SWAM7_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM7_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM7_WTW_BASE 0x41B9000uww
#define DCOWE0_SWAM7_WTW_MAX_OFFSET 0x1000
#define DCOWE0_SWAM7_WTW_SECTION 0xE800
#define mmDCOWE0_SWAM7_WTW_SPECIAW_BASE 0x41B9E80uww
#define DCOWE0_SWAM7_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM7_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_SWAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x41BA000uww
#define DCOWE0_SWAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x41BA100uww
#define DCOWE0_SWAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x41BA200uww
#define DCOWE0_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x41BA300uww
#define DCOWE0_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_N_WBW_DBG_CNT_BASE 0x41BA400uww
#define DCOWE0_SWAM7_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_S_WBW_DBG_CNT_BASE 0x41BA500uww
#define DCOWE0_SWAM7_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_W_WBW_DBG_CNT_BASE 0x41BA600uww
#define DCOWE0_SWAM7_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE0_SWAM7_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE0_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x41BA700uww
#define DCOWE0_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x41BA780uww
#define DCOWE0_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x41BA800uww
#define DCOWE0_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x41BA880uww
#define DCOWE0_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x41BA900uww
#define DCOWE0_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x41BA980uww
#define DCOWE0_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x41BAA00uww
#define DCOWE0_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE0_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x41BAA80uww
#define DCOWE0_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE0_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE0_SWAM7_DBG_CNT_SPECIAW_BASE 0x41BAE80uww
#define DCOWE0_SWAM7_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_SWAM7_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE0_EDMA0_QM_DCCM_BASE 0x41C0000uww
#define DCOWE0_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_EDMA0_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_AWC_AUX_BASE 0x41C8000uww
#define DCOWE0_EDMA0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_EDMA0_QM_AWC_AUX_SPECIAW_BASE 0x41C8E80uww
#define DCOWE0_EDMA0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_EDMA0_QM_BASE 0x41CA000uww
#define DCOWE0_EDMA0_QM_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_QM_SECTION 0x9000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x41CA900uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x41CA908uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x41CA910uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x41CA918uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x41CA920uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x41CA928uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x41CA930uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x41CA938uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x41CA940uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x41CA948uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x41CA950uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x41CA958uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x41CA960uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x41CA968uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x41CA970uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x41CA978uww
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_EDMA0_QM_AXUSEW_SECUWED_BASE 0x41CAB00uww
#define DCOWE0_EDMA0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_EDMA0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_AXUSEW_NONSECUWED_BASE 0x41CAB80uww
#define DCOWE0_EDMA0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_EDMA0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_DBG_HBW_BASE 0x41CAC00uww
#define DCOWE0_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_EDMA0_QM_DBG_WBW_BASE 0x41CAC80uww
#define DCOWE0_EDMA0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_EDMA0_QM_CGM_BASE 0x41CAD80uww
#define DCOWE0_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_EDMA0_QM_CGM_SECTION 0x1000
#define mmDCOWE0_EDMA0_QM_SPECIAW_BASE 0x41CAE80uww
#define DCOWE0_EDMA0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_EDMA0_COWE_BASE 0x41CB000uww
#define DCOWE0_EDMA0_COWE_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_COWE_SECTION 0x8000
#define mmDCOWE0_EDMA0_COWE_CTX_AXUSEW_BASE 0x41CB800uww
#define DCOWE0_EDMA0_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_EDMA0_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE0_EDMA0_COWE_CTX_BASE 0x41CB860uww
#define DCOWE0_EDMA0_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE0_EDMA0_COWE_CTX_SECTION 0x5A00
#define mmDCOWE0_EDMA0_COWE_KDMA_CGM_BASE 0x41CBE00uww
#define DCOWE0_EDMA0_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE0_EDMA0_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE0_EDMA0_COWE_SPECIAW_BASE 0x41CBE80uww
#define DCOWE0_EDMA0_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA0_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE0_EDMA0_MSTW_IF_WW_SHWD_HBW_BASE 0x41CC000uww
#define DCOWE0_EDMA0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_EDMA0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_EDMA0_MSTW_IF_WW_PWVT_HBW_BASE 0x41CC200uww
#define DCOWE0_EDMA0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_EDMA0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_EDMA0_MSTW_IF_WW_SHWD_WBW_BASE 0x41CC400uww
#define DCOWE0_EDMA0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_EDMA0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_EDMA0_MSTW_IF_WW_PWVT_WBW_BASE 0x41CC600uww
#define DCOWE0_EDMA0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_EDMA0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_EDMA0_MSTW_IF_E2E_CWDT_BASE 0x41CC800uww
#define DCOWE0_EDMA0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_EDMA0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_EDMA0_MSTW_IF_AXUSEW_BASE 0x41CCA80uww
#define DCOWE0_EDMA0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_EDMA0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_EDMA0_MSTW_IF_DBG_HBW_BASE 0x41CCB00uww
#define DCOWE0_EDMA0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_EDMA0_MSTW_IF_DBG_WBW_BASE 0x41CCB80uww
#define DCOWE0_EDMA0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_EDMA0_MSTW_IF_COWE_HBW_BASE 0x41CCC00uww
#define DCOWE0_EDMA0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_EDMA0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_EDMA0_MSTW_IF_COWE_WBW_BASE 0x41CCD80uww
#define DCOWE0_EDMA0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_EDMA0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_EDMA0_MSTW_IF_SPECIAW_BASE 0x41CCE80uww
#define DCOWE0_EDMA0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_EDMA1_QM_DCCM_BASE 0x41D0000uww
#define DCOWE0_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE0_EDMA1_QM_DCCM_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_AWC_AUX_BASE 0x41D8000uww
#define DCOWE0_EDMA1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE0_EDMA1_QM_AWC_AUX_SPECIAW_BASE 0x41D8E80uww
#define DCOWE0_EDMA1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE0_EDMA1_QM_BASE 0x41DA000uww
#define DCOWE0_EDMA1_QM_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_QM_SECTION 0x9000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x41DA900uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x41DA908uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x41DA910uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x41DA918uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x41DA920uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x41DA928uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x41DA930uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x41DA938uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x41DA940uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x41DA948uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x41DA950uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x41DA958uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x41DA960uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x41DA968uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x41DA970uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x41DA978uww
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE0_EDMA1_QM_AXUSEW_SECUWED_BASE 0x41DAB00uww
#define DCOWE0_EDMA1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE0_EDMA1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_AXUSEW_NONSECUWED_BASE 0x41DAB80uww
#define DCOWE0_EDMA1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE0_EDMA1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_DBG_HBW_BASE 0x41DAC00uww
#define DCOWE0_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_EDMA1_QM_DBG_WBW_BASE 0x41DAC80uww
#define DCOWE0_EDMA1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE0_EDMA1_QM_CGM_BASE 0x41DAD80uww
#define DCOWE0_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE0_EDMA1_QM_CGM_SECTION 0x1000
#define mmDCOWE0_EDMA1_QM_SPECIAW_BASE 0x41DAE80uww
#define DCOWE0_EDMA1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE0_EDMA1_COWE_BASE 0x41DB000uww
#define DCOWE0_EDMA1_COWE_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_COWE_SECTION 0x8000
#define mmDCOWE0_EDMA1_COWE_CTX_AXUSEW_BASE 0x41DB800uww
#define DCOWE0_EDMA1_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_EDMA1_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE0_EDMA1_COWE_CTX_BASE 0x41DB860uww
#define DCOWE0_EDMA1_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE0_EDMA1_COWE_CTX_SECTION 0x5A00
#define mmDCOWE0_EDMA1_COWE_KDMA_CGM_BASE 0x41DBE00uww
#define DCOWE0_EDMA1_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE0_EDMA1_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE0_EDMA1_COWE_SPECIAW_BASE 0x41DBE80uww
#define DCOWE0_EDMA1_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA1_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE0_EDMA1_MSTW_IF_WW_SHWD_HBW_BASE 0x41DC000uww
#define DCOWE0_EDMA1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_EDMA1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_EDMA1_MSTW_IF_WW_PWVT_HBW_BASE 0x41DC200uww
#define DCOWE0_EDMA1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_EDMA1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_EDMA1_MSTW_IF_WW_SHWD_WBW_BASE 0x41DC400uww
#define DCOWE0_EDMA1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_EDMA1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_EDMA1_MSTW_IF_WW_PWVT_WBW_BASE 0x41DC600uww
#define DCOWE0_EDMA1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_EDMA1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_EDMA1_MSTW_IF_E2E_CWDT_BASE 0x41DC800uww
#define DCOWE0_EDMA1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_EDMA1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_EDMA1_MSTW_IF_AXUSEW_BASE 0x41DCA80uww
#define DCOWE0_EDMA1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_EDMA1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_EDMA1_MSTW_IF_DBG_HBW_BASE 0x41DCB00uww
#define DCOWE0_EDMA1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_EDMA1_MSTW_IF_DBG_WBW_BASE 0x41DCB80uww
#define DCOWE0_EDMA1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_EDMA1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_EDMA1_MSTW_IF_COWE_HBW_BASE 0x41DCC00uww
#define DCOWE0_EDMA1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_EDMA1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_EDMA1_MSTW_IF_COWE_WBW_BASE 0x41DCD80uww
#define DCOWE0_EDMA1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_EDMA1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_EDMA1_MSTW_IF_SPECIAW_BASE 0x41DCE80uww
#define DCOWE0_EDMA1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_EDMA1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE0_DEC0_CMD_BASE 0x41E0000uww
#define DCOWE0_DEC0_CMD_MAX_OFFSET 0x1100
#define DCOWE0_DEC0_CMD_SECTION 0x1000
#define mmDCOWE0_DEC0_VSI_BASE 0x41E1000uww
#define DCOWE0_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCOWE0_DEC0_VSI_SECTION 0x1000
#define mmDCOWE0_DEC0_W2C_BASE 0x41E2000uww
#define DCOWE0_DEC0_W2C_MAX_OFFSET 0x39C0
#define DCOWE0_DEC0_W2C_SECTION 0x1000
#define mmDCOWE0_VDEC0_BWDG_CTWW_BASE 0x41E3000uww
#define DCOWE0_VDEC0_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x41E3800uww
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x41E3900uww
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x41E3A00uww
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x41E3B00uww
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE0_VDEC0_BWDG_CTWW_AXUSEW_DEC_BASE 0x41E3C00uww
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE0_VDEC0_BWDG_CTWW_SPECIAW_BASE 0x41E3E80uww
#define DCOWE0_VDEC0_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC0_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_VDEC0_CTWW_BASE 0x41E4000uww
#define DCOWE0_VDEC0_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CTWW_SECTION 0xE800
#define mmDCOWE0_VDEC0_CTWW_SPECIAW_BASE 0x41E4E80uww
#define DCOWE0_VDEC0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_VDEC0_MSTW_IF_WW_SHWD_HBW_BASE 0x41E5000uww
#define DCOWE0_VDEC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_VDEC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_VDEC0_MSTW_IF_WW_PWVT_HBW_BASE 0x41E5200uww
#define DCOWE0_VDEC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_VDEC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_VDEC0_MSTW_IF_WW_SHWD_WBW_BASE 0x41E5400uww
#define DCOWE0_VDEC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_VDEC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_VDEC0_MSTW_IF_WW_PWVT_WBW_BASE 0x41E5600uww
#define DCOWE0_VDEC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_VDEC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_VDEC0_MSTW_IF_E2E_CWDT_BASE 0x41E5800uww
#define DCOWE0_VDEC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_VDEC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_VDEC0_MSTW_IF_AXUSEW_BASE 0x41E5A80uww
#define DCOWE0_VDEC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_VDEC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_VDEC0_MSTW_IF_DBG_HBW_BASE 0x41E5B00uww
#define DCOWE0_VDEC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_VDEC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_VDEC0_MSTW_IF_DBG_WBW_BASE 0x41E5B80uww
#define DCOWE0_VDEC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_VDEC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_VDEC0_MSTW_IF_COWE_HBW_BASE 0x41E5C00uww
#define DCOWE0_VDEC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_VDEC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_VDEC0_MSTW_IF_COWE_WBW_BASE 0x41E5D80uww
#define DCOWE0_VDEC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_VDEC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_VDEC0_MSTW_IF_SPECIAW_BASE 0x41E5E80uww
#define DCOWE0_VDEC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC0_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE0_DEC1_CMD_BASE 0x41F0000uww
#define DCOWE0_DEC1_CMD_MAX_OFFSET 0x1100
#define DCOWE0_DEC1_CMD_SECTION 0x1000
#define mmDCOWE0_DEC1_VSI_BASE 0x41F1000uww
#define DCOWE0_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCOWE0_DEC1_VSI_SECTION 0x1000
#define mmDCOWE0_DEC1_W2C_BASE 0x41F2000uww
#define DCOWE0_DEC1_W2C_MAX_OFFSET 0x39C0
#define DCOWE0_DEC1_W2C_SECTION 0x1000
#define mmDCOWE0_VDEC1_BWDG_CTWW_BASE 0x41F3000uww
#define DCOWE0_VDEC1_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x41F3800uww
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x41F3900uww
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x41F3A00uww
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x41F3B00uww
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE0_VDEC1_BWDG_CTWW_AXUSEW_DEC_BASE 0x41F3C00uww
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE0_VDEC1_BWDG_CTWW_SPECIAW_BASE 0x41F3E80uww
#define DCOWE0_VDEC1_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC1_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_VDEC1_CTWW_BASE 0x41F4000uww
#define DCOWE0_VDEC1_CTWW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CTWW_SECTION 0xE800
#define mmDCOWE0_VDEC1_CTWW_SPECIAW_BASE 0x41F4E80uww
#define DCOWE0_VDEC1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_VDEC1_MSTW_IF_WW_SHWD_HBW_BASE 0x41F5000uww
#define DCOWE0_VDEC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_VDEC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE0_VDEC1_MSTW_IF_WW_PWVT_HBW_BASE 0x41F5200uww
#define DCOWE0_VDEC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE0_VDEC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE0_VDEC1_MSTW_IF_WW_SHWD_WBW_BASE 0x41F5400uww
#define DCOWE0_VDEC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_VDEC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE0_VDEC1_MSTW_IF_WW_PWVT_WBW_BASE 0x41F5600uww
#define DCOWE0_VDEC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE0_VDEC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE0_VDEC1_MSTW_IF_E2E_CWDT_BASE 0x41F5800uww
#define DCOWE0_VDEC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE0_VDEC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE0_VDEC1_MSTW_IF_AXUSEW_BASE 0x41F5A80uww
#define DCOWE0_VDEC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE0_VDEC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE0_VDEC1_MSTW_IF_DBG_HBW_BASE 0x41F5B00uww
#define DCOWE0_VDEC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE0_VDEC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE0_VDEC1_MSTW_IF_DBG_WBW_BASE 0x41F5B80uww
#define DCOWE0_VDEC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE0_VDEC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE0_VDEC1_MSTW_IF_COWE_HBW_BASE 0x41F5C00uww
#define DCOWE0_VDEC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE0_VDEC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE0_VDEC1_MSTW_IF_COWE_WBW_BASE 0x41F5D80uww
#define DCOWE0_VDEC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE0_VDEC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE0_VDEC1_MSTW_IF_SPECIAW_BASE 0x41F5E80uww
#define DCOWE0_VDEC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_VDEC1_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE1_TPC0_QM_DCCM_BASE 0x4200000uww
#define DCOWE1_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC0_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_AWC_AUX_BASE 0x4208000uww
#define DCOWE1_TPC0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC0_QM_AWC_AUX_SPECIAW_BASE 0x4208E80uww
#define DCOWE1_TPC0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC0_QM_BASE 0x420A000uww
#define DCOWE1_TPC0_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_QM_SECTION 0x9000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x420A900uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x420A908uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x420A910uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x420A918uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x420A920uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x420A928uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x420A930uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x420A938uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x420A940uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x420A948uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x420A950uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x420A958uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x420A960uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x420A968uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x420A970uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x420A978uww
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC0_QM_AXUSEW_SECUWED_BASE 0x420AB00uww
#define DCOWE1_TPC0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_AXUSEW_NONSECUWED_BASE 0x420AB80uww
#define DCOWE1_TPC0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_DBG_HBW_BASE 0x420AC00uww
#define DCOWE1_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC0_QM_DBG_WBW_BASE 0x420AC80uww
#define DCOWE1_TPC0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC0_QM_CGM_BASE 0x420AD80uww
#define DCOWE1_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC0_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC0_QM_SPECIAW_BASE 0x420AE80uww
#define DCOWE1_TPC0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_0_BASE 0x420B000uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_CFG_BASE 0x420B000uww
#define DCOWE1_TPC0_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC0_CFG_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_1_BASE 0x420B050uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_2_BASE 0x420B0A0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_3_BASE 0x420B0F0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_4_BASE 0x420B140uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_5_BASE 0x420B190uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_6_BASE 0x420B1E0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_7_BASE 0x420B230uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_8_BASE 0x420B280uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_9_BASE 0x420B2D0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_10_BASE 0x420B320uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_11_BASE 0x420B370uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_12_BASE 0x420B3C0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_13_BASE 0x420B410uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_14_BASE 0x420B460uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_TENSOW_15_BASE 0x420B4B0uww
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_KEWNEW_SYNC_OBJECT_BASE 0x420B500uww
#define DCOWE1_TPC0_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC0_CFG_KEWNEW_BASE 0x420B508uww
#define DCOWE1_TPC0_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC0_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_0_BASE 0x420B5DCuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_1_BASE 0x420B62Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_2_BASE 0x420B67Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_3_BASE 0x420B6CCuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_4_BASE 0x420B71Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_5_BASE 0x420B76Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_6_BASE 0x420B7BCuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_7_BASE 0x420B80Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_8_BASE 0x420B85Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_9_BASE 0x420B8ACuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_10_BASE 0x420B8FCuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_11_BASE 0x420B94Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_12_BASE 0x420B99Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_13_BASE 0x420B9ECuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_14_BASE 0x420BA3Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_TENSOW_15_BASE 0x420BA8Cuww
#define DCOWE1_TPC0_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x420BADCuww
#define DCOWE1_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC0_CFG_QM_BASE 0x420BAE4uww
#define DCOWE1_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC0_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC0_CFG_AXUSEW_BASE 0x420BE00uww
#define DCOWE1_TPC0_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC0_CFG_SPECIAW_BASE 0x420BE80uww
#define DCOWE1_TPC0_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC0_MSTW_IF_WW_SHWD_HBW_BASE 0x420C000uww
#define DCOWE1_TPC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC0_MSTW_IF_WW_PWVT_HBW_BASE 0x420C200uww
#define DCOWE1_TPC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC0_MSTW_IF_WW_SHWD_WBW_BASE 0x420C400uww
#define DCOWE1_TPC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC0_MSTW_IF_WW_PWVT_WBW_BASE 0x420C600uww
#define DCOWE1_TPC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC0_MSTW_IF_E2E_CWDT_BASE 0x420C800uww
#define DCOWE1_TPC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC0_MSTW_IF_AXUSEW_BASE 0x420CA80uww
#define DCOWE1_TPC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC0_MSTW_IF_DBG_HBW_BASE 0x420CB00uww
#define DCOWE1_TPC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC0_MSTW_IF_DBG_WBW_BASE 0x420CB80uww
#define DCOWE1_TPC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC0_MSTW_IF_COWE_HBW_BASE 0x420CC00uww
#define DCOWE1_TPC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC0_MSTW_IF_COWE_WBW_BASE 0x420CD80uww
#define DCOWE1_TPC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC0_MSTW_IF_SPECIAW_BASE 0x420CE80uww
#define DCOWE1_TPC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_TPC1_QM_DCCM_BASE 0x4210000uww
#define DCOWE1_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC1_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_AWC_AUX_BASE 0x4218000uww
#define DCOWE1_TPC1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC1_QM_AWC_AUX_SPECIAW_BASE 0x4218E80uww
#define DCOWE1_TPC1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC1_QM_BASE 0x421A000uww
#define DCOWE1_TPC1_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_QM_SECTION 0x9000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x421A900uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x421A908uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x421A910uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x421A918uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x421A920uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x421A928uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x421A930uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x421A938uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x421A940uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x421A948uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x421A950uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x421A958uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x421A960uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x421A968uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x421A970uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x421A978uww
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC1_QM_AXUSEW_SECUWED_BASE 0x421AB00uww
#define DCOWE1_TPC1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_AXUSEW_NONSECUWED_BASE 0x421AB80uww
#define DCOWE1_TPC1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_DBG_HBW_BASE 0x421AC00uww
#define DCOWE1_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC1_QM_DBG_WBW_BASE 0x421AC80uww
#define DCOWE1_TPC1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC1_QM_CGM_BASE 0x421AD80uww
#define DCOWE1_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC1_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC1_QM_SPECIAW_BASE 0x421AE80uww
#define DCOWE1_TPC1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_0_BASE 0x421B000uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_CFG_BASE 0x421B000uww
#define DCOWE1_TPC1_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC1_CFG_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_1_BASE 0x421B050uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_2_BASE 0x421B0A0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_3_BASE 0x421B0F0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_4_BASE 0x421B140uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_5_BASE 0x421B190uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_6_BASE 0x421B1E0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_7_BASE 0x421B230uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_8_BASE 0x421B280uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_9_BASE 0x421B2D0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_10_BASE 0x421B320uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_11_BASE 0x421B370uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_12_BASE 0x421B3C0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_13_BASE 0x421B410uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_14_BASE 0x421B460uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_TENSOW_15_BASE 0x421B4B0uww
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_KEWNEW_SYNC_OBJECT_BASE 0x421B500uww
#define DCOWE1_TPC1_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC1_CFG_KEWNEW_BASE 0x421B508uww
#define DCOWE1_TPC1_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC1_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_0_BASE 0x421B5DCuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_1_BASE 0x421B62Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_2_BASE 0x421B67Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_3_BASE 0x421B6CCuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_4_BASE 0x421B71Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_5_BASE 0x421B76Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_6_BASE 0x421B7BCuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_7_BASE 0x421B80Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_8_BASE 0x421B85Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_9_BASE 0x421B8ACuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_10_BASE 0x421B8FCuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_11_BASE 0x421B94Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_12_BASE 0x421B99Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_13_BASE 0x421B9ECuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_14_BASE 0x421BA3Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_TENSOW_15_BASE 0x421BA8Cuww
#define DCOWE1_TPC1_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x421BADCuww
#define DCOWE1_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC1_CFG_QM_BASE 0x421BAE4uww
#define DCOWE1_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC1_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC1_CFG_AXUSEW_BASE 0x421BE00uww
#define DCOWE1_TPC1_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC1_CFG_SPECIAW_BASE 0x421BE80uww
#define DCOWE1_TPC1_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC1_MSTW_IF_WW_SHWD_HBW_BASE 0x421C000uww
#define DCOWE1_TPC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC1_MSTW_IF_WW_PWVT_HBW_BASE 0x421C200uww
#define DCOWE1_TPC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC1_MSTW_IF_WW_SHWD_WBW_BASE 0x421C400uww
#define DCOWE1_TPC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC1_MSTW_IF_WW_PWVT_WBW_BASE 0x421C600uww
#define DCOWE1_TPC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC1_MSTW_IF_E2E_CWDT_BASE 0x421C800uww
#define DCOWE1_TPC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC1_MSTW_IF_AXUSEW_BASE 0x421CA80uww
#define DCOWE1_TPC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC1_MSTW_IF_DBG_HBW_BASE 0x421CB00uww
#define DCOWE1_TPC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC1_MSTW_IF_DBG_WBW_BASE 0x421CB80uww
#define DCOWE1_TPC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC1_MSTW_IF_COWE_HBW_BASE 0x421CC00uww
#define DCOWE1_TPC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC1_MSTW_IF_COWE_WBW_BASE 0x421CD80uww
#define DCOWE1_TPC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC1_MSTW_IF_SPECIAW_BASE 0x421CE80uww
#define DCOWE1_TPC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_TPC2_QM_DCCM_BASE 0x4220000uww
#define DCOWE1_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC2_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_AWC_AUX_BASE 0x4228000uww
#define DCOWE1_TPC2_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC2_QM_AWC_AUX_SPECIAW_BASE 0x4228E80uww
#define DCOWE1_TPC2_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC2_QM_BASE 0x422A000uww
#define DCOWE1_TPC2_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_QM_SECTION 0x9000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW0_BASE 0x422A900uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW1_BASE 0x422A908uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW2_BASE 0x422A910uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW3_BASE 0x422A918uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW4_BASE 0x422A920uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW5_BASE 0x422A928uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW6_BASE 0x422A930uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW7_BASE 0x422A938uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW8_BASE 0x422A940uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW9_BASE 0x422A948uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW10_BASE 0x422A950uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW11_BASE 0x422A958uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW12_BASE 0x422A960uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW13_BASE 0x422A968uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW14_BASE 0x422A970uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW15_BASE 0x422A978uww
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC2_QM_AXUSEW_SECUWED_BASE 0x422AB00uww
#define DCOWE1_TPC2_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_AXUSEW_NONSECUWED_BASE 0x422AB80uww
#define DCOWE1_TPC2_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_DBG_HBW_BASE 0x422AC00uww
#define DCOWE1_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC2_QM_DBG_WBW_BASE 0x422AC80uww
#define DCOWE1_TPC2_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC2_QM_CGM_BASE 0x422AD80uww
#define DCOWE1_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC2_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC2_QM_SPECIAW_BASE 0x422AE80uww
#define DCOWE1_TPC2_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_0_BASE 0x422B000uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_CFG_BASE 0x422B000uww
#define DCOWE1_TPC2_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC2_CFG_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_1_BASE 0x422B050uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_2_BASE 0x422B0A0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_3_BASE 0x422B0F0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_4_BASE 0x422B140uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_5_BASE 0x422B190uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_6_BASE 0x422B1E0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_7_BASE 0x422B230uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_8_BASE 0x422B280uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_9_BASE 0x422B2D0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_10_BASE 0x422B320uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_11_BASE 0x422B370uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_12_BASE 0x422B3C0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_13_BASE 0x422B410uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_14_BASE 0x422B460uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_TENSOW_15_BASE 0x422B4B0uww
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_KEWNEW_SYNC_OBJECT_BASE 0x422B500uww
#define DCOWE1_TPC2_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC2_CFG_KEWNEW_BASE 0x422B508uww
#define DCOWE1_TPC2_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC2_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_0_BASE 0x422B5DCuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_1_BASE 0x422B62Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_2_BASE 0x422B67Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_3_BASE 0x422B6CCuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_4_BASE 0x422B71Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_5_BASE 0x422B76Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_6_BASE 0x422B7BCuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_7_BASE 0x422B80Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_8_BASE 0x422B85Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_9_BASE 0x422B8ACuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_10_BASE 0x422B8FCuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_11_BASE 0x422B94Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_12_BASE 0x422B99Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_13_BASE 0x422B9ECuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_14_BASE 0x422BA3Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_TENSOW_15_BASE 0x422BA8Cuww
#define DCOWE1_TPC2_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x422BADCuww
#define DCOWE1_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC2_CFG_QM_BASE 0x422BAE4uww
#define DCOWE1_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC2_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC2_CFG_AXUSEW_BASE 0x422BE00uww
#define DCOWE1_TPC2_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC2_CFG_SPECIAW_BASE 0x422BE80uww
#define DCOWE1_TPC2_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC2_MSTW_IF_WW_SHWD_HBW_BASE 0x422C000uww
#define DCOWE1_TPC2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC2_MSTW_IF_WW_PWVT_HBW_BASE 0x422C200uww
#define DCOWE1_TPC2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC2_MSTW_IF_WW_SHWD_WBW_BASE 0x422C400uww
#define DCOWE1_TPC2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC2_MSTW_IF_WW_PWVT_WBW_BASE 0x422C600uww
#define DCOWE1_TPC2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC2_MSTW_IF_E2E_CWDT_BASE 0x422C800uww
#define DCOWE1_TPC2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC2_MSTW_IF_AXUSEW_BASE 0x422CA80uww
#define DCOWE1_TPC2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC2_MSTW_IF_DBG_HBW_BASE 0x422CB00uww
#define DCOWE1_TPC2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC2_MSTW_IF_DBG_WBW_BASE 0x422CB80uww
#define DCOWE1_TPC2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC2_MSTW_IF_COWE_HBW_BASE 0x422CC00uww
#define DCOWE1_TPC2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC2_MSTW_IF_COWE_WBW_BASE 0x422CD80uww
#define DCOWE1_TPC2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC2_MSTW_IF_SPECIAW_BASE 0x422CE80uww
#define DCOWE1_TPC2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC2_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_TPC3_QM_DCCM_BASE 0x4230000uww
#define DCOWE1_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC3_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_AWC_AUX_BASE 0x4238000uww
#define DCOWE1_TPC3_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC3_QM_AWC_AUX_SPECIAW_BASE 0x4238E80uww
#define DCOWE1_TPC3_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC3_QM_BASE 0x423A000uww
#define DCOWE1_TPC3_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_QM_SECTION 0x9000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW0_BASE 0x423A900uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW1_BASE 0x423A908uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW2_BASE 0x423A910uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW3_BASE 0x423A918uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW4_BASE 0x423A920uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW5_BASE 0x423A928uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW6_BASE 0x423A930uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW7_BASE 0x423A938uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW8_BASE 0x423A940uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW9_BASE 0x423A948uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW10_BASE 0x423A950uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW11_BASE 0x423A958uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW12_BASE 0x423A960uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW13_BASE 0x423A968uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW14_BASE 0x423A970uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW15_BASE 0x423A978uww
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC3_QM_AXUSEW_SECUWED_BASE 0x423AB00uww
#define DCOWE1_TPC3_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_AXUSEW_NONSECUWED_BASE 0x423AB80uww
#define DCOWE1_TPC3_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_DBG_HBW_BASE 0x423AC00uww
#define DCOWE1_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC3_QM_DBG_WBW_BASE 0x423AC80uww
#define DCOWE1_TPC3_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC3_QM_CGM_BASE 0x423AD80uww
#define DCOWE1_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC3_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC3_QM_SPECIAW_BASE 0x423AE80uww
#define DCOWE1_TPC3_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_0_BASE 0x423B000uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_CFG_BASE 0x423B000uww
#define DCOWE1_TPC3_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC3_CFG_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_1_BASE 0x423B050uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_2_BASE 0x423B0A0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_3_BASE 0x423B0F0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_4_BASE 0x423B140uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_5_BASE 0x423B190uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_6_BASE 0x423B1E0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_7_BASE 0x423B230uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_8_BASE 0x423B280uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_9_BASE 0x423B2D0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_10_BASE 0x423B320uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_11_BASE 0x423B370uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_12_BASE 0x423B3C0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_13_BASE 0x423B410uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_14_BASE 0x423B460uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_TENSOW_15_BASE 0x423B4B0uww
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_KEWNEW_SYNC_OBJECT_BASE 0x423B500uww
#define DCOWE1_TPC3_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC3_CFG_KEWNEW_BASE 0x423B508uww
#define DCOWE1_TPC3_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC3_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_0_BASE 0x423B5DCuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_1_BASE 0x423B62Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_2_BASE 0x423B67Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_3_BASE 0x423B6CCuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_4_BASE 0x423B71Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_5_BASE 0x423B76Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_6_BASE 0x423B7BCuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_7_BASE 0x423B80Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_8_BASE 0x423B85Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_9_BASE 0x423B8ACuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_10_BASE 0x423B8FCuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_11_BASE 0x423B94Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_12_BASE 0x423B99Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_13_BASE 0x423B9ECuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_14_BASE 0x423BA3Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_TENSOW_15_BASE 0x423BA8Cuww
#define DCOWE1_TPC3_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x423BADCuww
#define DCOWE1_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC3_CFG_QM_BASE 0x423BAE4uww
#define DCOWE1_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC3_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC3_CFG_AXUSEW_BASE 0x423BE00uww
#define DCOWE1_TPC3_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC3_CFG_SPECIAW_BASE 0x423BE80uww
#define DCOWE1_TPC3_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC3_MSTW_IF_WW_SHWD_HBW_BASE 0x423C000uww
#define DCOWE1_TPC3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC3_MSTW_IF_WW_PWVT_HBW_BASE 0x423C200uww
#define DCOWE1_TPC3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC3_MSTW_IF_WW_SHWD_WBW_BASE 0x423C400uww
#define DCOWE1_TPC3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC3_MSTW_IF_WW_PWVT_WBW_BASE 0x423C600uww
#define DCOWE1_TPC3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC3_MSTW_IF_E2E_CWDT_BASE 0x423C800uww
#define DCOWE1_TPC3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC3_MSTW_IF_AXUSEW_BASE 0x423CA80uww
#define DCOWE1_TPC3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC3_MSTW_IF_DBG_HBW_BASE 0x423CB00uww
#define DCOWE1_TPC3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC3_MSTW_IF_DBG_WBW_BASE 0x423CB80uww
#define DCOWE1_TPC3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC3_MSTW_IF_COWE_HBW_BASE 0x423CC00uww
#define DCOWE1_TPC3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC3_MSTW_IF_COWE_WBW_BASE 0x423CD80uww
#define DCOWE1_TPC3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC3_MSTW_IF_SPECIAW_BASE 0x423CE80uww
#define DCOWE1_TPC3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC3_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_TPC4_QM_DCCM_BASE 0x4240000uww
#define DCOWE1_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC4_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_AWC_AUX_BASE 0x4248000uww
#define DCOWE1_TPC4_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC4_QM_AWC_AUX_SPECIAW_BASE 0x4248E80uww
#define DCOWE1_TPC4_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC4_QM_BASE 0x424A000uww
#define DCOWE1_TPC4_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_QM_SECTION 0x9000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW0_BASE 0x424A900uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW1_BASE 0x424A908uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW2_BASE 0x424A910uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW3_BASE 0x424A918uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW4_BASE 0x424A920uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW5_BASE 0x424A928uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW6_BASE 0x424A930uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW7_BASE 0x424A938uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW8_BASE 0x424A940uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW9_BASE 0x424A948uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW10_BASE 0x424A950uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW11_BASE 0x424A958uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW12_BASE 0x424A960uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW13_BASE 0x424A968uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW14_BASE 0x424A970uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW15_BASE 0x424A978uww
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC4_QM_AXUSEW_SECUWED_BASE 0x424AB00uww
#define DCOWE1_TPC4_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_AXUSEW_NONSECUWED_BASE 0x424AB80uww
#define DCOWE1_TPC4_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_DBG_HBW_BASE 0x424AC00uww
#define DCOWE1_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC4_QM_DBG_WBW_BASE 0x424AC80uww
#define DCOWE1_TPC4_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC4_QM_CGM_BASE 0x424AD80uww
#define DCOWE1_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC4_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC4_QM_SPECIAW_BASE 0x424AE80uww
#define DCOWE1_TPC4_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_0_BASE 0x424B000uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_CFG_BASE 0x424B000uww
#define DCOWE1_TPC4_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC4_CFG_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_1_BASE 0x424B050uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_2_BASE 0x424B0A0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_3_BASE 0x424B0F0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_4_BASE 0x424B140uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_5_BASE 0x424B190uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_6_BASE 0x424B1E0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_7_BASE 0x424B230uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_8_BASE 0x424B280uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_9_BASE 0x424B2D0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_10_BASE 0x424B320uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_11_BASE 0x424B370uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_12_BASE 0x424B3C0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_13_BASE 0x424B410uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_14_BASE 0x424B460uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_TENSOW_15_BASE 0x424B4B0uww
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_KEWNEW_SYNC_OBJECT_BASE 0x424B500uww
#define DCOWE1_TPC4_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC4_CFG_KEWNEW_BASE 0x424B508uww
#define DCOWE1_TPC4_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC4_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_0_BASE 0x424B5DCuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_1_BASE 0x424B62Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_2_BASE 0x424B67Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_3_BASE 0x424B6CCuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_4_BASE 0x424B71Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_5_BASE 0x424B76Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_6_BASE 0x424B7BCuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_7_BASE 0x424B80Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_8_BASE 0x424B85Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_9_BASE 0x424B8ACuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_10_BASE 0x424B8FCuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_11_BASE 0x424B94Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_12_BASE 0x424B99Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_13_BASE 0x424B9ECuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_14_BASE 0x424BA3Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_TENSOW_15_BASE 0x424BA8Cuww
#define DCOWE1_TPC4_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x424BADCuww
#define DCOWE1_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC4_CFG_QM_BASE 0x424BAE4uww
#define DCOWE1_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC4_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC4_CFG_AXUSEW_BASE 0x424BE00uww
#define DCOWE1_TPC4_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC4_CFG_SPECIAW_BASE 0x424BE80uww
#define DCOWE1_TPC4_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC4_MSTW_IF_WW_SHWD_HBW_BASE 0x424C000uww
#define DCOWE1_TPC4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC4_MSTW_IF_WW_PWVT_HBW_BASE 0x424C200uww
#define DCOWE1_TPC4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC4_MSTW_IF_WW_SHWD_WBW_BASE 0x424C400uww
#define DCOWE1_TPC4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC4_MSTW_IF_WW_PWVT_WBW_BASE 0x424C600uww
#define DCOWE1_TPC4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC4_MSTW_IF_E2E_CWDT_BASE 0x424C800uww
#define DCOWE1_TPC4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC4_MSTW_IF_AXUSEW_BASE 0x424CA80uww
#define DCOWE1_TPC4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC4_MSTW_IF_DBG_HBW_BASE 0x424CB00uww
#define DCOWE1_TPC4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC4_MSTW_IF_DBG_WBW_BASE 0x424CB80uww
#define DCOWE1_TPC4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC4_MSTW_IF_COWE_HBW_BASE 0x424CC00uww
#define DCOWE1_TPC4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC4_MSTW_IF_COWE_WBW_BASE 0x424CD80uww
#define DCOWE1_TPC4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC4_MSTW_IF_SPECIAW_BASE 0x424CE80uww
#define DCOWE1_TPC4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC4_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_TPC5_QM_DCCM_BASE 0x4250000uww
#define DCOWE1_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_TPC5_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_AWC_AUX_BASE 0x4258000uww
#define DCOWE1_TPC5_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_TPC5_QM_AWC_AUX_SPECIAW_BASE 0x4258E80uww
#define DCOWE1_TPC5_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TPC5_QM_BASE 0x425A000uww
#define DCOWE1_TPC5_QM_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_QM_SECTION 0x9000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW0_BASE 0x425A900uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW1_BASE 0x425A908uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW2_BASE 0x425A910uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW3_BASE 0x425A918uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW4_BASE 0x425A920uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW5_BASE 0x425A928uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW6_BASE 0x425A930uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW7_BASE 0x425A938uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW8_BASE 0x425A940uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW9_BASE 0x425A948uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW10_BASE 0x425A950uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW11_BASE 0x425A958uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW12_BASE 0x425A960uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW13_BASE 0x425A968uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW14_BASE 0x425A970uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW15_BASE 0x425A978uww
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_TPC5_QM_AXUSEW_SECUWED_BASE 0x425AB00uww
#define DCOWE1_TPC5_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_AXUSEW_NONSECUWED_BASE 0x425AB80uww
#define DCOWE1_TPC5_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_DBG_HBW_BASE 0x425AC00uww
#define DCOWE1_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC5_QM_DBG_WBW_BASE 0x425AC80uww
#define DCOWE1_TPC5_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_TPC5_QM_CGM_BASE 0x425AD80uww
#define DCOWE1_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_TPC5_QM_CGM_SECTION 0x1000
#define mmDCOWE1_TPC5_QM_SPECIAW_BASE 0x425AE80uww
#define DCOWE1_TPC5_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_0_BASE 0x425B000uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_CFG_BASE 0x425B000uww
#define DCOWE1_TPC5_CFG_MAX_OFFSET 0x1000
#define DCOWE1_TPC5_CFG_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_1_BASE 0x425B050uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_2_BASE 0x425B0A0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_3_BASE 0x425B0F0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_4_BASE 0x425B140uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_5_BASE 0x425B190uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_6_BASE 0x425B1E0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_7_BASE 0x425B230uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_8_BASE 0x425B280uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_9_BASE 0x425B2D0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_10_BASE 0x425B320uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_11_BASE 0x425B370uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_12_BASE 0x425B3C0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_13_BASE 0x425B410uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_14_BASE 0x425B460uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_TENSOW_15_BASE 0x425B4B0uww
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_KEWNEW_SYNC_OBJECT_BASE 0x425B500uww
#define DCOWE1_TPC5_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC5_CFG_KEWNEW_BASE 0x425B508uww
#define DCOWE1_TPC5_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE1_TPC5_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_0_BASE 0x425B5DCuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_1_BASE 0x425B62Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_2_BASE 0x425B67Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_3_BASE 0x425B6CCuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_4_BASE 0x425B71Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_5_BASE 0x425B76Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_6_BASE 0x425B7BCuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_7_BASE 0x425B80Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_8_BASE 0x425B85Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_9_BASE 0x425B8ACuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_10_BASE 0x425B8FCuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_11_BASE 0x425B94Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_12_BASE 0x425B99Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_13_BASE 0x425B9ECuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_14_BASE 0x425BA3Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_TENSOW_15_BASE 0x425BA8Cuww
#define DCOWE1_TPC5_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE1_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x425BADCuww
#define DCOWE1_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE1_TPC5_CFG_QM_BASE 0x425BAE4uww
#define DCOWE1_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE1_TPC5_CFG_QM_SECTION 0x31C0
#define mmDCOWE1_TPC5_CFG_AXUSEW_BASE 0x425BE00uww
#define DCOWE1_TPC5_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC5_CFG_SPECIAW_BASE 0x425BE80uww
#define DCOWE1_TPC5_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC5_MSTW_IF_WW_SHWD_HBW_BASE 0x425C000uww
#define DCOWE1_TPC5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_TPC5_MSTW_IF_WW_PWVT_HBW_BASE 0x425C200uww
#define DCOWE1_TPC5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_TPC5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_TPC5_MSTW_IF_WW_SHWD_WBW_BASE 0x425C400uww
#define DCOWE1_TPC5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_TPC5_MSTW_IF_WW_PWVT_WBW_BASE 0x425C600uww
#define DCOWE1_TPC5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_TPC5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_TPC5_MSTW_IF_E2E_CWDT_BASE 0x425C800uww
#define DCOWE1_TPC5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_TPC5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_TPC5_MSTW_IF_AXUSEW_BASE 0x425CA80uww
#define DCOWE1_TPC5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_TPC5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_TPC5_MSTW_IF_DBG_HBW_BASE 0x425CB00uww
#define DCOWE1_TPC5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_TPC5_MSTW_IF_DBG_WBW_BASE 0x425CB80uww
#define DCOWE1_TPC5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_TPC5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_TPC5_MSTW_IF_COWE_HBW_BASE 0x425CC00uww
#define DCOWE1_TPC5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_TPC5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_TPC5_MSTW_IF_COWE_WBW_BASE 0x425CD80uww
#define DCOWE1_TPC5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_TPC5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_TPC5_MSTW_IF_SPECIAW_BASE 0x425CE80uww
#define DCOWE1_TPC5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC5_MSTW_IF_SPECIAW_SECTION 0x23180
#define mmDCOWE1_HMMU0_MMU_BASE 0x4280000uww
#define DCOWE1_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_MMU_SECTION 0xE800
#define mmDCOWE1_HMMU0_MMU_SPECIAW_BASE 0x4280E80uww
#define DCOWE1_HMMU0_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU0_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU0_STWB_BASE 0x4281000uww
#define DCOWE1_HMMU0_STWB_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_STWB_SECTION 0xE800
#define mmDCOWE1_HMMU0_STWB_SPECIAW_BASE 0x4281E80uww
#define DCOWE1_HMMU0_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU0_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE1_HMMU0_SCWAMB_OUT_BASE 0x4283000uww
#define DCOWE1_HMMU0_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE1_HMMU0_SCWAMB_OUT_SPECIAW_BASE 0x4283E80uww
#define DCOWE1_HMMU0_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU0_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU0_MSTW_IF_WW_SHWD_HBW_BASE 0x4284000uww
#define DCOWE1_HMMU0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU0_MSTW_IF_WW_PWVT_HBW_BASE 0x4284200uww
#define DCOWE1_HMMU0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU0_MSTW_IF_WW_SHWD_WBW_BASE 0x4284400uww
#define DCOWE1_HMMU0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU0_MSTW_IF_WW_PWVT_WBW_BASE 0x4284600uww
#define DCOWE1_HMMU0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU0_MSTW_IF_E2E_CWDT_BASE 0x4284800uww
#define DCOWE1_HMMU0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_HMMU0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_HMMU0_MSTW_IF_AXUSEW_BASE 0x4284A80uww
#define DCOWE1_HMMU0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_HMMU0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_HMMU0_MSTW_IF_DBG_HBW_BASE 0x4284B00uww
#define DCOWE1_HMMU0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_HMMU0_MSTW_IF_DBG_WBW_BASE 0x4284B80uww
#define DCOWE1_HMMU0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_HMMU0_MSTW_IF_COWE_HBW_BASE 0x4284C00uww
#define DCOWE1_HMMU0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_HMMU0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_HMMU0_MSTW_IF_COWE_WBW_BASE 0x4284D80uww
#define DCOWE1_HMMU0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_HMMU0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_HMMU0_MSTW_IF_SPECIAW_BASE 0x4284E80uww
#define DCOWE1_HMMU0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU0_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE1_HMMU1_MMU_BASE 0x4290000uww
#define DCOWE1_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_MMU_SECTION 0xE800
#define mmDCOWE1_HMMU1_MMU_SPECIAW_BASE 0x4290E80uww
#define DCOWE1_HMMU1_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU1_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU1_STWB_BASE 0x4291000uww
#define DCOWE1_HMMU1_STWB_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_STWB_SECTION 0xE800
#define mmDCOWE1_HMMU1_STWB_SPECIAW_BASE 0x4291E80uww
#define DCOWE1_HMMU1_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU1_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE1_HMMU1_SCWAMB_OUT_BASE 0x4293000uww
#define DCOWE1_HMMU1_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE1_HMMU1_SCWAMB_OUT_SPECIAW_BASE 0x4293E80uww
#define DCOWE1_HMMU1_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU1_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU1_MSTW_IF_WW_SHWD_HBW_BASE 0x4294000uww
#define DCOWE1_HMMU1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU1_MSTW_IF_WW_PWVT_HBW_BASE 0x4294200uww
#define DCOWE1_HMMU1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU1_MSTW_IF_WW_SHWD_WBW_BASE 0x4294400uww
#define DCOWE1_HMMU1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU1_MSTW_IF_WW_PWVT_WBW_BASE 0x4294600uww
#define DCOWE1_HMMU1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU1_MSTW_IF_E2E_CWDT_BASE 0x4294800uww
#define DCOWE1_HMMU1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_HMMU1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_HMMU1_MSTW_IF_AXUSEW_BASE 0x4294A80uww
#define DCOWE1_HMMU1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_HMMU1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_HMMU1_MSTW_IF_DBG_HBW_BASE 0x4294B00uww
#define DCOWE1_HMMU1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_HMMU1_MSTW_IF_DBG_WBW_BASE 0x4294B80uww
#define DCOWE1_HMMU1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_HMMU1_MSTW_IF_COWE_HBW_BASE 0x4294C00uww
#define DCOWE1_HMMU1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_HMMU1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_HMMU1_MSTW_IF_COWE_WBW_BASE 0x4294D80uww
#define DCOWE1_HMMU1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_HMMU1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_HMMU1_MSTW_IF_SPECIAW_BASE 0x4294E80uww
#define DCOWE1_HMMU1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU1_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE1_HMMU2_MMU_BASE 0x42A0000uww
#define DCOWE1_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_MMU_SECTION 0xE800
#define mmDCOWE1_HMMU2_MMU_SPECIAW_BASE 0x42A0E80uww
#define DCOWE1_HMMU2_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU2_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU2_STWB_BASE 0x42A1000uww
#define DCOWE1_HMMU2_STWB_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_STWB_SECTION 0xE800
#define mmDCOWE1_HMMU2_STWB_SPECIAW_BASE 0x42A1E80uww
#define DCOWE1_HMMU2_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU2_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE1_HMMU2_SCWAMB_OUT_BASE 0x42A3000uww
#define DCOWE1_HMMU2_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE1_HMMU2_SCWAMB_OUT_SPECIAW_BASE 0x42A3E80uww
#define DCOWE1_HMMU2_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU2_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU2_MSTW_IF_WW_SHWD_HBW_BASE 0x42A4000uww
#define DCOWE1_HMMU2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU2_MSTW_IF_WW_PWVT_HBW_BASE 0x42A4200uww
#define DCOWE1_HMMU2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU2_MSTW_IF_WW_SHWD_WBW_BASE 0x42A4400uww
#define DCOWE1_HMMU2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU2_MSTW_IF_WW_PWVT_WBW_BASE 0x42A4600uww
#define DCOWE1_HMMU2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU2_MSTW_IF_E2E_CWDT_BASE 0x42A4800uww
#define DCOWE1_HMMU2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_HMMU2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_HMMU2_MSTW_IF_AXUSEW_BASE 0x42A4A80uww
#define DCOWE1_HMMU2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_HMMU2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_HMMU2_MSTW_IF_DBG_HBW_BASE 0x42A4B00uww
#define DCOWE1_HMMU2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_HMMU2_MSTW_IF_DBG_WBW_BASE 0x42A4B80uww
#define DCOWE1_HMMU2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_HMMU2_MSTW_IF_COWE_HBW_BASE 0x42A4C00uww
#define DCOWE1_HMMU2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_HMMU2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_HMMU2_MSTW_IF_COWE_WBW_BASE 0x42A4D80uww
#define DCOWE1_HMMU2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_HMMU2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_HMMU2_MSTW_IF_SPECIAW_BASE 0x42A4E80uww
#define DCOWE1_HMMU2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU2_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE1_HMMU3_MMU_BASE 0x42B0000uww
#define DCOWE1_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_MMU_SECTION 0xE800
#define mmDCOWE1_HMMU3_MMU_SPECIAW_BASE 0x42B0E80uww
#define DCOWE1_HMMU3_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU3_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU3_STWB_BASE 0x42B1000uww
#define DCOWE1_HMMU3_STWB_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_STWB_SECTION 0xE800
#define mmDCOWE1_HMMU3_STWB_SPECIAW_BASE 0x42B1E80uww
#define DCOWE1_HMMU3_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU3_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE1_HMMU3_SCWAMB_OUT_BASE 0x42B3000uww
#define DCOWE1_HMMU3_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE1_HMMU3_SCWAMB_OUT_SPECIAW_BASE 0x42B3E80uww
#define DCOWE1_HMMU3_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU3_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HMMU3_MSTW_IF_WW_SHWD_HBW_BASE 0x42B4000uww
#define DCOWE1_HMMU3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU3_MSTW_IF_WW_PWVT_HBW_BASE 0x42B4200uww
#define DCOWE1_HMMU3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_HMMU3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_HMMU3_MSTW_IF_WW_SHWD_WBW_BASE 0x42B4400uww
#define DCOWE1_HMMU3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU3_MSTW_IF_WW_PWVT_WBW_BASE 0x42B4600uww
#define DCOWE1_HMMU3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_HMMU3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_HMMU3_MSTW_IF_E2E_CWDT_BASE 0x42B4800uww
#define DCOWE1_HMMU3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_HMMU3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_HMMU3_MSTW_IF_AXUSEW_BASE 0x42B4A80uww
#define DCOWE1_HMMU3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_HMMU3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_HMMU3_MSTW_IF_DBG_HBW_BASE 0x42B4B00uww
#define DCOWE1_HMMU3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_HMMU3_MSTW_IF_DBG_WBW_BASE 0x42B4B80uww
#define DCOWE1_HMMU3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_HMMU3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_HMMU3_MSTW_IF_COWE_HBW_BASE 0x42B4C00uww
#define DCOWE1_HMMU3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_HMMU3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_HMMU3_MSTW_IF_COWE_WBW_BASE 0x42B4D80uww
#define DCOWE1_HMMU3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_HMMU3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_HMMU3_MSTW_IF_SPECIAW_BASE 0x42B4E80uww
#define DCOWE1_HMMU3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HMMU3_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE1_MME_QM_AWC_DCCM_BASE 0x42C0000uww
#define DCOWE1_MME_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_MME_QM_AWC_DCCM_SECTION 0x8000
#define mmDCOWE1_MME_QM_AWC_AUX_BASE 0x42C8000uww
#define DCOWE1_MME_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_MME_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_MME_QM_AWC_AUX_SPECIAW_BASE 0x42C8E80uww
#define DCOWE1_MME_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_QM_AWC_AUX_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_QM_AWC_DUP_ENG_BASE 0x42C9000uww
#define DCOWE1_MME_QM_AWC_DUP_ENG_MAX_OFFSET 0x1000
#define DCOWE1_MME_QM_AWC_DUP_ENG_SECTION 0x9000
#define mmDCOWE1_MME_QM_AWC_DUP_ENG_AXUSEW_BASE 0x42C9900uww
#define DCOWE1_MME_QM_AWC_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_QM_AWC_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmDCOWE1_MME_QM_AWC_DUP_ENG_SPECIAW_BASE 0x42C9E80uww
#define DCOWE1_MME_QM_AWC_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_QM_AWC_DUP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_QM_BASE 0x42CA000uww
#define DCOWE1_MME_QM_MAX_OFFSET 0x1000
#define DCOWE1_MME_QM_SECTION 0x9000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW0_BASE 0x42CA900uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW1_BASE 0x42CA908uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW2_BASE 0x42CA910uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW3_BASE 0x42CA918uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW4_BASE 0x42CA920uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW5_BASE 0x42CA928uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW6_BASE 0x42CA930uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW7_BASE 0x42CA938uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW8_BASE 0x42CA940uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW9_BASE 0x42CA948uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW10_BASE 0x42CA950uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW11_BASE 0x42CA958uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW12_BASE 0x42CA960uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW13_BASE 0x42CA968uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW14_BASE 0x42CA970uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_MME_QM_QMAN_WW64_BASE_ADDW15_BASE 0x42CA978uww
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_MME_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_MME_QM_AXUSEW_SECUWED_BASE 0x42CAB00uww
#define DCOWE1_MME_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_MME_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_MME_QM_AXUSEW_NONSECUWED_BASE 0x42CAB80uww
#define DCOWE1_MME_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_MME_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_MME_QM_DBG_HBW_BASE 0x42CAC00uww
#define DCOWE1_MME_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_QM_DBG_WBW_BASE 0x42CAC80uww
#define DCOWE1_MME_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_MME_QM_CGM_BASE 0x42CAD80uww
#define DCOWE1_MME_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_MME_QM_CGM_SECTION 0x1000
#define mmDCOWE1_MME_QM_SPECIAW_BASE 0x42CAE80uww
#define DCOWE1_MME_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_WO_BASE 0x42CB000uww
#define DCOWE1_MME_CTWW_WO_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_WO_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_WO_AWCH_BASE_ADDW_BASE 0x42CB008uww
#define DCOWE1_MME_CTWW_WO_AWCH_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE1_MME_CTWW_WO_AWCH_BASE_ADDW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_BASE 0x42CB028uww
#define DCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_WO_AWCH_TENSOW_A_BASE 0x42CB040uww
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_A_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_WO_AWCH_TENSOW_B_BASE 0x42CB098uww
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_B_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_WO_AWCH_TENSOW_COUT_BASE 0x42CB0F0uww
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_WO_AWCH_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_BASE 0x42CB15Cuww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_BASE 0x42CB170uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_BASE 0x42CB184uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_BASE 0x42CB198uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_BASE 0x42CB1ACuww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_BASE 0x42CB1C0uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_BASE 0x42CB1D4uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_BASE 0x42CB1E8uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_BASE 0x42CB1FCuww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_BASE 0x42CB210uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_BASE 0x42CB22Cuww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_BASE 0x42CB240uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_BASE 0x42CB254uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_BASE 0x42CB268uww
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_END_BASE 0x42CB280uww
#define DCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE1_MME_CTWW_WO_AWCH_NON_TENSOW_END_SECTION 0xB800
#define mmDCOWE1_MME_CTWW_WO_MME_AXUSEW_BASE 0x42CBE00uww
#define DCOWE1_MME_CTWW_WO_MME_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_CTWW_WO_MME_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_WO_SPECIAW_BASE 0x42CBE80uww
#define DCOWE1_MME_CTWW_WO_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_WO_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_BASE 0x42CC000uww
#define DCOWE1_MME_CTWW_HI_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_HI_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_BASE_ADDW_BASE 0x42CC008uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE1_MME_CTWW_HI_SHADOW_0_BASE_ADDW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_BASE 0x42CC028uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_A_BASE 0x42CC040uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_A_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_B_BASE 0x42CC098uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_B_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_BASE 0x42CC0F0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_BASE 0x42CC15Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_BASE 0x42CC170uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_BASE 0x42CC184uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_BASE 0x42CC198uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_BASE 0x42CC1ACuww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_BASE 0x42CC1C0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_BASE 0x42CC1D4uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_BASE 0x42CC1E8uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_BASE 0x42CC1FCuww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_BASE 0x42CC210uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_BASE 0x42CC22Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_BASE 0x42CC240uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_BASE 0x42CC254uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_BASE 0x42CC268uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_BASE 0x42CC280uww
#define DCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE1_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_BASE_ADDW_BASE 0x42CC308uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE1_MME_CTWW_HI_SHADOW_1_BASE_ADDW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_BASE 0x42CC328uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_A_BASE 0x42CC340uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_A_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_B_BASE 0x42CC398uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_B_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_BASE 0x42CC3F0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_BASE 0x42CC45Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_BASE 0x42CC470uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_BASE 0x42CC484uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_BASE 0x42CC498uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_BASE 0x42CC4ACuww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_BASE 0x42CC4C0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_BASE 0x42CC4D4uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_BASE 0x42CC4E8uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_BASE 0x42CC4FCuww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_BASE 0x42CC510uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_BASE 0x42CC52Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_BASE 0x42CC540uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_BASE 0x42CC554uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_BASE 0x42CC568uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_BASE 0x42CC580uww
#define DCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE1_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_BASE_ADDW_BASE 0x42CC608uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE1_MME_CTWW_HI_SHADOW_2_BASE_ADDW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_BASE 0x42CC628uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_A_BASE 0x42CC640uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_A_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_B_BASE 0x42CC698uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_B_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_BASE 0x42CC6F0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_BASE 0x42CC75Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_BASE 0x42CC770uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_BASE 0x42CC784uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_BASE 0x42CC798uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_BASE 0x42CC7ACuww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_BASE 0x42CC7C0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_BASE 0x42CC7D4uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_BASE 0x42CC7E8uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_BASE 0x42CC7FCuww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_BASE 0x42CC810uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_BASE 0x42CC82Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_BASE 0x42CC840uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_BASE 0x42CC854uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_BASE 0x42CC868uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_BASE 0x42CC880uww
#define DCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE1_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_BASE_ADDW_BASE 0x42CC908uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE1_MME_CTWW_HI_SHADOW_3_BASE_ADDW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_BASE 0x42CC928uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_A_BASE 0x42CC940uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_A_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_B_BASE 0x42CC998uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_B_SECTION 0x5800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_BASE 0x42CC9F0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_BASE 0x42CCA5Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_BASE 0x42CCA70uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_BASE 0x42CCA84uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_BASE 0x42CCA98uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_BASE 0x42CCAACuww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_BASE 0x42CCAC0uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_BASE 0x42CCAD4uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_BASE 0x42CCAE8uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_BASE 0x42CCAFCuww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_BASE 0x42CCB10uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_BASE 0x42CCB2Cuww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_BASE 0x42CCB40uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_BASE 0x42CCB54uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_BASE 0x42CCB68uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_BASE 0x42CCB80uww
#define DCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE1_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_SECTION 0x3000
#define mmDCOWE1_MME_CTWW_HI_SPECIAW_BASE 0x42CCE80uww
#define DCOWE1_MME_CTWW_HI_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_HI_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_EU_BIST_BASE 0x42CD000uww
#define DCOWE1_MME_EU_BIST_MAX_OFFSET 0x1000
#define DCOWE1_MME_EU_BIST_SECTION 0xE800
#define mmDCOWE1_MME_EU_BIST_SPECIAW_BASE 0x42CDE80uww
#define DCOWE1_MME_EU_BIST_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_EU_BIST_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_HBW_BASE 0x42CE000uww
#define DCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_HBW_BASE 0x42CE200uww
#define DCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_WBW_BASE 0x42CE400uww
#define DCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_CTWW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_WBW_BASE 0x42CE600uww
#define DCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_CTWW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_CTWW_MSTW_IF_E2E_CWDT_BASE 0x42CE800uww
#define DCOWE1_MME_CTWW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_CTWW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_CTWW_MSTW_IF_AXUSEW_BASE 0x42CEA80uww
#define DCOWE1_MME_CTWW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_CTWW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_MSTW_IF_DBG_HBW_BASE 0x42CEB00uww
#define DCOWE1_MME_CTWW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_MSTW_IF_DBG_WBW_BASE 0x42CEB80uww
#define DCOWE1_MME_CTWW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_CTWW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_CTWW_MSTW_IF_COWE_HBW_BASE 0x42CEC00uww
#define DCOWE1_MME_CTWW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_CTWW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_CTWW_MSTW_IF_COWE_WBW_BASE 0x42CED80uww
#define DCOWE1_MME_CTWW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_CTWW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_MSTW_IF_SPECIAW_BASE 0x42CEE80uww
#define DCOWE1_MME_CTWW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_CTWW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_QM_AWC_ACP_ENG_BASE 0x42CF000uww
#define DCOWE1_MME_QM_AWC_ACP_ENG_MAX_OFFSET 0x1000
#define DCOWE1_MME_QM_AWC_ACP_ENG_SECTION 0xE800
#define mmDCOWE1_MME_QM_AWC_ACP_ENG_SPECIAW_BASE 0x42CFE80uww
#define DCOWE1_MME_QM_AWC_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_QM_AWC_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE0_BASE 0x42D0000uww
#define DCOWE1_MME_SBTE0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_SECTION 0xE800
#define mmDCOWE1_MME_SBTE0_SPECIAW_BASE 0x42D0E80uww
#define DCOWE1_MME_SBTE0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE0_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_BASE 0x42D1000uww
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_BASE 0x42D1200uww
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_BASE 0x42D1400uww
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_BASE 0x42D1600uww
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_E2E_CWDT_BASE 0x42D1800uww
#define DCOWE1_MME_SBTE0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_SBTE0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_SBTE0_MSTW_IF_AXUSEW_BASE 0x42D1A80uww
#define DCOWE1_MME_SBTE0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_SBTE0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_DBG_HBW_BASE 0x42D1B00uww
#define DCOWE1_MME_SBTE0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_DBG_WBW_BASE 0x42D1B80uww
#define DCOWE1_MME_SBTE0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_COWE_HBW_BASE 0x42D1C00uww
#define DCOWE1_MME_SBTE0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_SBTE0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE0_MSTW_IF_COWE_WBW_BASE 0x42D1D80uww
#define DCOWE1_MME_SBTE0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_SBTE0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_MSTW_IF_SPECIAW_BASE 0x42D1E80uww
#define DCOWE1_MME_SBTE0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE0_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE1_MME_SBTE1_BASE 0x42D8000uww
#define DCOWE1_MME_SBTE1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_SECTION 0xE800
#define mmDCOWE1_MME_SBTE1_SPECIAW_BASE 0x42D8E80uww
#define DCOWE1_MME_SBTE1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE1_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_BASE 0x42D9000uww
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_BASE 0x42D9200uww
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_BASE 0x42D9400uww
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_BASE 0x42D9600uww
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_E2E_CWDT_BASE 0x42D9800uww
#define DCOWE1_MME_SBTE1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_SBTE1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_SBTE1_MSTW_IF_AXUSEW_BASE 0x42D9A80uww
#define DCOWE1_MME_SBTE1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_SBTE1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_DBG_HBW_BASE 0x42D9B00uww
#define DCOWE1_MME_SBTE1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_DBG_WBW_BASE 0x42D9B80uww
#define DCOWE1_MME_SBTE1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_COWE_HBW_BASE 0x42D9C00uww
#define DCOWE1_MME_SBTE1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_SBTE1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE1_MSTW_IF_COWE_WBW_BASE 0x42D9D80uww
#define DCOWE1_MME_SBTE1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_SBTE1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_MSTW_IF_SPECIAW_BASE 0x42D9E80uww
#define DCOWE1_MME_SBTE1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE1_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE1_MME_SBTE2_BASE 0x42E0000uww
#define DCOWE1_MME_SBTE2_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_SECTION 0xE800
#define mmDCOWE1_MME_SBTE2_SPECIAW_BASE 0x42E0E80uww
#define DCOWE1_MME_SBTE2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE2_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_BASE 0x42E1000uww
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_BASE 0x42E1200uww
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_BASE 0x42E1400uww
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_BASE 0x42E1600uww
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_E2E_CWDT_BASE 0x42E1800uww
#define DCOWE1_MME_SBTE2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_SBTE2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_SBTE2_MSTW_IF_AXUSEW_BASE 0x42E1A80uww
#define DCOWE1_MME_SBTE2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_SBTE2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_DBG_HBW_BASE 0x42E1B00uww
#define DCOWE1_MME_SBTE2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_DBG_WBW_BASE 0x42E1B80uww
#define DCOWE1_MME_SBTE2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_COWE_HBW_BASE 0x42E1C00uww
#define DCOWE1_MME_SBTE2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_SBTE2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE2_MSTW_IF_COWE_WBW_BASE 0x42E1D80uww
#define DCOWE1_MME_SBTE2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_SBTE2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_MSTW_IF_SPECIAW_BASE 0x42E1E80uww
#define DCOWE1_MME_SBTE2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE2_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE1_MME_SBTE3_BASE 0x42E8000uww
#define DCOWE1_MME_SBTE3_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_SECTION 0xE800
#define mmDCOWE1_MME_SBTE3_SPECIAW_BASE 0x42E8E80uww
#define DCOWE1_MME_SBTE3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_BASE 0x42E9000uww
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_BASE 0x42E9200uww
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_BASE 0x42E9400uww
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_BASE 0x42E9600uww
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_E2E_CWDT_BASE 0x42E9800uww
#define DCOWE1_MME_SBTE3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_SBTE3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_SBTE3_MSTW_IF_AXUSEW_BASE 0x42E9A80uww
#define DCOWE1_MME_SBTE3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_SBTE3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_DBG_HBW_BASE 0x42E9B00uww
#define DCOWE1_MME_SBTE3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_DBG_WBW_BASE 0x42E9B80uww
#define DCOWE1_MME_SBTE3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_COWE_HBW_BASE 0x42E9C00uww
#define DCOWE1_MME_SBTE3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_SBTE3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE3_MSTW_IF_COWE_WBW_BASE 0x42E9D80uww
#define DCOWE1_MME_SBTE3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_SBTE3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_MSTW_IF_SPECIAW_BASE 0x42E9E80uww
#define DCOWE1_MME_SBTE3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE3_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE1_MME_SBTE4_BASE 0x42F0000uww
#define DCOWE1_MME_SBTE4_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_SECTION 0xE800
#define mmDCOWE1_MME_SBTE4_SPECIAW_BASE 0x42F0E80uww
#define DCOWE1_MME_SBTE4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE4_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_BASE 0x42F1000uww
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_BASE 0x42F1200uww
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_BASE 0x42F1400uww
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_BASE 0x42F1600uww
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_E2E_CWDT_BASE 0x42F1800uww
#define DCOWE1_MME_SBTE4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_SBTE4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_SBTE4_MSTW_IF_AXUSEW_BASE 0x42F1A80uww
#define DCOWE1_MME_SBTE4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_SBTE4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_DBG_HBW_BASE 0x42F1B00uww
#define DCOWE1_MME_SBTE4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_DBG_WBW_BASE 0x42F1B80uww
#define DCOWE1_MME_SBTE4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_SBTE4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_COWE_HBW_BASE 0x42F1C00uww
#define DCOWE1_MME_SBTE4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_SBTE4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_SBTE4_MSTW_IF_COWE_WBW_BASE 0x42F1D80uww
#define DCOWE1_MME_SBTE4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_SBTE4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_MSTW_IF_SPECIAW_BASE 0x42F1E80uww
#define DCOWE1_MME_SBTE4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_SBTE4_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE1_MME_ACC_BASE 0x42F8000uww
#define DCOWE1_MME_ACC_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_SECTION 0xE800
#define mmDCOWE1_MME_ACC_SPECIAW_BASE 0x42F8E80uww
#define DCOWE1_MME_ACC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_ACC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_WB0_MSTW_IF_WW_SHWD_HBW_BASE 0x42F9000uww
#define DCOWE1_MME_WB0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_WB0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_WB0_MSTW_IF_WW_PWVT_HBW_BASE 0x42F9200uww
#define DCOWE1_MME_WB0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_WB0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_WB0_MSTW_IF_WW_SHWD_WBW_BASE 0x42F9400uww
#define DCOWE1_MME_WB0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_WB0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_WB0_MSTW_IF_WW_PWVT_WBW_BASE 0x42F9600uww
#define DCOWE1_MME_WB0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_WB0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_WB0_MSTW_IF_E2E_CWDT_BASE 0x42F9800uww
#define DCOWE1_MME_WB0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_WB0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_WB0_MSTW_IF_AXUSEW_BASE 0x42F9A80uww
#define DCOWE1_MME_WB0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_WB0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_WB0_MSTW_IF_DBG_HBW_BASE 0x42F9B00uww
#define DCOWE1_MME_WB0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_WB0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_WB0_MSTW_IF_DBG_WBW_BASE 0x42F9B80uww
#define DCOWE1_MME_WB0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_WB0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_WB0_MSTW_IF_COWE_HBW_BASE 0x42F9C00uww
#define DCOWE1_MME_WB0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_WB0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_WB0_MSTW_IF_COWE_WBW_BASE 0x42F9D80uww
#define DCOWE1_MME_WB0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_WB0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_WB0_MSTW_IF_SPECIAW_BASE 0x42F9E80uww
#define DCOWE1_MME_WB0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_WB0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_MME_WB1_MSTW_IF_WW_SHWD_HBW_BASE 0x42FA000uww
#define DCOWE1_MME_WB1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_WB1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_MME_WB1_MSTW_IF_WW_PWVT_HBW_BASE 0x42FA200uww
#define DCOWE1_MME_WB1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_MME_WB1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_MME_WB1_MSTW_IF_WW_SHWD_WBW_BASE 0x42FA400uww
#define DCOWE1_MME_WB1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_WB1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_MME_WB1_MSTW_IF_WW_PWVT_WBW_BASE 0x42FA600uww
#define DCOWE1_MME_WB1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_MME_WB1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_MME_WB1_MSTW_IF_E2E_CWDT_BASE 0x42FA800uww
#define DCOWE1_MME_WB1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_MME_WB1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_MME_WB1_MSTW_IF_AXUSEW_BASE 0x42FAA80uww
#define DCOWE1_MME_WB1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_MME_WB1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_MME_WB1_MSTW_IF_DBG_HBW_BASE 0x42FAB00uww
#define DCOWE1_MME_WB1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_WB1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_MME_WB1_MSTW_IF_DBG_WBW_BASE 0x42FAB80uww
#define DCOWE1_MME_WB1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_MME_WB1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_MME_WB1_MSTW_IF_COWE_HBW_BASE 0x42FAC00uww
#define DCOWE1_MME_WB1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_MME_WB1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_MME_WB1_MSTW_IF_COWE_WBW_BASE 0x42FAD80uww
#define DCOWE1_MME_WB1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_MME_WB1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_MME_WB1_MSTW_IF_SPECIAW_BASE 0x42FAE80uww
#define DCOWE1_MME_WB1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_MME_WB1_MSTW_IF_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SYNC_MNGW_OBJS_BASE 0x4300000uww
#define DCOWE1_SYNC_MNGW_OBJS_MAX_OFFSET 0x15A00
#define DCOWE1_SYNC_MNGW_OBJS_SECTION 0x1E000
#define mmDCOWE1_SYNC_MNGW_GWBW_BASE 0x431E000uww
#define DCOWE1_SYNC_MNGW_GWBW_MAX_OFFSET 0x1000
#define DCOWE1_SYNC_MNGW_GWBW_SECTION 0xE800
#define mmDCOWE1_SYNC_MNGW_GWBW_SPECIAW_BASE 0x431EE80uww
#define DCOWE1_SYNC_MNGW_GWBW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SYNC_MNGW_GWBW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_BASE 0x431F000uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_BASE 0x431F200uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_BASE 0x431F400uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_BASE 0x431F600uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_E2E_CWDT_BASE 0x431F800uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_SYNC_MNGW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_AXUSEW_BASE 0x431FA80uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_SYNC_MNGW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_DBG_HBW_BASE 0x431FB00uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_SYNC_MNGW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_DBG_WBW_BASE 0x431FB80uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_SYNC_MNGW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_COWE_HBW_BASE 0x431FC00uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_SYNC_MNGW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_COWE_WBW_BASE 0x431FD80uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_SYNC_MNGW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_SYNC_MNGW_MSTW_IF_SPECIAW_BASE 0x431FE80uww
#define DCOWE1_SYNC_MNGW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SYNC_MNGW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HIF0_BASE 0x4320000uww
#define DCOWE1_HIF0_MAX_OFFSET 0x1000
#define DCOWE1_HIF0_SECTION 0xE800
#define mmDCOWE1_HIF0_SPECIAW_BASE 0x4320E80uww
#define DCOWE1_HIF0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HIF0_SPECIAW_SECTION 0x3180
#define mmDCOWE1_HIF1_BASE 0x4324000uww
#define DCOWE1_HIF1_MAX_OFFSET 0x1000
#define DCOWE1_HIF1_SECTION 0xE800
#define mmDCOWE1_HIF1_SPECIAW_BASE 0x4324E80uww
#define DCOWE1_HIF1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HIF1_SPECIAW_SECTION 0x3180
#define mmDCOWE1_HIF2_BASE 0x4328000uww
#define DCOWE1_HIF2_MAX_OFFSET 0x1000
#define DCOWE1_HIF2_SECTION 0xE800
#define mmDCOWE1_HIF2_SPECIAW_BASE 0x4328E80uww
#define DCOWE1_HIF2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HIF2_SPECIAW_SECTION 0x3180
#define mmDCOWE1_HIF3_BASE 0x432C000uww
#define DCOWE1_HIF3_MAX_OFFSET 0x1000
#define DCOWE1_HIF3_SECTION 0xE800
#define mmDCOWE1_HIF3_SPECIAW_BASE 0x432CE80uww
#define DCOWE1_HIF3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HIF3_SPECIAW_SECTION 0x13180
#define mmDCOWE1_WTW0_CTWW_BASE 0x4340000uww
#define DCOWE1_WTW0_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW0_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW0_CTWW_SPECIAW_BASE 0x4340E80uww
#define DCOWE1_WTW0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW0_H3_BASE 0x4341000uww
#define DCOWE1_WTW0_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW0_H3_SECTION 0xE800
#define mmDCOWE1_WTW0_H3_SPECIAW_BASE 0x4341E80uww
#define DCOWE1_WTW0_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW0_MSTW_IF_WW_SHWD_HBW_BASE 0x4342000uww
#define DCOWE1_WTW0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW0_MSTW_IF_WW_PWVT_HBW_BASE 0x4342200uww
#define DCOWE1_WTW0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW0_MSTW_IF_WW_SHWD_WBW_BASE 0x4342400uww
#define DCOWE1_WTW0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW0_MSTW_IF_WW_PWVT_WBW_BASE 0x4342600uww
#define DCOWE1_WTW0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW0_MSTW_IF_E2E_CWDT_BASE 0x4342800uww
#define DCOWE1_WTW0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW0_MSTW_IF_AXUSEW_BASE 0x4342A80uww
#define DCOWE1_WTW0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW0_MSTW_IF_DBG_HBW_BASE 0x4342B00uww
#define DCOWE1_WTW0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW0_MSTW_IF_DBG_WBW_BASE 0x4342B80uww
#define DCOWE1_WTW0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW0_MSTW_IF_COWE_HBW_BASE 0x4342C00uww
#define DCOWE1_WTW0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW0_MSTW_IF_COWE_WBW_BASE 0x4342D80uww
#define DCOWE1_WTW0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW0_MSTW_IF_SPECIAW_BASE 0x4342E80uww
#define DCOWE1_WTW0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW0_ADD_DEC_HBW_BASE 0x4343000uww
#define DCOWE1_WTW0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW0_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW0_ADD_DEC_WBW_BASE 0x4343400uww
#define DCOWE1_WTW0_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW0_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW0_ADD_DEC_SPECIAW_BASE 0x4343E80uww
#define DCOWE1_WTW0_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW0_BASE 0x4344000uww
#define DCOWE1_WTW0_MAX_OFFSET 0x1000
#define DCOWE1_WTW0_SECTION 0x3000
#define mmDCOWE1_WTW0_HBW_WD_WQ_WW_STAT_BASE 0x4344300uww
#define DCOWE1_WTW0_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_HBW_WD_WS_WW_STAT_BASE 0x4344340uww
#define DCOWE1_WTW0_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_HBW_WW_WQ_WW_STAT_BASE 0x4344380uww
#define DCOWE1_WTW0_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_HBW_WW_WS_WW_STAT_BASE 0x43443C0uww
#define DCOWE1_WTW0_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_WBW_WD_WQ_WW_STAT_BASE 0x4344400uww
#define DCOWE1_WTW0_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_WBW_WD_WS_WW_STAT_BASE 0x4344440uww
#define DCOWE1_WTW0_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_WBW_WW_WQ_WW_STAT_BASE 0x4344480uww
#define DCOWE1_WTW0_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_WBW_WW_WS_WW_STAT_BASE 0x43444C0uww
#define DCOWE1_WTW0_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_HBW_MFIFO_BASE 0x4344500uww
#define DCOWE1_WTW0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW0_E2E_WD_WW_STAT_BASE 0x4344540uww
#define DCOWE1_WTW0_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW0_E2E_WW_WW_STAT_BASE 0x4344580uww
#define DCOWE1_WTW0_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW0_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW0_WTW_HBW_XACT_STAT_BASE 0x4344600uww
#define DCOWE1_WTW0_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW0_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW0_WTW_WBW_XACT_STAT_BASE 0x4344680uww
#define DCOWE1_WTW0_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW0_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW0_WTW_E2E_XACT_STAT_BASE 0x4344700uww
#define DCOWE1_WTW0_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW0_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW0_SPECIAW_BASE 0x4344E80uww
#define DCOWE1_WTW0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW0_DBG_ADDW_BASE 0x4345000uww
#define DCOWE1_WTW0_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW0_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW0_DBG_ADDW_SPECIAW_BASE 0x4345E80uww
#define DCOWE1_WTW0_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW0_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW1_CTWW_BASE 0x4348000uww
#define DCOWE1_WTW1_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW1_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW1_CTWW_SPECIAW_BASE 0x4348E80uww
#define DCOWE1_WTW1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW1_H3_BASE 0x4349000uww
#define DCOWE1_WTW1_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW1_H3_SECTION 0xE800
#define mmDCOWE1_WTW1_H3_SPECIAW_BASE 0x4349E80uww
#define DCOWE1_WTW1_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW1_MSTW_IF_WW_SHWD_HBW_BASE 0x434A000uww
#define DCOWE1_WTW1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW1_MSTW_IF_WW_PWVT_HBW_BASE 0x434A200uww
#define DCOWE1_WTW1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW1_MSTW_IF_WW_SHWD_WBW_BASE 0x434A400uww
#define DCOWE1_WTW1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW1_MSTW_IF_WW_PWVT_WBW_BASE 0x434A600uww
#define DCOWE1_WTW1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW1_MSTW_IF_E2E_CWDT_BASE 0x434A800uww
#define DCOWE1_WTW1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW1_MSTW_IF_AXUSEW_BASE 0x434AA80uww
#define DCOWE1_WTW1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW1_MSTW_IF_DBG_HBW_BASE 0x434AB00uww
#define DCOWE1_WTW1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW1_MSTW_IF_DBG_WBW_BASE 0x434AB80uww
#define DCOWE1_WTW1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW1_MSTW_IF_COWE_HBW_BASE 0x434AC00uww
#define DCOWE1_WTW1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW1_MSTW_IF_COWE_WBW_BASE 0x434AD80uww
#define DCOWE1_WTW1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW1_MSTW_IF_SPECIAW_BASE 0x434AE80uww
#define DCOWE1_WTW1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW1_ADD_DEC_HBW_BASE 0x434B000uww
#define DCOWE1_WTW1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW1_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW1_ADD_DEC_WBW_BASE 0x434B400uww
#define DCOWE1_WTW1_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW1_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW1_ADD_DEC_SPECIAW_BASE 0x434BE80uww
#define DCOWE1_WTW1_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW1_BASE 0x434C000uww
#define DCOWE1_WTW1_MAX_OFFSET 0x1000
#define DCOWE1_WTW1_SECTION 0x3000
#define mmDCOWE1_WTW1_HBW_WD_WQ_WW_STAT_BASE 0x434C300uww
#define DCOWE1_WTW1_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_HBW_WD_WS_WW_STAT_BASE 0x434C340uww
#define DCOWE1_WTW1_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_HBW_WW_WQ_WW_STAT_BASE 0x434C380uww
#define DCOWE1_WTW1_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_HBW_WW_WS_WW_STAT_BASE 0x434C3C0uww
#define DCOWE1_WTW1_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_WBW_WD_WQ_WW_STAT_BASE 0x434C400uww
#define DCOWE1_WTW1_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_WBW_WD_WS_WW_STAT_BASE 0x434C440uww
#define DCOWE1_WTW1_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_WBW_WW_WQ_WW_STAT_BASE 0x434C480uww
#define DCOWE1_WTW1_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_WBW_WW_WS_WW_STAT_BASE 0x434C4C0uww
#define DCOWE1_WTW1_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_HBW_MFIFO_BASE 0x434C500uww
#define DCOWE1_WTW1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW1_E2E_WD_WW_STAT_BASE 0x434C540uww
#define DCOWE1_WTW1_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW1_E2E_WW_WW_STAT_BASE 0x434C580uww
#define DCOWE1_WTW1_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW1_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW1_WTW_HBW_XACT_STAT_BASE 0x434C600uww
#define DCOWE1_WTW1_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW1_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW1_WTW_WBW_XACT_STAT_BASE 0x434C680uww
#define DCOWE1_WTW1_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW1_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW1_WTW_E2E_XACT_STAT_BASE 0x434C700uww
#define DCOWE1_WTW1_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW1_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW1_SPECIAW_BASE 0x434CE80uww
#define DCOWE1_WTW1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW1_DBG_ADDW_BASE 0x434D000uww
#define DCOWE1_WTW1_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW1_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW1_DBG_ADDW_SPECIAW_BASE 0x434DE80uww
#define DCOWE1_WTW1_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW1_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW2_CTWW_BASE 0x4350000uww
#define DCOWE1_WTW2_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW2_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW2_CTWW_SPECIAW_BASE 0x4350E80uww
#define DCOWE1_WTW2_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW2_H3_BASE 0x4351000uww
#define DCOWE1_WTW2_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW2_H3_SECTION 0xE800
#define mmDCOWE1_WTW2_H3_SPECIAW_BASE 0x4351E80uww
#define DCOWE1_WTW2_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW2_MSTW_IF_WW_SHWD_HBW_BASE 0x4352000uww
#define DCOWE1_WTW2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW2_MSTW_IF_WW_PWVT_HBW_BASE 0x4352200uww
#define DCOWE1_WTW2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW2_MSTW_IF_WW_SHWD_WBW_BASE 0x4352400uww
#define DCOWE1_WTW2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW2_MSTW_IF_WW_PWVT_WBW_BASE 0x4352600uww
#define DCOWE1_WTW2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW2_MSTW_IF_E2E_CWDT_BASE 0x4352800uww
#define DCOWE1_WTW2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW2_MSTW_IF_AXUSEW_BASE 0x4352A80uww
#define DCOWE1_WTW2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW2_MSTW_IF_DBG_HBW_BASE 0x4352B00uww
#define DCOWE1_WTW2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW2_MSTW_IF_DBG_WBW_BASE 0x4352B80uww
#define DCOWE1_WTW2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW2_MSTW_IF_COWE_HBW_BASE 0x4352C00uww
#define DCOWE1_WTW2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW2_MSTW_IF_COWE_WBW_BASE 0x4352D80uww
#define DCOWE1_WTW2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW2_MSTW_IF_SPECIAW_BASE 0x4352E80uww
#define DCOWE1_WTW2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW2_ADD_DEC_HBW_BASE 0x4353000uww
#define DCOWE1_WTW2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW2_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW2_ADD_DEC_WBW_BASE 0x4353400uww
#define DCOWE1_WTW2_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW2_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW2_ADD_DEC_SPECIAW_BASE 0x4353E80uww
#define DCOWE1_WTW2_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW2_BASE 0x4354000uww
#define DCOWE1_WTW2_MAX_OFFSET 0x1000
#define DCOWE1_WTW2_SECTION 0x3000
#define mmDCOWE1_WTW2_HBW_WD_WQ_WW_STAT_BASE 0x4354300uww
#define DCOWE1_WTW2_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_HBW_WD_WS_WW_STAT_BASE 0x4354340uww
#define DCOWE1_WTW2_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_HBW_WW_WQ_WW_STAT_BASE 0x4354380uww
#define DCOWE1_WTW2_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_HBW_WW_WS_WW_STAT_BASE 0x43543C0uww
#define DCOWE1_WTW2_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_WBW_WD_WQ_WW_STAT_BASE 0x4354400uww
#define DCOWE1_WTW2_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_WBW_WD_WS_WW_STAT_BASE 0x4354440uww
#define DCOWE1_WTW2_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_WBW_WW_WQ_WW_STAT_BASE 0x4354480uww
#define DCOWE1_WTW2_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_WBW_WW_WS_WW_STAT_BASE 0x43544C0uww
#define DCOWE1_WTW2_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_HBW_MFIFO_BASE 0x4354500uww
#define DCOWE1_WTW2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW2_E2E_WD_WW_STAT_BASE 0x4354540uww
#define DCOWE1_WTW2_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW2_E2E_WW_WW_STAT_BASE 0x4354580uww
#define DCOWE1_WTW2_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW2_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW2_WTW_HBW_XACT_STAT_BASE 0x4354600uww
#define DCOWE1_WTW2_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW2_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW2_WTW_WBW_XACT_STAT_BASE 0x4354680uww
#define DCOWE1_WTW2_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW2_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW2_WTW_E2E_XACT_STAT_BASE 0x4354700uww
#define DCOWE1_WTW2_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW2_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW2_SPECIAW_BASE 0x4354E80uww
#define DCOWE1_WTW2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW2_DBG_ADDW_BASE 0x4355000uww
#define DCOWE1_WTW2_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW2_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW2_DBG_ADDW_SPECIAW_BASE 0x4355E80uww
#define DCOWE1_WTW2_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW2_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW3_CTWW_BASE 0x4358000uww
#define DCOWE1_WTW3_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW3_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW3_CTWW_SPECIAW_BASE 0x4358E80uww
#define DCOWE1_WTW3_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW3_H3_BASE 0x4359000uww
#define DCOWE1_WTW3_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW3_H3_SECTION 0xE800
#define mmDCOWE1_WTW3_H3_SPECIAW_BASE 0x4359E80uww
#define DCOWE1_WTW3_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW3_MSTW_IF_WW_SHWD_HBW_BASE 0x435A000uww
#define DCOWE1_WTW3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW3_MSTW_IF_WW_PWVT_HBW_BASE 0x435A200uww
#define DCOWE1_WTW3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW3_MSTW_IF_WW_SHWD_WBW_BASE 0x435A400uww
#define DCOWE1_WTW3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW3_MSTW_IF_WW_PWVT_WBW_BASE 0x435A600uww
#define DCOWE1_WTW3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW3_MSTW_IF_E2E_CWDT_BASE 0x435A800uww
#define DCOWE1_WTW3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW3_MSTW_IF_AXUSEW_BASE 0x435AA80uww
#define DCOWE1_WTW3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW3_MSTW_IF_DBG_HBW_BASE 0x435AB00uww
#define DCOWE1_WTW3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW3_MSTW_IF_DBG_WBW_BASE 0x435AB80uww
#define DCOWE1_WTW3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW3_MSTW_IF_COWE_HBW_BASE 0x435AC00uww
#define DCOWE1_WTW3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW3_MSTW_IF_COWE_WBW_BASE 0x435AD80uww
#define DCOWE1_WTW3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW3_MSTW_IF_SPECIAW_BASE 0x435AE80uww
#define DCOWE1_WTW3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW3_ADD_DEC_HBW_BASE 0x435B000uww
#define DCOWE1_WTW3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW3_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW3_ADD_DEC_WBW_BASE 0x435B400uww
#define DCOWE1_WTW3_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW3_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW3_ADD_DEC_SPECIAW_BASE 0x435BE80uww
#define DCOWE1_WTW3_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW3_BASE 0x435C000uww
#define DCOWE1_WTW3_MAX_OFFSET 0x1000
#define DCOWE1_WTW3_SECTION 0x3000
#define mmDCOWE1_WTW3_HBW_WD_WQ_WW_STAT_BASE 0x435C300uww
#define DCOWE1_WTW3_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_HBW_WD_WS_WW_STAT_BASE 0x435C340uww
#define DCOWE1_WTW3_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_HBW_WW_WQ_WW_STAT_BASE 0x435C380uww
#define DCOWE1_WTW3_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_HBW_WW_WS_WW_STAT_BASE 0x435C3C0uww
#define DCOWE1_WTW3_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_WBW_WD_WQ_WW_STAT_BASE 0x435C400uww
#define DCOWE1_WTW3_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_WBW_WD_WS_WW_STAT_BASE 0x435C440uww
#define DCOWE1_WTW3_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_WBW_WW_WQ_WW_STAT_BASE 0x435C480uww
#define DCOWE1_WTW3_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_WBW_WW_WS_WW_STAT_BASE 0x435C4C0uww
#define DCOWE1_WTW3_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_HBW_MFIFO_BASE 0x435C500uww
#define DCOWE1_WTW3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW3_E2E_WD_WW_STAT_BASE 0x435C540uww
#define DCOWE1_WTW3_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW3_E2E_WW_WW_STAT_BASE 0x435C580uww
#define DCOWE1_WTW3_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW3_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW3_WTW_HBW_XACT_STAT_BASE 0x435C600uww
#define DCOWE1_WTW3_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW3_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW3_WTW_WBW_XACT_STAT_BASE 0x435C680uww
#define DCOWE1_WTW3_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW3_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW3_WTW_E2E_XACT_STAT_BASE 0x435C700uww
#define DCOWE1_WTW3_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW3_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW3_SPECIAW_BASE 0x435CE80uww
#define DCOWE1_WTW3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW3_DBG_ADDW_BASE 0x435D000uww
#define DCOWE1_WTW3_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW3_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW3_DBG_ADDW_SPECIAW_BASE 0x435DE80uww
#define DCOWE1_WTW3_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW3_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW4_CTWW_BASE 0x4360000uww
#define DCOWE1_WTW4_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW4_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW4_CTWW_SPECIAW_BASE 0x4360E80uww
#define DCOWE1_WTW4_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW4_H3_BASE 0x4361000uww
#define DCOWE1_WTW4_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW4_H3_SECTION 0xE800
#define mmDCOWE1_WTW4_H3_SPECIAW_BASE 0x4361E80uww
#define DCOWE1_WTW4_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW4_MSTW_IF_WW_SHWD_HBW_BASE 0x4362000uww
#define DCOWE1_WTW4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW4_MSTW_IF_WW_PWVT_HBW_BASE 0x4362200uww
#define DCOWE1_WTW4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW4_MSTW_IF_WW_SHWD_WBW_BASE 0x4362400uww
#define DCOWE1_WTW4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW4_MSTW_IF_WW_PWVT_WBW_BASE 0x4362600uww
#define DCOWE1_WTW4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW4_MSTW_IF_E2E_CWDT_BASE 0x4362800uww
#define DCOWE1_WTW4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW4_MSTW_IF_AXUSEW_BASE 0x4362A80uww
#define DCOWE1_WTW4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW4_MSTW_IF_DBG_HBW_BASE 0x4362B00uww
#define DCOWE1_WTW4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW4_MSTW_IF_DBG_WBW_BASE 0x4362B80uww
#define DCOWE1_WTW4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW4_MSTW_IF_COWE_HBW_BASE 0x4362C00uww
#define DCOWE1_WTW4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW4_MSTW_IF_COWE_WBW_BASE 0x4362D80uww
#define DCOWE1_WTW4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW4_MSTW_IF_SPECIAW_BASE 0x4362E80uww
#define DCOWE1_WTW4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW4_ADD_DEC_HBW_BASE 0x4363000uww
#define DCOWE1_WTW4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW4_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW4_ADD_DEC_WBW_BASE 0x4363400uww
#define DCOWE1_WTW4_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW4_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW4_ADD_DEC_SPECIAW_BASE 0x4363E80uww
#define DCOWE1_WTW4_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW4_BASE 0x4364000uww
#define DCOWE1_WTW4_MAX_OFFSET 0x1000
#define DCOWE1_WTW4_SECTION 0x3000
#define mmDCOWE1_WTW4_HBW_WD_WQ_WW_STAT_BASE 0x4364300uww
#define DCOWE1_WTW4_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_HBW_WD_WS_WW_STAT_BASE 0x4364340uww
#define DCOWE1_WTW4_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_HBW_WW_WQ_WW_STAT_BASE 0x4364380uww
#define DCOWE1_WTW4_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_HBW_WW_WS_WW_STAT_BASE 0x43643C0uww
#define DCOWE1_WTW4_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_WBW_WD_WQ_WW_STAT_BASE 0x4364400uww
#define DCOWE1_WTW4_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_WBW_WD_WS_WW_STAT_BASE 0x4364440uww
#define DCOWE1_WTW4_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_WBW_WW_WQ_WW_STAT_BASE 0x4364480uww
#define DCOWE1_WTW4_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_WBW_WW_WS_WW_STAT_BASE 0x43644C0uww
#define DCOWE1_WTW4_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_HBW_MFIFO_BASE 0x4364500uww
#define DCOWE1_WTW4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW4_E2E_WD_WW_STAT_BASE 0x4364540uww
#define DCOWE1_WTW4_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW4_E2E_WW_WW_STAT_BASE 0x4364580uww
#define DCOWE1_WTW4_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW4_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW4_WTW_HBW_XACT_STAT_BASE 0x4364600uww
#define DCOWE1_WTW4_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW4_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW4_WTW_WBW_XACT_STAT_BASE 0x4364680uww
#define DCOWE1_WTW4_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW4_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW4_WTW_E2E_XACT_STAT_BASE 0x4364700uww
#define DCOWE1_WTW4_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW4_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW4_SPECIAW_BASE 0x4364E80uww
#define DCOWE1_WTW4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW4_DBG_ADDW_BASE 0x4365000uww
#define DCOWE1_WTW4_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW4_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW4_DBG_ADDW_SPECIAW_BASE 0x4365E80uww
#define DCOWE1_WTW4_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW4_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW5_CTWW_BASE 0x4368000uww
#define DCOWE1_WTW5_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW5_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW5_CTWW_SPECIAW_BASE 0x4368E80uww
#define DCOWE1_WTW5_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW5_H3_BASE 0x4369000uww
#define DCOWE1_WTW5_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW5_H3_SECTION 0xE800
#define mmDCOWE1_WTW5_H3_SPECIAW_BASE 0x4369E80uww
#define DCOWE1_WTW5_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW5_MSTW_IF_WW_SHWD_HBW_BASE 0x436A000uww
#define DCOWE1_WTW5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW5_MSTW_IF_WW_PWVT_HBW_BASE 0x436A200uww
#define DCOWE1_WTW5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW5_MSTW_IF_WW_SHWD_WBW_BASE 0x436A400uww
#define DCOWE1_WTW5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW5_MSTW_IF_WW_PWVT_WBW_BASE 0x436A600uww
#define DCOWE1_WTW5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW5_MSTW_IF_E2E_CWDT_BASE 0x436A800uww
#define DCOWE1_WTW5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW5_MSTW_IF_AXUSEW_BASE 0x436AA80uww
#define DCOWE1_WTW5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW5_MSTW_IF_DBG_HBW_BASE 0x436AB00uww
#define DCOWE1_WTW5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW5_MSTW_IF_DBG_WBW_BASE 0x436AB80uww
#define DCOWE1_WTW5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW5_MSTW_IF_COWE_HBW_BASE 0x436AC00uww
#define DCOWE1_WTW5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW5_MSTW_IF_COWE_WBW_BASE 0x436AD80uww
#define DCOWE1_WTW5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW5_MSTW_IF_SPECIAW_BASE 0x436AE80uww
#define DCOWE1_WTW5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW5_ADD_DEC_HBW_BASE 0x436B000uww
#define DCOWE1_WTW5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW5_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW5_ADD_DEC_WBW_BASE 0x436B400uww
#define DCOWE1_WTW5_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW5_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW5_ADD_DEC_SPECIAW_BASE 0x436BE80uww
#define DCOWE1_WTW5_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW5_BASE 0x436C000uww
#define DCOWE1_WTW5_MAX_OFFSET 0x1000
#define DCOWE1_WTW5_SECTION 0x3000
#define mmDCOWE1_WTW5_HBW_WD_WQ_WW_STAT_BASE 0x436C300uww
#define DCOWE1_WTW5_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_HBW_WD_WS_WW_STAT_BASE 0x436C340uww
#define DCOWE1_WTW5_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_HBW_WW_WQ_WW_STAT_BASE 0x436C380uww
#define DCOWE1_WTW5_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_HBW_WW_WS_WW_STAT_BASE 0x436C3C0uww
#define DCOWE1_WTW5_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_WBW_WD_WQ_WW_STAT_BASE 0x436C400uww
#define DCOWE1_WTW5_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_WBW_WD_WS_WW_STAT_BASE 0x436C440uww
#define DCOWE1_WTW5_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_WBW_WW_WQ_WW_STAT_BASE 0x436C480uww
#define DCOWE1_WTW5_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_WBW_WW_WS_WW_STAT_BASE 0x436C4C0uww
#define DCOWE1_WTW5_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_HBW_MFIFO_BASE 0x436C500uww
#define DCOWE1_WTW5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW5_E2E_WD_WW_STAT_BASE 0x436C540uww
#define DCOWE1_WTW5_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW5_E2E_WW_WW_STAT_BASE 0x436C580uww
#define DCOWE1_WTW5_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW5_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW5_WTW_HBW_XACT_STAT_BASE 0x436C600uww
#define DCOWE1_WTW5_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW5_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW5_WTW_WBW_XACT_STAT_BASE 0x436C680uww
#define DCOWE1_WTW5_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW5_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW5_WTW_E2E_XACT_STAT_BASE 0x436C700uww
#define DCOWE1_WTW5_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW5_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW5_SPECIAW_BASE 0x436CE80uww
#define DCOWE1_WTW5_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW5_DBG_ADDW_BASE 0x436D000uww
#define DCOWE1_WTW5_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW5_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW5_DBG_ADDW_SPECIAW_BASE 0x436DE80uww
#define DCOWE1_WTW5_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW5_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW6_CTWW_BASE 0x4370000uww
#define DCOWE1_WTW6_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW6_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW6_CTWW_SPECIAW_BASE 0x4370E80uww
#define DCOWE1_WTW6_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW6_H3_BASE 0x4371000uww
#define DCOWE1_WTW6_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW6_H3_SECTION 0xE800
#define mmDCOWE1_WTW6_H3_SPECIAW_BASE 0x4371E80uww
#define DCOWE1_WTW6_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW6_MSTW_IF_WW_SHWD_HBW_BASE 0x4372000uww
#define DCOWE1_WTW6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW6_MSTW_IF_WW_PWVT_HBW_BASE 0x4372200uww
#define DCOWE1_WTW6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW6_MSTW_IF_WW_SHWD_WBW_BASE 0x4372400uww
#define DCOWE1_WTW6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW6_MSTW_IF_WW_PWVT_WBW_BASE 0x4372600uww
#define DCOWE1_WTW6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW6_MSTW_IF_E2E_CWDT_BASE 0x4372800uww
#define DCOWE1_WTW6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW6_MSTW_IF_AXUSEW_BASE 0x4372A80uww
#define DCOWE1_WTW6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW6_MSTW_IF_DBG_HBW_BASE 0x4372B00uww
#define DCOWE1_WTW6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW6_MSTW_IF_DBG_WBW_BASE 0x4372B80uww
#define DCOWE1_WTW6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW6_MSTW_IF_COWE_HBW_BASE 0x4372C00uww
#define DCOWE1_WTW6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW6_MSTW_IF_COWE_WBW_BASE 0x4372D80uww
#define DCOWE1_WTW6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW6_MSTW_IF_SPECIAW_BASE 0x4372E80uww
#define DCOWE1_WTW6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW6_ADD_DEC_HBW_BASE 0x4373000uww
#define DCOWE1_WTW6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW6_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW6_ADD_DEC_WBW_BASE 0x4373400uww
#define DCOWE1_WTW6_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW6_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW6_ADD_DEC_SPECIAW_BASE 0x4373E80uww
#define DCOWE1_WTW6_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW6_BASE 0x4374000uww
#define DCOWE1_WTW6_MAX_OFFSET 0x1000
#define DCOWE1_WTW6_SECTION 0x3000
#define mmDCOWE1_WTW6_HBW_WD_WQ_WW_STAT_BASE 0x4374300uww
#define DCOWE1_WTW6_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_HBW_WD_WS_WW_STAT_BASE 0x4374340uww
#define DCOWE1_WTW6_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_HBW_WW_WQ_WW_STAT_BASE 0x4374380uww
#define DCOWE1_WTW6_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_HBW_WW_WS_WW_STAT_BASE 0x43743C0uww
#define DCOWE1_WTW6_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_WBW_WD_WQ_WW_STAT_BASE 0x4374400uww
#define DCOWE1_WTW6_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_WBW_WD_WS_WW_STAT_BASE 0x4374440uww
#define DCOWE1_WTW6_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_WBW_WW_WQ_WW_STAT_BASE 0x4374480uww
#define DCOWE1_WTW6_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_WBW_WW_WS_WW_STAT_BASE 0x43744C0uww
#define DCOWE1_WTW6_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_HBW_MFIFO_BASE 0x4374500uww
#define DCOWE1_WTW6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW6_E2E_WD_WW_STAT_BASE 0x4374540uww
#define DCOWE1_WTW6_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW6_E2E_WW_WW_STAT_BASE 0x4374580uww
#define DCOWE1_WTW6_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW6_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW6_WTW_HBW_XACT_STAT_BASE 0x4374600uww
#define DCOWE1_WTW6_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW6_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW6_WTW_WBW_XACT_STAT_BASE 0x4374680uww
#define DCOWE1_WTW6_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW6_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW6_WTW_E2E_XACT_STAT_BASE 0x4374700uww
#define DCOWE1_WTW6_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW6_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW6_SPECIAW_BASE 0x4374E80uww
#define DCOWE1_WTW6_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW6_DBG_ADDW_BASE 0x4375000uww
#define DCOWE1_WTW6_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW6_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW6_DBG_ADDW_SPECIAW_BASE 0x4375E80uww
#define DCOWE1_WTW6_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW6_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_WTW7_CTWW_BASE 0x4378000uww
#define DCOWE1_WTW7_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_WTW7_CTWW_SECTION 0xE800
#define mmDCOWE1_WTW7_CTWW_SPECIAW_BASE 0x4378E80uww
#define DCOWE1_WTW7_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW7_H3_BASE 0x4379000uww
#define DCOWE1_WTW7_H3_MAX_OFFSET 0x1000
#define DCOWE1_WTW7_H3_SECTION 0xE800
#define mmDCOWE1_WTW7_H3_SPECIAW_BASE 0x4379E80uww
#define DCOWE1_WTW7_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW7_MSTW_IF_WW_SHWD_HBW_BASE 0x437A000uww
#define DCOWE1_WTW7_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW7_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_WTW7_MSTW_IF_WW_PWVT_HBW_BASE 0x437A200uww
#define DCOWE1_WTW7_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_WTW7_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_WTW7_MSTW_IF_WW_SHWD_WBW_BASE 0x437A400uww
#define DCOWE1_WTW7_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW7_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_WTW7_MSTW_IF_WW_PWVT_WBW_BASE 0x437A600uww
#define DCOWE1_WTW7_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_WTW7_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_WTW7_MSTW_IF_E2E_CWDT_BASE 0x437A800uww
#define DCOWE1_WTW7_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_WTW7_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_WTW7_MSTW_IF_AXUSEW_BASE 0x437AA80uww
#define DCOWE1_WTW7_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_WTW7_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_WTW7_MSTW_IF_DBG_HBW_BASE 0x437AB00uww
#define DCOWE1_WTW7_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW7_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_WTW7_MSTW_IF_DBG_WBW_BASE 0x437AB80uww
#define DCOWE1_WTW7_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_WTW7_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_WTW7_MSTW_IF_COWE_HBW_BASE 0x437AC00uww
#define DCOWE1_WTW7_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_WTW7_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_WTW7_MSTW_IF_COWE_WBW_BASE 0x437AD80uww
#define DCOWE1_WTW7_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_WTW7_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_WTW7_MSTW_IF_SPECIAW_BASE 0x437AE80uww
#define DCOWE1_WTW7_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW7_ADD_DEC_HBW_BASE 0x437B000uww
#define DCOWE1_WTW7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE1_WTW7_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE1_WTW7_ADD_DEC_WBW_BASE 0x437B400uww
#define DCOWE1_WTW7_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE1_WTW7_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE1_WTW7_ADD_DEC_SPECIAW_BASE 0x437BE80uww
#define DCOWE1_WTW7_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW7_BASE 0x437C000uww
#define DCOWE1_WTW7_MAX_OFFSET 0x1000
#define DCOWE1_WTW7_SECTION 0x3000
#define mmDCOWE1_WTW7_HBW_WD_WQ_WW_STAT_BASE 0x437C300uww
#define DCOWE1_WTW7_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_HBW_WD_WS_WW_STAT_BASE 0x437C340uww
#define DCOWE1_WTW7_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_HBW_WW_WQ_WW_STAT_BASE 0x437C380uww
#define DCOWE1_WTW7_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_HBW_WW_WS_WW_STAT_BASE 0x437C3C0uww
#define DCOWE1_WTW7_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_WBW_WD_WQ_WW_STAT_BASE 0x437C400uww
#define DCOWE1_WTW7_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_WBW_WD_WS_WW_STAT_BASE 0x437C440uww
#define DCOWE1_WTW7_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_WBW_WW_WQ_WW_STAT_BASE 0x437C480uww
#define DCOWE1_WTW7_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_WBW_WW_WS_WW_STAT_BASE 0x437C4C0uww
#define DCOWE1_WTW7_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_HBW_MFIFO_BASE 0x437C500uww
#define DCOWE1_WTW7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE1_WTW7_E2E_WD_WW_STAT_BASE 0x437C540uww
#define DCOWE1_WTW7_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE1_WTW7_E2E_WW_WW_STAT_BASE 0x437C580uww
#define DCOWE1_WTW7_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE1_WTW7_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE1_WTW7_WTW_HBW_XACT_STAT_BASE 0x437C600uww
#define DCOWE1_WTW7_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW7_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW7_WTW_WBW_XACT_STAT_BASE 0x437C680uww
#define DCOWE1_WTW7_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW7_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE1_WTW7_WTW_E2E_XACT_STAT_BASE 0x437C700uww
#define DCOWE1_WTW7_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE1_WTW7_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE1_WTW7_SPECIAW_BASE 0x437CE80uww
#define DCOWE1_WTW7_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_SPECIAW_SECTION 0x1800
#define mmDCOWE1_WTW7_DBG_ADDW_BASE 0x437D000uww
#define DCOWE1_WTW7_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE1_WTW7_DBG_ADDW_SECTION 0xE800
#define mmDCOWE1_WTW7_DBG_ADDW_SPECIAW_BASE 0x437DE80uww
#define DCOWE1_WTW7_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_WTW7_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE1_SWAM0_BANK_BASE 0x4380000uww
#define DCOWE1_SWAM0_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM0_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM0_BANK_SPECIAW_BASE 0x4380E80uww
#define DCOWE1_SWAM0_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM0_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM0_WTW_BASE 0x4381000uww
#define DCOWE1_SWAM0_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM0_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM0_WTW_SPECIAW_BASE 0x4381E80uww
#define DCOWE1_SWAM0_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM0_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4382000uww
#define DCOWE1_SWAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4382100uww
#define DCOWE1_SWAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4382200uww
#define DCOWE1_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4382300uww
#define DCOWE1_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4382400uww
#define DCOWE1_SWAM0_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4382500uww
#define DCOWE1_SWAM0_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4382600uww
#define DCOWE1_SWAM0_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM0_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4382700uww
#define DCOWE1_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4382780uww
#define DCOWE1_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4382800uww
#define DCOWE1_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4382880uww
#define DCOWE1_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4382900uww
#define DCOWE1_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4382980uww
#define DCOWE1_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4382A00uww
#define DCOWE1_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4382A80uww
#define DCOWE1_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM0_DBG_CNT_SPECIAW_BASE 0x4382E80uww
#define DCOWE1_SWAM0_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM0_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM1_BANK_BASE 0x4388000uww
#define DCOWE1_SWAM1_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM1_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM1_BANK_SPECIAW_BASE 0x4388E80uww
#define DCOWE1_SWAM1_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM1_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM1_WTW_BASE 0x4389000uww
#define DCOWE1_SWAM1_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM1_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM1_WTW_SPECIAW_BASE 0x4389E80uww
#define DCOWE1_SWAM1_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM1_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x438A000uww
#define DCOWE1_SWAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x438A100uww
#define DCOWE1_SWAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x438A200uww
#define DCOWE1_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x438A300uww
#define DCOWE1_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_N_WBW_DBG_CNT_BASE 0x438A400uww
#define DCOWE1_SWAM1_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_S_WBW_DBG_CNT_BASE 0x438A500uww
#define DCOWE1_SWAM1_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_W_WBW_DBG_CNT_BASE 0x438A600uww
#define DCOWE1_SWAM1_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM1_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x438A700uww
#define DCOWE1_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x438A780uww
#define DCOWE1_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x438A800uww
#define DCOWE1_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x438A880uww
#define DCOWE1_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x438A900uww
#define DCOWE1_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x438A980uww
#define DCOWE1_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x438AA00uww
#define DCOWE1_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x438AA80uww
#define DCOWE1_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM1_DBG_CNT_SPECIAW_BASE 0x438AE80uww
#define DCOWE1_SWAM1_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM1_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM2_BANK_BASE 0x4390000uww
#define DCOWE1_SWAM2_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM2_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM2_BANK_SPECIAW_BASE 0x4390E80uww
#define DCOWE1_SWAM2_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM2_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM2_WTW_BASE 0x4391000uww
#define DCOWE1_SWAM2_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM2_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM2_WTW_SPECIAW_BASE 0x4391E80uww
#define DCOWE1_SWAM2_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM2_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4392000uww
#define DCOWE1_SWAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4392100uww
#define DCOWE1_SWAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4392200uww
#define DCOWE1_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4392300uww
#define DCOWE1_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4392400uww
#define DCOWE1_SWAM2_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4392500uww
#define DCOWE1_SWAM2_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4392600uww
#define DCOWE1_SWAM2_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM2_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4392700uww
#define DCOWE1_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4392780uww
#define DCOWE1_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4392800uww
#define DCOWE1_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4392880uww
#define DCOWE1_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4392900uww
#define DCOWE1_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4392980uww
#define DCOWE1_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4392A00uww
#define DCOWE1_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4392A80uww
#define DCOWE1_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM2_DBG_CNT_SPECIAW_BASE 0x4392E80uww
#define DCOWE1_SWAM2_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM2_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM3_BANK_BASE 0x4398000uww
#define DCOWE1_SWAM3_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM3_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM3_BANK_SPECIAW_BASE 0x4398E80uww
#define DCOWE1_SWAM3_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM3_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM3_WTW_BASE 0x4399000uww
#define DCOWE1_SWAM3_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM3_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM3_WTW_SPECIAW_BASE 0x4399E80uww
#define DCOWE1_SWAM3_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM3_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x439A000uww
#define DCOWE1_SWAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x439A100uww
#define DCOWE1_SWAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x439A200uww
#define DCOWE1_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x439A300uww
#define DCOWE1_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_N_WBW_DBG_CNT_BASE 0x439A400uww
#define DCOWE1_SWAM3_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_S_WBW_DBG_CNT_BASE 0x439A500uww
#define DCOWE1_SWAM3_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_W_WBW_DBG_CNT_BASE 0x439A600uww
#define DCOWE1_SWAM3_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM3_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x439A700uww
#define DCOWE1_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x439A780uww
#define DCOWE1_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x439A800uww
#define DCOWE1_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x439A880uww
#define DCOWE1_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x439A900uww
#define DCOWE1_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x439A980uww
#define DCOWE1_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x439AA00uww
#define DCOWE1_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x439AA80uww
#define DCOWE1_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM3_DBG_CNT_SPECIAW_BASE 0x439AE80uww
#define DCOWE1_SWAM3_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM3_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM4_BANK_BASE 0x43A0000uww
#define DCOWE1_SWAM4_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM4_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM4_BANK_SPECIAW_BASE 0x43A0E80uww
#define DCOWE1_SWAM4_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM4_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM4_WTW_BASE 0x43A1000uww
#define DCOWE1_SWAM4_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM4_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM4_WTW_SPECIAW_BASE 0x43A1E80uww
#define DCOWE1_SWAM4_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM4_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43A2000uww
#define DCOWE1_SWAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43A2100uww
#define DCOWE1_SWAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x43A2200uww
#define DCOWE1_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x43A2300uww
#define DCOWE1_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_N_WBW_DBG_CNT_BASE 0x43A2400uww
#define DCOWE1_SWAM4_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_S_WBW_DBG_CNT_BASE 0x43A2500uww
#define DCOWE1_SWAM4_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_W_WBW_DBG_CNT_BASE 0x43A2600uww
#define DCOWE1_SWAM4_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM4_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x43A2700uww
#define DCOWE1_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x43A2780uww
#define DCOWE1_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x43A2800uww
#define DCOWE1_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x43A2880uww
#define DCOWE1_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x43A2900uww
#define DCOWE1_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x43A2980uww
#define DCOWE1_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x43A2A00uww
#define DCOWE1_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x43A2A80uww
#define DCOWE1_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM4_DBG_CNT_SPECIAW_BASE 0x43A2E80uww
#define DCOWE1_SWAM4_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM4_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM5_BANK_BASE 0x43A8000uww
#define DCOWE1_SWAM5_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM5_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM5_BANK_SPECIAW_BASE 0x43A8E80uww
#define DCOWE1_SWAM5_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM5_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM5_WTW_BASE 0x43A9000uww
#define DCOWE1_SWAM5_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM5_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM5_WTW_SPECIAW_BASE 0x43A9E80uww
#define DCOWE1_SWAM5_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM5_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43AA000uww
#define DCOWE1_SWAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43AA100uww
#define DCOWE1_SWAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x43AA200uww
#define DCOWE1_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x43AA300uww
#define DCOWE1_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_N_WBW_DBG_CNT_BASE 0x43AA400uww
#define DCOWE1_SWAM5_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_S_WBW_DBG_CNT_BASE 0x43AA500uww
#define DCOWE1_SWAM5_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_W_WBW_DBG_CNT_BASE 0x43AA600uww
#define DCOWE1_SWAM5_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM5_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x43AA700uww
#define DCOWE1_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x43AA780uww
#define DCOWE1_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x43AA800uww
#define DCOWE1_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x43AA880uww
#define DCOWE1_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x43AA900uww
#define DCOWE1_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x43AA980uww
#define DCOWE1_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x43AAA00uww
#define DCOWE1_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x43AAA80uww
#define DCOWE1_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM5_DBG_CNT_SPECIAW_BASE 0x43AAE80uww
#define DCOWE1_SWAM5_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM5_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM6_BANK_BASE 0x43B0000uww
#define DCOWE1_SWAM6_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM6_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM6_BANK_SPECIAW_BASE 0x43B0E80uww
#define DCOWE1_SWAM6_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM6_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM6_WTW_BASE 0x43B1000uww
#define DCOWE1_SWAM6_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM6_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM6_WTW_SPECIAW_BASE 0x43B1E80uww
#define DCOWE1_SWAM6_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM6_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43B2000uww
#define DCOWE1_SWAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43B2100uww
#define DCOWE1_SWAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x43B2200uww
#define DCOWE1_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x43B2300uww
#define DCOWE1_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_N_WBW_DBG_CNT_BASE 0x43B2400uww
#define DCOWE1_SWAM6_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_S_WBW_DBG_CNT_BASE 0x43B2500uww
#define DCOWE1_SWAM6_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_W_WBW_DBG_CNT_BASE 0x43B2600uww
#define DCOWE1_SWAM6_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM6_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x43B2700uww
#define DCOWE1_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x43B2780uww
#define DCOWE1_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x43B2800uww
#define DCOWE1_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x43B2880uww
#define DCOWE1_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x43B2900uww
#define DCOWE1_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x43B2980uww
#define DCOWE1_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x43B2A00uww
#define DCOWE1_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x43B2A80uww
#define DCOWE1_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM6_DBG_CNT_SPECIAW_BASE 0x43B2E80uww
#define DCOWE1_SWAM6_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM6_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_SWAM7_BANK_BASE 0x43B8000uww
#define DCOWE1_SWAM7_BANK_MAX_OFFSET 0x1000
#define DCOWE1_SWAM7_BANK_SECTION 0xE800
#define mmDCOWE1_SWAM7_BANK_SPECIAW_BASE 0x43B8E80uww
#define DCOWE1_SWAM7_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM7_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM7_WTW_BASE 0x43B9000uww
#define DCOWE1_SWAM7_WTW_MAX_OFFSET 0x1000
#define DCOWE1_SWAM7_WTW_SECTION 0xE800
#define mmDCOWE1_SWAM7_WTW_SPECIAW_BASE 0x43B9E80uww
#define DCOWE1_SWAM7_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM7_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_SWAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x43BA000uww
#define DCOWE1_SWAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x43BA100uww
#define DCOWE1_SWAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x43BA200uww
#define DCOWE1_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x43BA300uww
#define DCOWE1_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_N_WBW_DBG_CNT_BASE 0x43BA400uww
#define DCOWE1_SWAM7_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_S_WBW_DBG_CNT_BASE 0x43BA500uww
#define DCOWE1_SWAM7_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_W_WBW_DBG_CNT_BASE 0x43BA600uww
#define DCOWE1_SWAM7_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE1_SWAM7_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE1_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x43BA700uww
#define DCOWE1_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x43BA780uww
#define DCOWE1_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x43BA800uww
#define DCOWE1_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x43BA880uww
#define DCOWE1_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x43BA900uww
#define DCOWE1_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x43BA980uww
#define DCOWE1_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x43BAA00uww
#define DCOWE1_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE1_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x43BAA80uww
#define DCOWE1_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE1_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE1_SWAM7_DBG_CNT_SPECIAW_BASE 0x43BAE80uww
#define DCOWE1_SWAM7_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_SWAM7_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE1_EDMA0_QM_DCCM_BASE 0x43C0000uww
#define DCOWE1_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_EDMA0_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_AWC_AUX_BASE 0x43C8000uww
#define DCOWE1_EDMA0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_EDMA0_QM_AWC_AUX_SPECIAW_BASE 0x43C8E80uww
#define DCOWE1_EDMA0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_EDMA0_QM_BASE 0x43CA000uww
#define DCOWE1_EDMA0_QM_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_QM_SECTION 0x9000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x43CA900uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x43CA908uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x43CA910uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x43CA918uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x43CA920uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x43CA928uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x43CA930uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x43CA938uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x43CA940uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x43CA948uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x43CA950uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x43CA958uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x43CA960uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x43CA968uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x43CA970uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x43CA978uww
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_EDMA0_QM_AXUSEW_SECUWED_BASE 0x43CAB00uww
#define DCOWE1_EDMA0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_EDMA0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_AXUSEW_NONSECUWED_BASE 0x43CAB80uww
#define DCOWE1_EDMA0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_EDMA0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_DBG_HBW_BASE 0x43CAC00uww
#define DCOWE1_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_EDMA0_QM_DBG_WBW_BASE 0x43CAC80uww
#define DCOWE1_EDMA0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_EDMA0_QM_CGM_BASE 0x43CAD80uww
#define DCOWE1_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_EDMA0_QM_CGM_SECTION 0x1000
#define mmDCOWE1_EDMA0_QM_SPECIAW_BASE 0x43CAE80uww
#define DCOWE1_EDMA0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_EDMA0_COWE_BASE 0x43CB000uww
#define DCOWE1_EDMA0_COWE_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_COWE_SECTION 0x8000
#define mmDCOWE1_EDMA0_COWE_CTX_AXUSEW_BASE 0x43CB800uww
#define DCOWE1_EDMA0_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_EDMA0_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE1_EDMA0_COWE_CTX_BASE 0x43CB860uww
#define DCOWE1_EDMA0_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE1_EDMA0_COWE_CTX_SECTION 0x5A00
#define mmDCOWE1_EDMA0_COWE_KDMA_CGM_BASE 0x43CBE00uww
#define DCOWE1_EDMA0_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE1_EDMA0_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE1_EDMA0_COWE_SPECIAW_BASE 0x43CBE80uww
#define DCOWE1_EDMA0_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA0_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE1_EDMA0_MSTW_IF_WW_SHWD_HBW_BASE 0x43CC000uww
#define DCOWE1_EDMA0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_EDMA0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_EDMA0_MSTW_IF_WW_PWVT_HBW_BASE 0x43CC200uww
#define DCOWE1_EDMA0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_EDMA0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_EDMA0_MSTW_IF_WW_SHWD_WBW_BASE 0x43CC400uww
#define DCOWE1_EDMA0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_EDMA0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_EDMA0_MSTW_IF_WW_PWVT_WBW_BASE 0x43CC600uww
#define DCOWE1_EDMA0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_EDMA0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_EDMA0_MSTW_IF_E2E_CWDT_BASE 0x43CC800uww
#define DCOWE1_EDMA0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_EDMA0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_EDMA0_MSTW_IF_AXUSEW_BASE 0x43CCA80uww
#define DCOWE1_EDMA0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_EDMA0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_EDMA0_MSTW_IF_DBG_HBW_BASE 0x43CCB00uww
#define DCOWE1_EDMA0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_EDMA0_MSTW_IF_DBG_WBW_BASE 0x43CCB80uww
#define DCOWE1_EDMA0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_EDMA0_MSTW_IF_COWE_HBW_BASE 0x43CCC00uww
#define DCOWE1_EDMA0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_EDMA0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_EDMA0_MSTW_IF_COWE_WBW_BASE 0x43CCD80uww
#define DCOWE1_EDMA0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_EDMA0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_EDMA0_MSTW_IF_SPECIAW_BASE 0x43CCE80uww
#define DCOWE1_EDMA0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_EDMA1_QM_DCCM_BASE 0x43D0000uww
#define DCOWE1_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE1_EDMA1_QM_DCCM_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_AWC_AUX_BASE 0x43D8000uww
#define DCOWE1_EDMA1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE1_EDMA1_QM_AWC_AUX_SPECIAW_BASE 0x43D8E80uww
#define DCOWE1_EDMA1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE1_EDMA1_QM_BASE 0x43DA000uww
#define DCOWE1_EDMA1_QM_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_QM_SECTION 0x9000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x43DA900uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x43DA908uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x43DA910uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x43DA918uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x43DA920uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x43DA928uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x43DA930uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x43DA938uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x43DA940uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x43DA948uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x43DA950uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x43DA958uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x43DA960uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x43DA968uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x43DA970uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x43DA978uww
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE1_EDMA1_QM_AXUSEW_SECUWED_BASE 0x43DAB00uww
#define DCOWE1_EDMA1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE1_EDMA1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_AXUSEW_NONSECUWED_BASE 0x43DAB80uww
#define DCOWE1_EDMA1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE1_EDMA1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_DBG_HBW_BASE 0x43DAC00uww
#define DCOWE1_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_EDMA1_QM_DBG_WBW_BASE 0x43DAC80uww
#define DCOWE1_EDMA1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE1_EDMA1_QM_CGM_BASE 0x43DAD80uww
#define DCOWE1_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE1_EDMA1_QM_CGM_SECTION 0x1000
#define mmDCOWE1_EDMA1_QM_SPECIAW_BASE 0x43DAE80uww
#define DCOWE1_EDMA1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE1_EDMA1_COWE_BASE 0x43DB000uww
#define DCOWE1_EDMA1_COWE_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_COWE_SECTION 0x8000
#define mmDCOWE1_EDMA1_COWE_CTX_AXUSEW_BASE 0x43DB800uww
#define DCOWE1_EDMA1_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_EDMA1_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE1_EDMA1_COWE_CTX_BASE 0x43DB860uww
#define DCOWE1_EDMA1_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE1_EDMA1_COWE_CTX_SECTION 0x5A00
#define mmDCOWE1_EDMA1_COWE_KDMA_CGM_BASE 0x43DBE00uww
#define DCOWE1_EDMA1_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE1_EDMA1_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE1_EDMA1_COWE_SPECIAW_BASE 0x43DBE80uww
#define DCOWE1_EDMA1_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA1_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE1_EDMA1_MSTW_IF_WW_SHWD_HBW_BASE 0x43DC000uww
#define DCOWE1_EDMA1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_EDMA1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_EDMA1_MSTW_IF_WW_PWVT_HBW_BASE 0x43DC200uww
#define DCOWE1_EDMA1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_EDMA1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_EDMA1_MSTW_IF_WW_SHWD_WBW_BASE 0x43DC400uww
#define DCOWE1_EDMA1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_EDMA1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_EDMA1_MSTW_IF_WW_PWVT_WBW_BASE 0x43DC600uww
#define DCOWE1_EDMA1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_EDMA1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_EDMA1_MSTW_IF_E2E_CWDT_BASE 0x43DC800uww
#define DCOWE1_EDMA1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_EDMA1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_EDMA1_MSTW_IF_AXUSEW_BASE 0x43DCA80uww
#define DCOWE1_EDMA1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_EDMA1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_EDMA1_MSTW_IF_DBG_HBW_BASE 0x43DCB00uww
#define DCOWE1_EDMA1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_EDMA1_MSTW_IF_DBG_WBW_BASE 0x43DCB80uww
#define DCOWE1_EDMA1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_EDMA1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_EDMA1_MSTW_IF_COWE_HBW_BASE 0x43DCC00uww
#define DCOWE1_EDMA1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_EDMA1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_EDMA1_MSTW_IF_COWE_WBW_BASE 0x43DCD80uww
#define DCOWE1_EDMA1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_EDMA1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_EDMA1_MSTW_IF_SPECIAW_BASE 0x43DCE80uww
#define DCOWE1_EDMA1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_EDMA1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE1_DEC0_CMD_BASE 0x43E0000uww
#define DCOWE1_DEC0_CMD_MAX_OFFSET 0x1100
#define DCOWE1_DEC0_CMD_SECTION 0x1000
#define mmDCOWE1_DEC0_VSI_BASE 0x43E1000uww
#define DCOWE1_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCOWE1_DEC0_VSI_SECTION 0x1000
#define mmDCOWE1_DEC0_W2C_BASE 0x43E2000uww
#define DCOWE1_DEC0_W2C_MAX_OFFSET 0x39C0
#define DCOWE1_DEC0_W2C_SECTION 0x1000
#define mmDCOWE1_VDEC0_BWDG_CTWW_BASE 0x43E3000uww
#define DCOWE1_VDEC0_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x43E3800uww
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x43E3900uww
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x43E3A00uww
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x43E3B00uww
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE1_VDEC0_BWDG_CTWW_AXUSEW_DEC_BASE 0x43E3C00uww
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE1_VDEC0_BWDG_CTWW_SPECIAW_BASE 0x43E3E80uww
#define DCOWE1_VDEC0_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC0_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_VDEC0_CTWW_BASE 0x43E4000uww
#define DCOWE1_VDEC0_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CTWW_SECTION 0xE800
#define mmDCOWE1_VDEC0_CTWW_SPECIAW_BASE 0x43E4E80uww
#define DCOWE1_VDEC0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_VDEC0_MSTW_IF_WW_SHWD_HBW_BASE 0x43E5000uww
#define DCOWE1_VDEC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_VDEC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_VDEC0_MSTW_IF_WW_PWVT_HBW_BASE 0x43E5200uww
#define DCOWE1_VDEC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_VDEC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_VDEC0_MSTW_IF_WW_SHWD_WBW_BASE 0x43E5400uww
#define DCOWE1_VDEC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_VDEC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_VDEC0_MSTW_IF_WW_PWVT_WBW_BASE 0x43E5600uww
#define DCOWE1_VDEC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_VDEC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_VDEC0_MSTW_IF_E2E_CWDT_BASE 0x43E5800uww
#define DCOWE1_VDEC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_VDEC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_VDEC0_MSTW_IF_AXUSEW_BASE 0x43E5A80uww
#define DCOWE1_VDEC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_VDEC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_VDEC0_MSTW_IF_DBG_HBW_BASE 0x43E5B00uww
#define DCOWE1_VDEC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_VDEC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_VDEC0_MSTW_IF_DBG_WBW_BASE 0x43E5B80uww
#define DCOWE1_VDEC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_VDEC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_VDEC0_MSTW_IF_COWE_HBW_BASE 0x43E5C00uww
#define DCOWE1_VDEC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_VDEC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_VDEC0_MSTW_IF_COWE_WBW_BASE 0x43E5D80uww
#define DCOWE1_VDEC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_VDEC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_VDEC0_MSTW_IF_SPECIAW_BASE 0x43E5E80uww
#define DCOWE1_VDEC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC0_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE1_DEC1_CMD_BASE 0x43F0000uww
#define DCOWE1_DEC1_CMD_MAX_OFFSET 0x1100
#define DCOWE1_DEC1_CMD_SECTION 0x1000
#define mmDCOWE1_DEC1_VSI_BASE 0x43F1000uww
#define DCOWE1_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCOWE1_DEC1_VSI_SECTION 0x1000
#define mmDCOWE1_DEC1_W2C_BASE 0x43F2000uww
#define DCOWE1_DEC1_W2C_MAX_OFFSET 0x39C0
#define DCOWE1_DEC1_W2C_SECTION 0x1000
#define mmDCOWE1_VDEC1_BWDG_CTWW_BASE 0x43F3000uww
#define DCOWE1_VDEC1_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x43F3800uww
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x43F3900uww
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x43F3A00uww
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x43F3B00uww
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE1_VDEC1_BWDG_CTWW_AXUSEW_DEC_BASE 0x43F3C00uww
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE1_VDEC1_BWDG_CTWW_SPECIAW_BASE 0x43F3E80uww
#define DCOWE1_VDEC1_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC1_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_VDEC1_CTWW_BASE 0x43F4000uww
#define DCOWE1_VDEC1_CTWW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CTWW_SECTION 0xE800
#define mmDCOWE1_VDEC1_CTWW_SPECIAW_BASE 0x43F4E80uww
#define DCOWE1_VDEC1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_VDEC1_MSTW_IF_WW_SHWD_HBW_BASE 0x43F5000uww
#define DCOWE1_VDEC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_VDEC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE1_VDEC1_MSTW_IF_WW_PWVT_HBW_BASE 0x43F5200uww
#define DCOWE1_VDEC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE1_VDEC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE1_VDEC1_MSTW_IF_WW_SHWD_WBW_BASE 0x43F5400uww
#define DCOWE1_VDEC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_VDEC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE1_VDEC1_MSTW_IF_WW_PWVT_WBW_BASE 0x43F5600uww
#define DCOWE1_VDEC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE1_VDEC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE1_VDEC1_MSTW_IF_E2E_CWDT_BASE 0x43F5800uww
#define DCOWE1_VDEC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE1_VDEC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE1_VDEC1_MSTW_IF_AXUSEW_BASE 0x43F5A80uww
#define DCOWE1_VDEC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE1_VDEC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE1_VDEC1_MSTW_IF_DBG_HBW_BASE 0x43F5B00uww
#define DCOWE1_VDEC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE1_VDEC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE1_VDEC1_MSTW_IF_DBG_WBW_BASE 0x43F5B80uww
#define DCOWE1_VDEC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE1_VDEC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE1_VDEC1_MSTW_IF_COWE_HBW_BASE 0x43F5C00uww
#define DCOWE1_VDEC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE1_VDEC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE1_VDEC1_MSTW_IF_COWE_WBW_BASE 0x43F5D80uww
#define DCOWE1_VDEC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE1_VDEC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE1_VDEC1_MSTW_IF_SPECIAW_BASE 0x43F5E80uww
#define DCOWE1_VDEC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_VDEC1_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE2_TPC0_QM_DCCM_BASE 0x4400000uww
#define DCOWE2_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC0_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_AWC_AUX_BASE 0x4408000uww
#define DCOWE2_TPC0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC0_QM_AWC_AUX_SPECIAW_BASE 0x4408E80uww
#define DCOWE2_TPC0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC0_QM_BASE 0x440A000uww
#define DCOWE2_TPC0_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_QM_SECTION 0x9000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x440A900uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x440A908uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x440A910uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x440A918uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x440A920uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x440A928uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x440A930uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x440A938uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x440A940uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x440A948uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x440A950uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x440A958uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x440A960uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x440A968uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x440A970uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x440A978uww
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC0_QM_AXUSEW_SECUWED_BASE 0x440AB00uww
#define DCOWE2_TPC0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_AXUSEW_NONSECUWED_BASE 0x440AB80uww
#define DCOWE2_TPC0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_DBG_HBW_BASE 0x440AC00uww
#define DCOWE2_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC0_QM_DBG_WBW_BASE 0x440AC80uww
#define DCOWE2_TPC0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC0_QM_CGM_BASE 0x440AD80uww
#define DCOWE2_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC0_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC0_QM_SPECIAW_BASE 0x440AE80uww
#define DCOWE2_TPC0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_0_BASE 0x440B000uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_CFG_BASE 0x440B000uww
#define DCOWE2_TPC0_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC0_CFG_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_1_BASE 0x440B050uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_2_BASE 0x440B0A0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_3_BASE 0x440B0F0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_4_BASE 0x440B140uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_5_BASE 0x440B190uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_6_BASE 0x440B1E0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_7_BASE 0x440B230uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_8_BASE 0x440B280uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_9_BASE 0x440B2D0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_10_BASE 0x440B320uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_11_BASE 0x440B370uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_12_BASE 0x440B3C0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_13_BASE 0x440B410uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_14_BASE 0x440B460uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_TENSOW_15_BASE 0x440B4B0uww
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_KEWNEW_SYNC_OBJECT_BASE 0x440B500uww
#define DCOWE2_TPC0_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC0_CFG_KEWNEW_BASE 0x440B508uww
#define DCOWE2_TPC0_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC0_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_0_BASE 0x440B5DCuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_1_BASE 0x440B62Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_2_BASE 0x440B67Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_3_BASE 0x440B6CCuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_4_BASE 0x440B71Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_5_BASE 0x440B76Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_6_BASE 0x440B7BCuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_7_BASE 0x440B80Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_8_BASE 0x440B85Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_9_BASE 0x440B8ACuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_10_BASE 0x440B8FCuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_11_BASE 0x440B94Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_12_BASE 0x440B99Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_13_BASE 0x440B9ECuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_14_BASE 0x440BA3Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_TENSOW_15_BASE 0x440BA8Cuww
#define DCOWE2_TPC0_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x440BADCuww
#define DCOWE2_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC0_CFG_QM_BASE 0x440BAE4uww
#define DCOWE2_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC0_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC0_CFG_AXUSEW_BASE 0x440BE00uww
#define DCOWE2_TPC0_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC0_CFG_SPECIAW_BASE 0x440BE80uww
#define DCOWE2_TPC0_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC0_MSTW_IF_WW_SHWD_HBW_BASE 0x440C000uww
#define DCOWE2_TPC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC0_MSTW_IF_WW_PWVT_HBW_BASE 0x440C200uww
#define DCOWE2_TPC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC0_MSTW_IF_WW_SHWD_WBW_BASE 0x440C400uww
#define DCOWE2_TPC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC0_MSTW_IF_WW_PWVT_WBW_BASE 0x440C600uww
#define DCOWE2_TPC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC0_MSTW_IF_E2E_CWDT_BASE 0x440C800uww
#define DCOWE2_TPC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC0_MSTW_IF_AXUSEW_BASE 0x440CA80uww
#define DCOWE2_TPC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC0_MSTW_IF_DBG_HBW_BASE 0x440CB00uww
#define DCOWE2_TPC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC0_MSTW_IF_DBG_WBW_BASE 0x440CB80uww
#define DCOWE2_TPC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC0_MSTW_IF_COWE_HBW_BASE 0x440CC00uww
#define DCOWE2_TPC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC0_MSTW_IF_COWE_WBW_BASE 0x440CD80uww
#define DCOWE2_TPC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC0_MSTW_IF_SPECIAW_BASE 0x440CE80uww
#define DCOWE2_TPC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_TPC1_QM_DCCM_BASE 0x4410000uww
#define DCOWE2_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC1_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_AWC_AUX_BASE 0x4418000uww
#define DCOWE2_TPC1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC1_QM_AWC_AUX_SPECIAW_BASE 0x4418E80uww
#define DCOWE2_TPC1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC1_QM_BASE 0x441A000uww
#define DCOWE2_TPC1_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_QM_SECTION 0x9000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x441A900uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x441A908uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x441A910uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x441A918uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x441A920uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x441A928uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x441A930uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x441A938uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x441A940uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x441A948uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x441A950uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x441A958uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x441A960uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x441A968uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x441A970uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x441A978uww
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC1_QM_AXUSEW_SECUWED_BASE 0x441AB00uww
#define DCOWE2_TPC1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_AXUSEW_NONSECUWED_BASE 0x441AB80uww
#define DCOWE2_TPC1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_DBG_HBW_BASE 0x441AC00uww
#define DCOWE2_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC1_QM_DBG_WBW_BASE 0x441AC80uww
#define DCOWE2_TPC1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC1_QM_CGM_BASE 0x441AD80uww
#define DCOWE2_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC1_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC1_QM_SPECIAW_BASE 0x441AE80uww
#define DCOWE2_TPC1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_0_BASE 0x441B000uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_CFG_BASE 0x441B000uww
#define DCOWE2_TPC1_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC1_CFG_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_1_BASE 0x441B050uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_2_BASE 0x441B0A0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_3_BASE 0x441B0F0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_4_BASE 0x441B140uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_5_BASE 0x441B190uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_6_BASE 0x441B1E0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_7_BASE 0x441B230uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_8_BASE 0x441B280uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_9_BASE 0x441B2D0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_10_BASE 0x441B320uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_11_BASE 0x441B370uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_12_BASE 0x441B3C0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_13_BASE 0x441B410uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_14_BASE 0x441B460uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_TENSOW_15_BASE 0x441B4B0uww
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_KEWNEW_SYNC_OBJECT_BASE 0x441B500uww
#define DCOWE2_TPC1_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC1_CFG_KEWNEW_BASE 0x441B508uww
#define DCOWE2_TPC1_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC1_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_0_BASE 0x441B5DCuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_1_BASE 0x441B62Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_2_BASE 0x441B67Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_3_BASE 0x441B6CCuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_4_BASE 0x441B71Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_5_BASE 0x441B76Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_6_BASE 0x441B7BCuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_7_BASE 0x441B80Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_8_BASE 0x441B85Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_9_BASE 0x441B8ACuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_10_BASE 0x441B8FCuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_11_BASE 0x441B94Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_12_BASE 0x441B99Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_13_BASE 0x441B9ECuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_14_BASE 0x441BA3Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_TENSOW_15_BASE 0x441BA8Cuww
#define DCOWE2_TPC1_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x441BADCuww
#define DCOWE2_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC1_CFG_QM_BASE 0x441BAE4uww
#define DCOWE2_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC1_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC1_CFG_AXUSEW_BASE 0x441BE00uww
#define DCOWE2_TPC1_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC1_CFG_SPECIAW_BASE 0x441BE80uww
#define DCOWE2_TPC1_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC1_MSTW_IF_WW_SHWD_HBW_BASE 0x441C000uww
#define DCOWE2_TPC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC1_MSTW_IF_WW_PWVT_HBW_BASE 0x441C200uww
#define DCOWE2_TPC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC1_MSTW_IF_WW_SHWD_WBW_BASE 0x441C400uww
#define DCOWE2_TPC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC1_MSTW_IF_WW_PWVT_WBW_BASE 0x441C600uww
#define DCOWE2_TPC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC1_MSTW_IF_E2E_CWDT_BASE 0x441C800uww
#define DCOWE2_TPC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC1_MSTW_IF_AXUSEW_BASE 0x441CA80uww
#define DCOWE2_TPC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC1_MSTW_IF_DBG_HBW_BASE 0x441CB00uww
#define DCOWE2_TPC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC1_MSTW_IF_DBG_WBW_BASE 0x441CB80uww
#define DCOWE2_TPC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC1_MSTW_IF_COWE_HBW_BASE 0x441CC00uww
#define DCOWE2_TPC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC1_MSTW_IF_COWE_WBW_BASE 0x441CD80uww
#define DCOWE2_TPC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC1_MSTW_IF_SPECIAW_BASE 0x441CE80uww
#define DCOWE2_TPC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_TPC2_QM_DCCM_BASE 0x4420000uww
#define DCOWE2_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC2_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_AWC_AUX_BASE 0x4428000uww
#define DCOWE2_TPC2_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC2_QM_AWC_AUX_SPECIAW_BASE 0x4428E80uww
#define DCOWE2_TPC2_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC2_QM_BASE 0x442A000uww
#define DCOWE2_TPC2_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_QM_SECTION 0x9000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW0_BASE 0x442A900uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW1_BASE 0x442A908uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW2_BASE 0x442A910uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW3_BASE 0x442A918uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW4_BASE 0x442A920uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW5_BASE 0x442A928uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW6_BASE 0x442A930uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW7_BASE 0x442A938uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW8_BASE 0x442A940uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW9_BASE 0x442A948uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW10_BASE 0x442A950uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW11_BASE 0x442A958uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW12_BASE 0x442A960uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW13_BASE 0x442A968uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW14_BASE 0x442A970uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW15_BASE 0x442A978uww
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC2_QM_AXUSEW_SECUWED_BASE 0x442AB00uww
#define DCOWE2_TPC2_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_AXUSEW_NONSECUWED_BASE 0x442AB80uww
#define DCOWE2_TPC2_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_DBG_HBW_BASE 0x442AC00uww
#define DCOWE2_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC2_QM_DBG_WBW_BASE 0x442AC80uww
#define DCOWE2_TPC2_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC2_QM_CGM_BASE 0x442AD80uww
#define DCOWE2_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC2_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC2_QM_SPECIAW_BASE 0x442AE80uww
#define DCOWE2_TPC2_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_0_BASE 0x442B000uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_CFG_BASE 0x442B000uww
#define DCOWE2_TPC2_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC2_CFG_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_1_BASE 0x442B050uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_2_BASE 0x442B0A0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_3_BASE 0x442B0F0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_4_BASE 0x442B140uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_5_BASE 0x442B190uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_6_BASE 0x442B1E0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_7_BASE 0x442B230uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_8_BASE 0x442B280uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_9_BASE 0x442B2D0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_10_BASE 0x442B320uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_11_BASE 0x442B370uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_12_BASE 0x442B3C0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_13_BASE 0x442B410uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_14_BASE 0x442B460uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_TENSOW_15_BASE 0x442B4B0uww
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_KEWNEW_SYNC_OBJECT_BASE 0x442B500uww
#define DCOWE2_TPC2_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC2_CFG_KEWNEW_BASE 0x442B508uww
#define DCOWE2_TPC2_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC2_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_0_BASE 0x442B5DCuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_1_BASE 0x442B62Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_2_BASE 0x442B67Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_3_BASE 0x442B6CCuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_4_BASE 0x442B71Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_5_BASE 0x442B76Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_6_BASE 0x442B7BCuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_7_BASE 0x442B80Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_8_BASE 0x442B85Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_9_BASE 0x442B8ACuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_10_BASE 0x442B8FCuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_11_BASE 0x442B94Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_12_BASE 0x442B99Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_13_BASE 0x442B9ECuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_14_BASE 0x442BA3Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_TENSOW_15_BASE 0x442BA8Cuww
#define DCOWE2_TPC2_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x442BADCuww
#define DCOWE2_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC2_CFG_QM_BASE 0x442BAE4uww
#define DCOWE2_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC2_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC2_CFG_AXUSEW_BASE 0x442BE00uww
#define DCOWE2_TPC2_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC2_CFG_SPECIAW_BASE 0x442BE80uww
#define DCOWE2_TPC2_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC2_MSTW_IF_WW_SHWD_HBW_BASE 0x442C000uww
#define DCOWE2_TPC2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC2_MSTW_IF_WW_PWVT_HBW_BASE 0x442C200uww
#define DCOWE2_TPC2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC2_MSTW_IF_WW_SHWD_WBW_BASE 0x442C400uww
#define DCOWE2_TPC2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC2_MSTW_IF_WW_PWVT_WBW_BASE 0x442C600uww
#define DCOWE2_TPC2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC2_MSTW_IF_E2E_CWDT_BASE 0x442C800uww
#define DCOWE2_TPC2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC2_MSTW_IF_AXUSEW_BASE 0x442CA80uww
#define DCOWE2_TPC2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC2_MSTW_IF_DBG_HBW_BASE 0x442CB00uww
#define DCOWE2_TPC2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC2_MSTW_IF_DBG_WBW_BASE 0x442CB80uww
#define DCOWE2_TPC2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC2_MSTW_IF_COWE_HBW_BASE 0x442CC00uww
#define DCOWE2_TPC2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC2_MSTW_IF_COWE_WBW_BASE 0x442CD80uww
#define DCOWE2_TPC2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC2_MSTW_IF_SPECIAW_BASE 0x442CE80uww
#define DCOWE2_TPC2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC2_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_TPC3_QM_DCCM_BASE 0x4430000uww
#define DCOWE2_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC3_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_AWC_AUX_BASE 0x4438000uww
#define DCOWE2_TPC3_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC3_QM_AWC_AUX_SPECIAW_BASE 0x4438E80uww
#define DCOWE2_TPC3_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC3_QM_BASE 0x443A000uww
#define DCOWE2_TPC3_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_QM_SECTION 0x9000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW0_BASE 0x443A900uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW1_BASE 0x443A908uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW2_BASE 0x443A910uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW3_BASE 0x443A918uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW4_BASE 0x443A920uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW5_BASE 0x443A928uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW6_BASE 0x443A930uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW7_BASE 0x443A938uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW8_BASE 0x443A940uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW9_BASE 0x443A948uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW10_BASE 0x443A950uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW11_BASE 0x443A958uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW12_BASE 0x443A960uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW13_BASE 0x443A968uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW14_BASE 0x443A970uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW15_BASE 0x443A978uww
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC3_QM_AXUSEW_SECUWED_BASE 0x443AB00uww
#define DCOWE2_TPC3_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_AXUSEW_NONSECUWED_BASE 0x443AB80uww
#define DCOWE2_TPC3_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_DBG_HBW_BASE 0x443AC00uww
#define DCOWE2_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC3_QM_DBG_WBW_BASE 0x443AC80uww
#define DCOWE2_TPC3_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC3_QM_CGM_BASE 0x443AD80uww
#define DCOWE2_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC3_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC3_QM_SPECIAW_BASE 0x443AE80uww
#define DCOWE2_TPC3_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_0_BASE 0x443B000uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_CFG_BASE 0x443B000uww
#define DCOWE2_TPC3_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC3_CFG_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_1_BASE 0x443B050uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_2_BASE 0x443B0A0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_3_BASE 0x443B0F0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_4_BASE 0x443B140uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_5_BASE 0x443B190uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_6_BASE 0x443B1E0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_7_BASE 0x443B230uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_8_BASE 0x443B280uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_9_BASE 0x443B2D0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_10_BASE 0x443B320uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_11_BASE 0x443B370uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_12_BASE 0x443B3C0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_13_BASE 0x443B410uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_14_BASE 0x443B460uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_TENSOW_15_BASE 0x443B4B0uww
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_KEWNEW_SYNC_OBJECT_BASE 0x443B500uww
#define DCOWE2_TPC3_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC3_CFG_KEWNEW_BASE 0x443B508uww
#define DCOWE2_TPC3_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC3_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_0_BASE 0x443B5DCuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_1_BASE 0x443B62Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_2_BASE 0x443B67Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_3_BASE 0x443B6CCuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_4_BASE 0x443B71Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_5_BASE 0x443B76Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_6_BASE 0x443B7BCuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_7_BASE 0x443B80Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_8_BASE 0x443B85Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_9_BASE 0x443B8ACuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_10_BASE 0x443B8FCuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_11_BASE 0x443B94Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_12_BASE 0x443B99Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_13_BASE 0x443B9ECuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_14_BASE 0x443BA3Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_TENSOW_15_BASE 0x443BA8Cuww
#define DCOWE2_TPC3_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x443BADCuww
#define DCOWE2_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC3_CFG_QM_BASE 0x443BAE4uww
#define DCOWE2_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC3_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC3_CFG_AXUSEW_BASE 0x443BE00uww
#define DCOWE2_TPC3_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC3_CFG_SPECIAW_BASE 0x443BE80uww
#define DCOWE2_TPC3_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC3_MSTW_IF_WW_SHWD_HBW_BASE 0x443C000uww
#define DCOWE2_TPC3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC3_MSTW_IF_WW_PWVT_HBW_BASE 0x443C200uww
#define DCOWE2_TPC3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC3_MSTW_IF_WW_SHWD_WBW_BASE 0x443C400uww
#define DCOWE2_TPC3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC3_MSTW_IF_WW_PWVT_WBW_BASE 0x443C600uww
#define DCOWE2_TPC3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC3_MSTW_IF_E2E_CWDT_BASE 0x443C800uww
#define DCOWE2_TPC3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC3_MSTW_IF_AXUSEW_BASE 0x443CA80uww
#define DCOWE2_TPC3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC3_MSTW_IF_DBG_HBW_BASE 0x443CB00uww
#define DCOWE2_TPC3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC3_MSTW_IF_DBG_WBW_BASE 0x443CB80uww
#define DCOWE2_TPC3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC3_MSTW_IF_COWE_HBW_BASE 0x443CC00uww
#define DCOWE2_TPC3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC3_MSTW_IF_COWE_WBW_BASE 0x443CD80uww
#define DCOWE2_TPC3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC3_MSTW_IF_SPECIAW_BASE 0x443CE80uww
#define DCOWE2_TPC3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC3_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_TPC4_QM_DCCM_BASE 0x4440000uww
#define DCOWE2_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC4_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_AWC_AUX_BASE 0x4448000uww
#define DCOWE2_TPC4_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC4_QM_AWC_AUX_SPECIAW_BASE 0x4448E80uww
#define DCOWE2_TPC4_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC4_QM_BASE 0x444A000uww
#define DCOWE2_TPC4_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_QM_SECTION 0x9000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW0_BASE 0x444A900uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW1_BASE 0x444A908uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW2_BASE 0x444A910uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW3_BASE 0x444A918uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW4_BASE 0x444A920uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW5_BASE 0x444A928uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW6_BASE 0x444A930uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW7_BASE 0x444A938uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW8_BASE 0x444A940uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW9_BASE 0x444A948uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW10_BASE 0x444A950uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW11_BASE 0x444A958uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW12_BASE 0x444A960uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW13_BASE 0x444A968uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW14_BASE 0x444A970uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW15_BASE 0x444A978uww
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC4_QM_AXUSEW_SECUWED_BASE 0x444AB00uww
#define DCOWE2_TPC4_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_AXUSEW_NONSECUWED_BASE 0x444AB80uww
#define DCOWE2_TPC4_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_DBG_HBW_BASE 0x444AC00uww
#define DCOWE2_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC4_QM_DBG_WBW_BASE 0x444AC80uww
#define DCOWE2_TPC4_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC4_QM_CGM_BASE 0x444AD80uww
#define DCOWE2_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC4_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC4_QM_SPECIAW_BASE 0x444AE80uww
#define DCOWE2_TPC4_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_0_BASE 0x444B000uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_CFG_BASE 0x444B000uww
#define DCOWE2_TPC4_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC4_CFG_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_1_BASE 0x444B050uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_2_BASE 0x444B0A0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_3_BASE 0x444B0F0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_4_BASE 0x444B140uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_5_BASE 0x444B190uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_6_BASE 0x444B1E0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_7_BASE 0x444B230uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_8_BASE 0x444B280uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_9_BASE 0x444B2D0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_10_BASE 0x444B320uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_11_BASE 0x444B370uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_12_BASE 0x444B3C0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_13_BASE 0x444B410uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_14_BASE 0x444B460uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_TENSOW_15_BASE 0x444B4B0uww
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_KEWNEW_SYNC_OBJECT_BASE 0x444B500uww
#define DCOWE2_TPC4_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC4_CFG_KEWNEW_BASE 0x444B508uww
#define DCOWE2_TPC4_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC4_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_0_BASE 0x444B5DCuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_1_BASE 0x444B62Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_2_BASE 0x444B67Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_3_BASE 0x444B6CCuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_4_BASE 0x444B71Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_5_BASE 0x444B76Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_6_BASE 0x444B7BCuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_7_BASE 0x444B80Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_8_BASE 0x444B85Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_9_BASE 0x444B8ACuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_10_BASE 0x444B8FCuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_11_BASE 0x444B94Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_12_BASE 0x444B99Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_13_BASE 0x444B9ECuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_14_BASE 0x444BA3Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_TENSOW_15_BASE 0x444BA8Cuww
#define DCOWE2_TPC4_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x444BADCuww
#define DCOWE2_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC4_CFG_QM_BASE 0x444BAE4uww
#define DCOWE2_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC4_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC4_CFG_AXUSEW_BASE 0x444BE00uww
#define DCOWE2_TPC4_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC4_CFG_SPECIAW_BASE 0x444BE80uww
#define DCOWE2_TPC4_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC4_MSTW_IF_WW_SHWD_HBW_BASE 0x444C000uww
#define DCOWE2_TPC4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC4_MSTW_IF_WW_PWVT_HBW_BASE 0x444C200uww
#define DCOWE2_TPC4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC4_MSTW_IF_WW_SHWD_WBW_BASE 0x444C400uww
#define DCOWE2_TPC4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC4_MSTW_IF_WW_PWVT_WBW_BASE 0x444C600uww
#define DCOWE2_TPC4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC4_MSTW_IF_E2E_CWDT_BASE 0x444C800uww
#define DCOWE2_TPC4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC4_MSTW_IF_AXUSEW_BASE 0x444CA80uww
#define DCOWE2_TPC4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC4_MSTW_IF_DBG_HBW_BASE 0x444CB00uww
#define DCOWE2_TPC4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC4_MSTW_IF_DBG_WBW_BASE 0x444CB80uww
#define DCOWE2_TPC4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC4_MSTW_IF_COWE_HBW_BASE 0x444CC00uww
#define DCOWE2_TPC4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC4_MSTW_IF_COWE_WBW_BASE 0x444CD80uww
#define DCOWE2_TPC4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC4_MSTW_IF_SPECIAW_BASE 0x444CE80uww
#define DCOWE2_TPC4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC4_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_TPC5_QM_DCCM_BASE 0x4450000uww
#define DCOWE2_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_TPC5_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_AWC_AUX_BASE 0x4458000uww
#define DCOWE2_TPC5_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_TPC5_QM_AWC_AUX_SPECIAW_BASE 0x4458E80uww
#define DCOWE2_TPC5_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_TPC5_QM_BASE 0x445A000uww
#define DCOWE2_TPC5_QM_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_QM_SECTION 0x9000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW0_BASE 0x445A900uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW1_BASE 0x445A908uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW2_BASE 0x445A910uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW3_BASE 0x445A918uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW4_BASE 0x445A920uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW5_BASE 0x445A928uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW6_BASE 0x445A930uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW7_BASE 0x445A938uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW8_BASE 0x445A940uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW9_BASE 0x445A948uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW10_BASE 0x445A950uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW11_BASE 0x445A958uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW12_BASE 0x445A960uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW13_BASE 0x445A968uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW14_BASE 0x445A970uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW15_BASE 0x445A978uww
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_TPC5_QM_AXUSEW_SECUWED_BASE 0x445AB00uww
#define DCOWE2_TPC5_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_AXUSEW_NONSECUWED_BASE 0x445AB80uww
#define DCOWE2_TPC5_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_DBG_HBW_BASE 0x445AC00uww
#define DCOWE2_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC5_QM_DBG_WBW_BASE 0x445AC80uww
#define DCOWE2_TPC5_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_TPC5_QM_CGM_BASE 0x445AD80uww
#define DCOWE2_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_TPC5_QM_CGM_SECTION 0x1000
#define mmDCOWE2_TPC5_QM_SPECIAW_BASE 0x445AE80uww
#define DCOWE2_TPC5_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_0_BASE 0x445B000uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_CFG_BASE 0x445B000uww
#define DCOWE2_TPC5_CFG_MAX_OFFSET 0x1000
#define DCOWE2_TPC5_CFG_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_1_BASE 0x445B050uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_2_BASE 0x445B0A0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_3_BASE 0x445B0F0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_4_BASE 0x445B140uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_5_BASE 0x445B190uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_6_BASE 0x445B1E0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_7_BASE 0x445B230uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_8_BASE 0x445B280uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_9_BASE 0x445B2D0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_10_BASE 0x445B320uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_11_BASE 0x445B370uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_12_BASE 0x445B3C0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_13_BASE 0x445B410uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_14_BASE 0x445B460uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_TENSOW_15_BASE 0x445B4B0uww
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_KEWNEW_SYNC_OBJECT_BASE 0x445B500uww
#define DCOWE2_TPC5_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC5_CFG_KEWNEW_BASE 0x445B508uww
#define DCOWE2_TPC5_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE2_TPC5_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_0_BASE 0x445B5DCuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_1_BASE 0x445B62Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_2_BASE 0x445B67Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_3_BASE 0x445B6CCuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_4_BASE 0x445B71Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_5_BASE 0x445B76Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_6_BASE 0x445B7BCuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_7_BASE 0x445B80Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_8_BASE 0x445B85Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_9_BASE 0x445B8ACuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_10_BASE 0x445B8FCuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_11_BASE 0x445B94Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_12_BASE 0x445B99Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_13_BASE 0x445B9ECuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_14_BASE 0x445BA3Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_TENSOW_15_BASE 0x445BA8Cuww
#define DCOWE2_TPC5_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE2_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x445BADCuww
#define DCOWE2_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE2_TPC5_CFG_QM_BASE 0x445BAE4uww
#define DCOWE2_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE2_TPC5_CFG_QM_SECTION 0x31C0
#define mmDCOWE2_TPC5_CFG_AXUSEW_BASE 0x445BE00uww
#define DCOWE2_TPC5_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC5_CFG_SPECIAW_BASE 0x445BE80uww
#define DCOWE2_TPC5_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC5_MSTW_IF_WW_SHWD_HBW_BASE 0x445C000uww
#define DCOWE2_TPC5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_TPC5_MSTW_IF_WW_PWVT_HBW_BASE 0x445C200uww
#define DCOWE2_TPC5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_TPC5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_TPC5_MSTW_IF_WW_SHWD_WBW_BASE 0x445C400uww
#define DCOWE2_TPC5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_TPC5_MSTW_IF_WW_PWVT_WBW_BASE 0x445C600uww
#define DCOWE2_TPC5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_TPC5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_TPC5_MSTW_IF_E2E_CWDT_BASE 0x445C800uww
#define DCOWE2_TPC5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_TPC5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_TPC5_MSTW_IF_AXUSEW_BASE 0x445CA80uww
#define DCOWE2_TPC5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_TPC5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_TPC5_MSTW_IF_DBG_HBW_BASE 0x445CB00uww
#define DCOWE2_TPC5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_TPC5_MSTW_IF_DBG_WBW_BASE 0x445CB80uww
#define DCOWE2_TPC5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_TPC5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_TPC5_MSTW_IF_COWE_HBW_BASE 0x445CC00uww
#define DCOWE2_TPC5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_TPC5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_TPC5_MSTW_IF_COWE_WBW_BASE 0x445CD80uww
#define DCOWE2_TPC5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_TPC5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_TPC5_MSTW_IF_SPECIAW_BASE 0x445CE80uww
#define DCOWE2_TPC5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC5_MSTW_IF_SPECIAW_SECTION 0x23180
#define mmDCOWE2_HMMU0_MMU_BASE 0x4480000uww
#define DCOWE2_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_MMU_SECTION 0xE800
#define mmDCOWE2_HMMU0_MMU_SPECIAW_BASE 0x4480E80uww
#define DCOWE2_HMMU0_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU0_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU0_STWB_BASE 0x4481000uww
#define DCOWE2_HMMU0_STWB_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_STWB_SECTION 0xE800
#define mmDCOWE2_HMMU0_STWB_SPECIAW_BASE 0x4481E80uww
#define DCOWE2_HMMU0_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU0_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE2_HMMU0_SCWAMB_OUT_BASE 0x4483000uww
#define DCOWE2_HMMU0_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE2_HMMU0_SCWAMB_OUT_SPECIAW_BASE 0x4483E80uww
#define DCOWE2_HMMU0_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU0_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU0_MSTW_IF_WW_SHWD_HBW_BASE 0x4484000uww
#define DCOWE2_HMMU0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU0_MSTW_IF_WW_PWVT_HBW_BASE 0x4484200uww
#define DCOWE2_HMMU0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU0_MSTW_IF_WW_SHWD_WBW_BASE 0x4484400uww
#define DCOWE2_HMMU0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU0_MSTW_IF_WW_PWVT_WBW_BASE 0x4484600uww
#define DCOWE2_HMMU0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU0_MSTW_IF_E2E_CWDT_BASE 0x4484800uww
#define DCOWE2_HMMU0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_HMMU0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_HMMU0_MSTW_IF_AXUSEW_BASE 0x4484A80uww
#define DCOWE2_HMMU0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_HMMU0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_HMMU0_MSTW_IF_DBG_HBW_BASE 0x4484B00uww
#define DCOWE2_HMMU0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_HMMU0_MSTW_IF_DBG_WBW_BASE 0x4484B80uww
#define DCOWE2_HMMU0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_HMMU0_MSTW_IF_COWE_HBW_BASE 0x4484C00uww
#define DCOWE2_HMMU0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_HMMU0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_HMMU0_MSTW_IF_COWE_WBW_BASE 0x4484D80uww
#define DCOWE2_HMMU0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_HMMU0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_HMMU0_MSTW_IF_SPECIAW_BASE 0x4484E80uww
#define DCOWE2_HMMU0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU0_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE2_HMMU1_MMU_BASE 0x4490000uww
#define DCOWE2_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_MMU_SECTION 0xE800
#define mmDCOWE2_HMMU1_MMU_SPECIAW_BASE 0x4490E80uww
#define DCOWE2_HMMU1_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU1_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU1_STWB_BASE 0x4491000uww
#define DCOWE2_HMMU1_STWB_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_STWB_SECTION 0xE800
#define mmDCOWE2_HMMU1_STWB_SPECIAW_BASE 0x4491E80uww
#define DCOWE2_HMMU1_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU1_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE2_HMMU1_SCWAMB_OUT_BASE 0x4493000uww
#define DCOWE2_HMMU1_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE2_HMMU1_SCWAMB_OUT_SPECIAW_BASE 0x4493E80uww
#define DCOWE2_HMMU1_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU1_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU1_MSTW_IF_WW_SHWD_HBW_BASE 0x4494000uww
#define DCOWE2_HMMU1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU1_MSTW_IF_WW_PWVT_HBW_BASE 0x4494200uww
#define DCOWE2_HMMU1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU1_MSTW_IF_WW_SHWD_WBW_BASE 0x4494400uww
#define DCOWE2_HMMU1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU1_MSTW_IF_WW_PWVT_WBW_BASE 0x4494600uww
#define DCOWE2_HMMU1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU1_MSTW_IF_E2E_CWDT_BASE 0x4494800uww
#define DCOWE2_HMMU1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_HMMU1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_HMMU1_MSTW_IF_AXUSEW_BASE 0x4494A80uww
#define DCOWE2_HMMU1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_HMMU1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_HMMU1_MSTW_IF_DBG_HBW_BASE 0x4494B00uww
#define DCOWE2_HMMU1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_HMMU1_MSTW_IF_DBG_WBW_BASE 0x4494B80uww
#define DCOWE2_HMMU1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_HMMU1_MSTW_IF_COWE_HBW_BASE 0x4494C00uww
#define DCOWE2_HMMU1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_HMMU1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_HMMU1_MSTW_IF_COWE_WBW_BASE 0x4494D80uww
#define DCOWE2_HMMU1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_HMMU1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_HMMU1_MSTW_IF_SPECIAW_BASE 0x4494E80uww
#define DCOWE2_HMMU1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU1_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE2_HMMU2_MMU_BASE 0x44A0000uww
#define DCOWE2_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_MMU_SECTION 0xE800
#define mmDCOWE2_HMMU2_MMU_SPECIAW_BASE 0x44A0E80uww
#define DCOWE2_HMMU2_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU2_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU2_STWB_BASE 0x44A1000uww
#define DCOWE2_HMMU2_STWB_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_STWB_SECTION 0xE800
#define mmDCOWE2_HMMU2_STWB_SPECIAW_BASE 0x44A1E80uww
#define DCOWE2_HMMU2_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU2_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE2_HMMU2_SCWAMB_OUT_BASE 0x44A3000uww
#define DCOWE2_HMMU2_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE2_HMMU2_SCWAMB_OUT_SPECIAW_BASE 0x44A3E80uww
#define DCOWE2_HMMU2_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU2_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU2_MSTW_IF_WW_SHWD_HBW_BASE 0x44A4000uww
#define DCOWE2_HMMU2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU2_MSTW_IF_WW_PWVT_HBW_BASE 0x44A4200uww
#define DCOWE2_HMMU2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU2_MSTW_IF_WW_SHWD_WBW_BASE 0x44A4400uww
#define DCOWE2_HMMU2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU2_MSTW_IF_WW_PWVT_WBW_BASE 0x44A4600uww
#define DCOWE2_HMMU2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU2_MSTW_IF_E2E_CWDT_BASE 0x44A4800uww
#define DCOWE2_HMMU2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_HMMU2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_HMMU2_MSTW_IF_AXUSEW_BASE 0x44A4A80uww
#define DCOWE2_HMMU2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_HMMU2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_HMMU2_MSTW_IF_DBG_HBW_BASE 0x44A4B00uww
#define DCOWE2_HMMU2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_HMMU2_MSTW_IF_DBG_WBW_BASE 0x44A4B80uww
#define DCOWE2_HMMU2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_HMMU2_MSTW_IF_COWE_HBW_BASE 0x44A4C00uww
#define DCOWE2_HMMU2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_HMMU2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_HMMU2_MSTW_IF_COWE_WBW_BASE 0x44A4D80uww
#define DCOWE2_HMMU2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_HMMU2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_HMMU2_MSTW_IF_SPECIAW_BASE 0x44A4E80uww
#define DCOWE2_HMMU2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU2_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE2_HMMU3_MMU_BASE 0x44B0000uww
#define DCOWE2_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_MMU_SECTION 0xE800
#define mmDCOWE2_HMMU3_MMU_SPECIAW_BASE 0x44B0E80uww
#define DCOWE2_HMMU3_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU3_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU3_STWB_BASE 0x44B1000uww
#define DCOWE2_HMMU3_STWB_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_STWB_SECTION 0xE800
#define mmDCOWE2_HMMU3_STWB_SPECIAW_BASE 0x44B1E80uww
#define DCOWE2_HMMU3_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU3_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE2_HMMU3_SCWAMB_OUT_BASE 0x44B3000uww
#define DCOWE2_HMMU3_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE2_HMMU3_SCWAMB_OUT_SPECIAW_BASE 0x44B3E80uww
#define DCOWE2_HMMU3_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU3_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HMMU3_MSTW_IF_WW_SHWD_HBW_BASE 0x44B4000uww
#define DCOWE2_HMMU3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU3_MSTW_IF_WW_PWVT_HBW_BASE 0x44B4200uww
#define DCOWE2_HMMU3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_HMMU3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_HMMU3_MSTW_IF_WW_SHWD_WBW_BASE 0x44B4400uww
#define DCOWE2_HMMU3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU3_MSTW_IF_WW_PWVT_WBW_BASE 0x44B4600uww
#define DCOWE2_HMMU3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_HMMU3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_HMMU3_MSTW_IF_E2E_CWDT_BASE 0x44B4800uww
#define DCOWE2_HMMU3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_HMMU3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_HMMU3_MSTW_IF_AXUSEW_BASE 0x44B4A80uww
#define DCOWE2_HMMU3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_HMMU3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_HMMU3_MSTW_IF_DBG_HBW_BASE 0x44B4B00uww
#define DCOWE2_HMMU3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_HMMU3_MSTW_IF_DBG_WBW_BASE 0x44B4B80uww
#define DCOWE2_HMMU3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_HMMU3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_HMMU3_MSTW_IF_COWE_HBW_BASE 0x44B4C00uww
#define DCOWE2_HMMU3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_HMMU3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_HMMU3_MSTW_IF_COWE_WBW_BASE 0x44B4D80uww
#define DCOWE2_HMMU3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_HMMU3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_HMMU3_MSTW_IF_SPECIAW_BASE 0x44B4E80uww
#define DCOWE2_HMMU3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HMMU3_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE2_MME_QM_AWC_DCCM_BASE 0x44C0000uww
#define DCOWE2_MME_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_MME_QM_AWC_DCCM_SECTION 0x8000
#define mmDCOWE2_MME_QM_AWC_AUX_BASE 0x44C8000uww
#define DCOWE2_MME_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_MME_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_MME_QM_AWC_AUX_SPECIAW_BASE 0x44C8E80uww
#define DCOWE2_MME_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_QM_AWC_AUX_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_QM_AWC_DUP_ENG_BASE 0x44C9000uww
#define DCOWE2_MME_QM_AWC_DUP_ENG_MAX_OFFSET 0x1000
#define DCOWE2_MME_QM_AWC_DUP_ENG_SECTION 0x9000
#define mmDCOWE2_MME_QM_AWC_DUP_ENG_AXUSEW_BASE 0x44C9900uww
#define DCOWE2_MME_QM_AWC_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_QM_AWC_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmDCOWE2_MME_QM_AWC_DUP_ENG_SPECIAW_BASE 0x44C9E80uww
#define DCOWE2_MME_QM_AWC_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_QM_AWC_DUP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_QM_BASE 0x44CA000uww
#define DCOWE2_MME_QM_MAX_OFFSET 0x1000
#define DCOWE2_MME_QM_SECTION 0x9000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW0_BASE 0x44CA900uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW1_BASE 0x44CA908uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW2_BASE 0x44CA910uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW3_BASE 0x44CA918uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW4_BASE 0x44CA920uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW5_BASE 0x44CA928uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW6_BASE 0x44CA930uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW7_BASE 0x44CA938uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW8_BASE 0x44CA940uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW9_BASE 0x44CA948uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW10_BASE 0x44CA950uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW11_BASE 0x44CA958uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW12_BASE 0x44CA960uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW13_BASE 0x44CA968uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW14_BASE 0x44CA970uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_MME_QM_QMAN_WW64_BASE_ADDW15_BASE 0x44CA978uww
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_MME_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_MME_QM_AXUSEW_SECUWED_BASE 0x44CAB00uww
#define DCOWE2_MME_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_MME_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_MME_QM_AXUSEW_NONSECUWED_BASE 0x44CAB80uww
#define DCOWE2_MME_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_MME_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_MME_QM_DBG_HBW_BASE 0x44CAC00uww
#define DCOWE2_MME_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_QM_DBG_WBW_BASE 0x44CAC80uww
#define DCOWE2_MME_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_MME_QM_CGM_BASE 0x44CAD80uww
#define DCOWE2_MME_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_MME_QM_CGM_SECTION 0x1000
#define mmDCOWE2_MME_QM_SPECIAW_BASE 0x44CAE80uww
#define DCOWE2_MME_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_WO_BASE 0x44CB000uww
#define DCOWE2_MME_CTWW_WO_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_WO_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_WO_AWCH_BASE_ADDW_BASE 0x44CB008uww
#define DCOWE2_MME_CTWW_WO_AWCH_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE2_MME_CTWW_WO_AWCH_BASE_ADDW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_BASE 0x44CB028uww
#define DCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_WO_AWCH_TENSOW_A_BASE 0x44CB040uww
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_A_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_WO_AWCH_TENSOW_B_BASE 0x44CB098uww
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_B_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_WO_AWCH_TENSOW_COUT_BASE 0x44CB0F0uww
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_WO_AWCH_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_BASE 0x44CB15Cuww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_BASE 0x44CB170uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_BASE 0x44CB184uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_BASE 0x44CB198uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_BASE 0x44CB1ACuww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_BASE 0x44CB1C0uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_BASE 0x44CB1D4uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_BASE 0x44CB1E8uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_BASE 0x44CB1FCuww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_BASE 0x44CB210uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_BASE 0x44CB22Cuww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_BASE 0x44CB240uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_BASE 0x44CB254uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_BASE 0x44CB268uww
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_END_BASE 0x44CB280uww
#define DCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE2_MME_CTWW_WO_AWCH_NON_TENSOW_END_SECTION 0xB800
#define mmDCOWE2_MME_CTWW_WO_MME_AXUSEW_BASE 0x44CBE00uww
#define DCOWE2_MME_CTWW_WO_MME_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_CTWW_WO_MME_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_WO_SPECIAW_BASE 0x44CBE80uww
#define DCOWE2_MME_CTWW_WO_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_WO_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_BASE 0x44CC000uww
#define DCOWE2_MME_CTWW_HI_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_HI_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_BASE_ADDW_BASE 0x44CC008uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE2_MME_CTWW_HI_SHADOW_0_BASE_ADDW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_BASE 0x44CC028uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_A_BASE 0x44CC040uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_A_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_B_BASE 0x44CC098uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_B_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_BASE 0x44CC0F0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_BASE 0x44CC15Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_BASE 0x44CC170uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_BASE 0x44CC184uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_BASE 0x44CC198uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_BASE 0x44CC1ACuww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_BASE 0x44CC1C0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_BASE 0x44CC1D4uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_BASE 0x44CC1E8uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_BASE 0x44CC1FCuww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_BASE 0x44CC210uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_BASE 0x44CC22Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_BASE 0x44CC240uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_BASE 0x44CC254uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_BASE 0x44CC268uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_BASE 0x44CC280uww
#define DCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE2_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_BASE_ADDW_BASE 0x44CC308uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE2_MME_CTWW_HI_SHADOW_1_BASE_ADDW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_BASE 0x44CC328uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_A_BASE 0x44CC340uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_A_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_B_BASE 0x44CC398uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_B_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_BASE 0x44CC3F0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_BASE 0x44CC45Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_BASE 0x44CC470uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_BASE 0x44CC484uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_BASE 0x44CC498uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_BASE 0x44CC4ACuww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_BASE 0x44CC4C0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_BASE 0x44CC4D4uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_BASE 0x44CC4E8uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_BASE 0x44CC4FCuww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_BASE 0x44CC510uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_BASE 0x44CC52Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_BASE 0x44CC540uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_BASE 0x44CC554uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_BASE 0x44CC568uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_BASE 0x44CC580uww
#define DCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE2_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_BASE_ADDW_BASE 0x44CC608uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE2_MME_CTWW_HI_SHADOW_2_BASE_ADDW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_BASE 0x44CC628uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_A_BASE 0x44CC640uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_A_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_B_BASE 0x44CC698uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_B_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_BASE 0x44CC6F0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_BASE 0x44CC75Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_BASE 0x44CC770uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_BASE 0x44CC784uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_BASE 0x44CC798uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_BASE 0x44CC7ACuww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_BASE 0x44CC7C0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_BASE 0x44CC7D4uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_BASE 0x44CC7E8uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_BASE 0x44CC7FCuww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_BASE 0x44CC810uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_BASE 0x44CC82Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_BASE 0x44CC840uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_BASE 0x44CC854uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_BASE 0x44CC868uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_BASE 0x44CC880uww
#define DCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE2_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_BASE_ADDW_BASE 0x44CC908uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE2_MME_CTWW_HI_SHADOW_3_BASE_ADDW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_BASE 0x44CC928uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_A_BASE 0x44CC940uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_A_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_B_BASE 0x44CC998uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_B_SECTION 0x5800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_BASE 0x44CC9F0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_BASE 0x44CCA5Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_BASE 0x44CCA70uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_BASE 0x44CCA84uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_BASE 0x44CCA98uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_BASE 0x44CCAACuww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_BASE 0x44CCAC0uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_BASE 0x44CCAD4uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_BASE 0x44CCAE8uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_BASE 0x44CCAFCuww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_BASE 0x44CCB10uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_BASE 0x44CCB2Cuww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_BASE 0x44CCB40uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_BASE 0x44CCB54uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_BASE 0x44CCB68uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_BASE 0x44CCB80uww
#define DCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE2_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_SECTION 0x3000
#define mmDCOWE2_MME_CTWW_HI_SPECIAW_BASE 0x44CCE80uww
#define DCOWE2_MME_CTWW_HI_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_HI_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_EU_BIST_BASE 0x44CD000uww
#define DCOWE2_MME_EU_BIST_MAX_OFFSET 0x1000
#define DCOWE2_MME_EU_BIST_SECTION 0xE800
#define mmDCOWE2_MME_EU_BIST_SPECIAW_BASE 0x44CDE80uww
#define DCOWE2_MME_EU_BIST_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_EU_BIST_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_HBW_BASE 0x44CE000uww
#define DCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_HBW_BASE 0x44CE200uww
#define DCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_WBW_BASE 0x44CE400uww
#define DCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_CTWW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_WBW_BASE 0x44CE600uww
#define DCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_CTWW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_CTWW_MSTW_IF_E2E_CWDT_BASE 0x44CE800uww
#define DCOWE2_MME_CTWW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_CTWW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_CTWW_MSTW_IF_AXUSEW_BASE 0x44CEA80uww
#define DCOWE2_MME_CTWW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_CTWW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_MSTW_IF_DBG_HBW_BASE 0x44CEB00uww
#define DCOWE2_MME_CTWW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_MSTW_IF_DBG_WBW_BASE 0x44CEB80uww
#define DCOWE2_MME_CTWW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_CTWW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_CTWW_MSTW_IF_COWE_HBW_BASE 0x44CEC00uww
#define DCOWE2_MME_CTWW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_CTWW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_CTWW_MSTW_IF_COWE_WBW_BASE 0x44CED80uww
#define DCOWE2_MME_CTWW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_CTWW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_MSTW_IF_SPECIAW_BASE 0x44CEE80uww
#define DCOWE2_MME_CTWW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_CTWW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_QM_AWC_ACP_ENG_BASE 0x44CF000uww
#define DCOWE2_MME_QM_AWC_ACP_ENG_MAX_OFFSET 0x1000
#define DCOWE2_MME_QM_AWC_ACP_ENG_SECTION 0xE800
#define mmDCOWE2_MME_QM_AWC_ACP_ENG_SPECIAW_BASE 0x44CFE80uww
#define DCOWE2_MME_QM_AWC_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_QM_AWC_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE0_BASE 0x44D0000uww
#define DCOWE2_MME_SBTE0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_SECTION 0xE800
#define mmDCOWE2_MME_SBTE0_SPECIAW_BASE 0x44D0E80uww
#define DCOWE2_MME_SBTE0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE0_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_BASE 0x44D1000uww
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_BASE 0x44D1200uww
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_BASE 0x44D1400uww
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_BASE 0x44D1600uww
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_E2E_CWDT_BASE 0x44D1800uww
#define DCOWE2_MME_SBTE0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_SBTE0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_SBTE0_MSTW_IF_AXUSEW_BASE 0x44D1A80uww
#define DCOWE2_MME_SBTE0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_SBTE0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_DBG_HBW_BASE 0x44D1B00uww
#define DCOWE2_MME_SBTE0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_DBG_WBW_BASE 0x44D1B80uww
#define DCOWE2_MME_SBTE0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_COWE_HBW_BASE 0x44D1C00uww
#define DCOWE2_MME_SBTE0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_SBTE0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE0_MSTW_IF_COWE_WBW_BASE 0x44D1D80uww
#define DCOWE2_MME_SBTE0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_SBTE0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_MSTW_IF_SPECIAW_BASE 0x44D1E80uww
#define DCOWE2_MME_SBTE0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE0_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE2_MME_SBTE1_BASE 0x44D8000uww
#define DCOWE2_MME_SBTE1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_SECTION 0xE800
#define mmDCOWE2_MME_SBTE1_SPECIAW_BASE 0x44D8E80uww
#define DCOWE2_MME_SBTE1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE1_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_BASE 0x44D9000uww
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_BASE 0x44D9200uww
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_BASE 0x44D9400uww
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_BASE 0x44D9600uww
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_E2E_CWDT_BASE 0x44D9800uww
#define DCOWE2_MME_SBTE1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_SBTE1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_SBTE1_MSTW_IF_AXUSEW_BASE 0x44D9A80uww
#define DCOWE2_MME_SBTE1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_SBTE1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_DBG_HBW_BASE 0x44D9B00uww
#define DCOWE2_MME_SBTE1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_DBG_WBW_BASE 0x44D9B80uww
#define DCOWE2_MME_SBTE1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_COWE_HBW_BASE 0x44D9C00uww
#define DCOWE2_MME_SBTE1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_SBTE1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE1_MSTW_IF_COWE_WBW_BASE 0x44D9D80uww
#define DCOWE2_MME_SBTE1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_SBTE1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_MSTW_IF_SPECIAW_BASE 0x44D9E80uww
#define DCOWE2_MME_SBTE1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE1_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE2_MME_SBTE2_BASE 0x44E0000uww
#define DCOWE2_MME_SBTE2_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_SECTION 0xE800
#define mmDCOWE2_MME_SBTE2_SPECIAW_BASE 0x44E0E80uww
#define DCOWE2_MME_SBTE2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE2_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_BASE 0x44E1000uww
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_BASE 0x44E1200uww
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_BASE 0x44E1400uww
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_BASE 0x44E1600uww
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_E2E_CWDT_BASE 0x44E1800uww
#define DCOWE2_MME_SBTE2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_SBTE2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_SBTE2_MSTW_IF_AXUSEW_BASE 0x44E1A80uww
#define DCOWE2_MME_SBTE2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_SBTE2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_DBG_HBW_BASE 0x44E1B00uww
#define DCOWE2_MME_SBTE2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_DBG_WBW_BASE 0x44E1B80uww
#define DCOWE2_MME_SBTE2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_COWE_HBW_BASE 0x44E1C00uww
#define DCOWE2_MME_SBTE2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_SBTE2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE2_MSTW_IF_COWE_WBW_BASE 0x44E1D80uww
#define DCOWE2_MME_SBTE2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_SBTE2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_MSTW_IF_SPECIAW_BASE 0x44E1E80uww
#define DCOWE2_MME_SBTE2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE2_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE2_MME_SBTE3_BASE 0x44E8000uww
#define DCOWE2_MME_SBTE3_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_SECTION 0xE800
#define mmDCOWE2_MME_SBTE3_SPECIAW_BASE 0x44E8E80uww
#define DCOWE2_MME_SBTE3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_BASE 0x44E9000uww
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_BASE 0x44E9200uww
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_BASE 0x44E9400uww
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_BASE 0x44E9600uww
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_E2E_CWDT_BASE 0x44E9800uww
#define DCOWE2_MME_SBTE3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_SBTE3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_SBTE3_MSTW_IF_AXUSEW_BASE 0x44E9A80uww
#define DCOWE2_MME_SBTE3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_SBTE3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_DBG_HBW_BASE 0x44E9B00uww
#define DCOWE2_MME_SBTE3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_DBG_WBW_BASE 0x44E9B80uww
#define DCOWE2_MME_SBTE3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_COWE_HBW_BASE 0x44E9C00uww
#define DCOWE2_MME_SBTE3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_SBTE3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE3_MSTW_IF_COWE_WBW_BASE 0x44E9D80uww
#define DCOWE2_MME_SBTE3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_SBTE3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_MSTW_IF_SPECIAW_BASE 0x44E9E80uww
#define DCOWE2_MME_SBTE3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE3_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE2_MME_SBTE4_BASE 0x44F0000uww
#define DCOWE2_MME_SBTE4_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_SECTION 0xE800
#define mmDCOWE2_MME_SBTE4_SPECIAW_BASE 0x44F0E80uww
#define DCOWE2_MME_SBTE4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE4_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_BASE 0x44F1000uww
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_BASE 0x44F1200uww
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_BASE 0x44F1400uww
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_BASE 0x44F1600uww
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_E2E_CWDT_BASE 0x44F1800uww
#define DCOWE2_MME_SBTE4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_SBTE4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_SBTE4_MSTW_IF_AXUSEW_BASE 0x44F1A80uww
#define DCOWE2_MME_SBTE4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_SBTE4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_DBG_HBW_BASE 0x44F1B00uww
#define DCOWE2_MME_SBTE4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_DBG_WBW_BASE 0x44F1B80uww
#define DCOWE2_MME_SBTE4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_SBTE4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_COWE_HBW_BASE 0x44F1C00uww
#define DCOWE2_MME_SBTE4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_SBTE4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_SBTE4_MSTW_IF_COWE_WBW_BASE 0x44F1D80uww
#define DCOWE2_MME_SBTE4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_SBTE4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_MSTW_IF_SPECIAW_BASE 0x44F1E80uww
#define DCOWE2_MME_SBTE4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_SBTE4_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE2_MME_ACC_BASE 0x44F8000uww
#define DCOWE2_MME_ACC_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_SECTION 0xE800
#define mmDCOWE2_MME_ACC_SPECIAW_BASE 0x44F8E80uww
#define DCOWE2_MME_ACC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_ACC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_WB0_MSTW_IF_WW_SHWD_HBW_BASE 0x44F9000uww
#define DCOWE2_MME_WB0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_WB0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_WB0_MSTW_IF_WW_PWVT_HBW_BASE 0x44F9200uww
#define DCOWE2_MME_WB0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_WB0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_WB0_MSTW_IF_WW_SHWD_WBW_BASE 0x44F9400uww
#define DCOWE2_MME_WB0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_WB0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_WB0_MSTW_IF_WW_PWVT_WBW_BASE 0x44F9600uww
#define DCOWE2_MME_WB0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_WB0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_WB0_MSTW_IF_E2E_CWDT_BASE 0x44F9800uww
#define DCOWE2_MME_WB0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_WB0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_WB0_MSTW_IF_AXUSEW_BASE 0x44F9A80uww
#define DCOWE2_MME_WB0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_WB0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_WB0_MSTW_IF_DBG_HBW_BASE 0x44F9B00uww
#define DCOWE2_MME_WB0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_WB0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_WB0_MSTW_IF_DBG_WBW_BASE 0x44F9B80uww
#define DCOWE2_MME_WB0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_WB0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_WB0_MSTW_IF_COWE_HBW_BASE 0x44F9C00uww
#define DCOWE2_MME_WB0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_WB0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_WB0_MSTW_IF_COWE_WBW_BASE 0x44F9D80uww
#define DCOWE2_MME_WB0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_WB0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_WB0_MSTW_IF_SPECIAW_BASE 0x44F9E80uww
#define DCOWE2_MME_WB0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_WB0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_MME_WB1_MSTW_IF_WW_SHWD_HBW_BASE 0x44FA000uww
#define DCOWE2_MME_WB1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_WB1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_MME_WB1_MSTW_IF_WW_PWVT_HBW_BASE 0x44FA200uww
#define DCOWE2_MME_WB1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_MME_WB1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_MME_WB1_MSTW_IF_WW_SHWD_WBW_BASE 0x44FA400uww
#define DCOWE2_MME_WB1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_WB1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_MME_WB1_MSTW_IF_WW_PWVT_WBW_BASE 0x44FA600uww
#define DCOWE2_MME_WB1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_MME_WB1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_MME_WB1_MSTW_IF_E2E_CWDT_BASE 0x44FA800uww
#define DCOWE2_MME_WB1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_MME_WB1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_MME_WB1_MSTW_IF_AXUSEW_BASE 0x44FAA80uww
#define DCOWE2_MME_WB1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_MME_WB1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_MME_WB1_MSTW_IF_DBG_HBW_BASE 0x44FAB00uww
#define DCOWE2_MME_WB1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_WB1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_MME_WB1_MSTW_IF_DBG_WBW_BASE 0x44FAB80uww
#define DCOWE2_MME_WB1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_MME_WB1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_MME_WB1_MSTW_IF_COWE_HBW_BASE 0x44FAC00uww
#define DCOWE2_MME_WB1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_MME_WB1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_MME_WB1_MSTW_IF_COWE_WBW_BASE 0x44FAD80uww
#define DCOWE2_MME_WB1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_MME_WB1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_MME_WB1_MSTW_IF_SPECIAW_BASE 0x44FAE80uww
#define DCOWE2_MME_WB1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_MME_WB1_MSTW_IF_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SYNC_MNGW_OBJS_BASE 0x4500000uww
#define DCOWE2_SYNC_MNGW_OBJS_MAX_OFFSET 0x15A00
#define DCOWE2_SYNC_MNGW_OBJS_SECTION 0x1E000
#define mmDCOWE2_SYNC_MNGW_GWBW_BASE 0x451E000uww
#define DCOWE2_SYNC_MNGW_GWBW_MAX_OFFSET 0x1000
#define DCOWE2_SYNC_MNGW_GWBW_SECTION 0xE800
#define mmDCOWE2_SYNC_MNGW_GWBW_SPECIAW_BASE 0x451EE80uww
#define DCOWE2_SYNC_MNGW_GWBW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SYNC_MNGW_GWBW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_BASE 0x451F000uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_BASE 0x451F200uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_BASE 0x451F400uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_BASE 0x451F600uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_E2E_CWDT_BASE 0x451F800uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_SYNC_MNGW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_AXUSEW_BASE 0x451FA80uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_SYNC_MNGW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_DBG_HBW_BASE 0x451FB00uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_SYNC_MNGW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_DBG_WBW_BASE 0x451FB80uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_SYNC_MNGW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_COWE_HBW_BASE 0x451FC00uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_SYNC_MNGW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_COWE_WBW_BASE 0x451FD80uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_SYNC_MNGW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_SYNC_MNGW_MSTW_IF_SPECIAW_BASE 0x451FE80uww
#define DCOWE2_SYNC_MNGW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SYNC_MNGW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HIF0_BASE 0x4520000uww
#define DCOWE2_HIF0_MAX_OFFSET 0x1000
#define DCOWE2_HIF0_SECTION 0xE800
#define mmDCOWE2_HIF0_SPECIAW_BASE 0x4520E80uww
#define DCOWE2_HIF0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HIF0_SPECIAW_SECTION 0x3180
#define mmDCOWE2_HIF1_BASE 0x4524000uww
#define DCOWE2_HIF1_MAX_OFFSET 0x1000
#define DCOWE2_HIF1_SECTION 0xE800
#define mmDCOWE2_HIF1_SPECIAW_BASE 0x4524E80uww
#define DCOWE2_HIF1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HIF1_SPECIAW_SECTION 0x3180
#define mmDCOWE2_HIF2_BASE 0x4528000uww
#define DCOWE2_HIF2_MAX_OFFSET 0x1000
#define DCOWE2_HIF2_SECTION 0xE800
#define mmDCOWE2_HIF2_SPECIAW_BASE 0x4528E80uww
#define DCOWE2_HIF2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HIF2_SPECIAW_SECTION 0x3180
#define mmDCOWE2_HIF3_BASE 0x452C000uww
#define DCOWE2_HIF3_MAX_OFFSET 0x1000
#define DCOWE2_HIF3_SECTION 0xE800
#define mmDCOWE2_HIF3_SPECIAW_BASE 0x452CE80uww
#define DCOWE2_HIF3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HIF3_SPECIAW_SECTION 0x13180
#define mmDCOWE2_WTW0_CTWW_BASE 0x4540000uww
#define DCOWE2_WTW0_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW0_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW0_CTWW_SPECIAW_BASE 0x4540E80uww
#define DCOWE2_WTW0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW0_H3_BASE 0x4541000uww
#define DCOWE2_WTW0_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW0_H3_SECTION 0xE800
#define mmDCOWE2_WTW0_H3_SPECIAW_BASE 0x4541E80uww
#define DCOWE2_WTW0_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW0_MSTW_IF_WW_SHWD_HBW_BASE 0x4542000uww
#define DCOWE2_WTW0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW0_MSTW_IF_WW_PWVT_HBW_BASE 0x4542200uww
#define DCOWE2_WTW0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW0_MSTW_IF_WW_SHWD_WBW_BASE 0x4542400uww
#define DCOWE2_WTW0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW0_MSTW_IF_WW_PWVT_WBW_BASE 0x4542600uww
#define DCOWE2_WTW0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW0_MSTW_IF_E2E_CWDT_BASE 0x4542800uww
#define DCOWE2_WTW0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW0_MSTW_IF_AXUSEW_BASE 0x4542A80uww
#define DCOWE2_WTW0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW0_MSTW_IF_DBG_HBW_BASE 0x4542B00uww
#define DCOWE2_WTW0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW0_MSTW_IF_DBG_WBW_BASE 0x4542B80uww
#define DCOWE2_WTW0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW0_MSTW_IF_COWE_HBW_BASE 0x4542C00uww
#define DCOWE2_WTW0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW0_MSTW_IF_COWE_WBW_BASE 0x4542D80uww
#define DCOWE2_WTW0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW0_MSTW_IF_SPECIAW_BASE 0x4542E80uww
#define DCOWE2_WTW0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW0_ADD_DEC_HBW_BASE 0x4543000uww
#define DCOWE2_WTW0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW0_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW0_ADD_DEC_WBW_BASE 0x4543400uww
#define DCOWE2_WTW0_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW0_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW0_ADD_DEC_SPECIAW_BASE 0x4543E80uww
#define DCOWE2_WTW0_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW0_BASE 0x4544000uww
#define DCOWE2_WTW0_MAX_OFFSET 0x1000
#define DCOWE2_WTW0_SECTION 0x3000
#define mmDCOWE2_WTW0_HBW_WD_WQ_WW_STAT_BASE 0x4544300uww
#define DCOWE2_WTW0_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_HBW_WD_WS_WW_STAT_BASE 0x4544340uww
#define DCOWE2_WTW0_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_HBW_WW_WQ_WW_STAT_BASE 0x4544380uww
#define DCOWE2_WTW0_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_HBW_WW_WS_WW_STAT_BASE 0x45443C0uww
#define DCOWE2_WTW0_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_WBW_WD_WQ_WW_STAT_BASE 0x4544400uww
#define DCOWE2_WTW0_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_WBW_WD_WS_WW_STAT_BASE 0x4544440uww
#define DCOWE2_WTW0_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_WBW_WW_WQ_WW_STAT_BASE 0x4544480uww
#define DCOWE2_WTW0_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_WBW_WW_WS_WW_STAT_BASE 0x45444C0uww
#define DCOWE2_WTW0_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_HBW_MFIFO_BASE 0x4544500uww
#define DCOWE2_WTW0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW0_E2E_WD_WW_STAT_BASE 0x4544540uww
#define DCOWE2_WTW0_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW0_E2E_WW_WW_STAT_BASE 0x4544580uww
#define DCOWE2_WTW0_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW0_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW0_WTW_HBW_XACT_STAT_BASE 0x4544600uww
#define DCOWE2_WTW0_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW0_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW0_WTW_WBW_XACT_STAT_BASE 0x4544680uww
#define DCOWE2_WTW0_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW0_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW0_WTW_E2E_XACT_STAT_BASE 0x4544700uww
#define DCOWE2_WTW0_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW0_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW0_SPECIAW_BASE 0x4544E80uww
#define DCOWE2_WTW0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW0_DBG_ADDW_BASE 0x4545000uww
#define DCOWE2_WTW0_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW0_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW0_DBG_ADDW_SPECIAW_BASE 0x4545E80uww
#define DCOWE2_WTW0_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW0_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW1_CTWW_BASE 0x4548000uww
#define DCOWE2_WTW1_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW1_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW1_CTWW_SPECIAW_BASE 0x4548E80uww
#define DCOWE2_WTW1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW1_H3_BASE 0x4549000uww
#define DCOWE2_WTW1_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW1_H3_SECTION 0xE800
#define mmDCOWE2_WTW1_H3_SPECIAW_BASE 0x4549E80uww
#define DCOWE2_WTW1_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW1_MSTW_IF_WW_SHWD_HBW_BASE 0x454A000uww
#define DCOWE2_WTW1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW1_MSTW_IF_WW_PWVT_HBW_BASE 0x454A200uww
#define DCOWE2_WTW1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW1_MSTW_IF_WW_SHWD_WBW_BASE 0x454A400uww
#define DCOWE2_WTW1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW1_MSTW_IF_WW_PWVT_WBW_BASE 0x454A600uww
#define DCOWE2_WTW1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW1_MSTW_IF_E2E_CWDT_BASE 0x454A800uww
#define DCOWE2_WTW1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW1_MSTW_IF_AXUSEW_BASE 0x454AA80uww
#define DCOWE2_WTW1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW1_MSTW_IF_DBG_HBW_BASE 0x454AB00uww
#define DCOWE2_WTW1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW1_MSTW_IF_DBG_WBW_BASE 0x454AB80uww
#define DCOWE2_WTW1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW1_MSTW_IF_COWE_HBW_BASE 0x454AC00uww
#define DCOWE2_WTW1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW1_MSTW_IF_COWE_WBW_BASE 0x454AD80uww
#define DCOWE2_WTW1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW1_MSTW_IF_SPECIAW_BASE 0x454AE80uww
#define DCOWE2_WTW1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW1_ADD_DEC_HBW_BASE 0x454B000uww
#define DCOWE2_WTW1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW1_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW1_ADD_DEC_WBW_BASE 0x454B400uww
#define DCOWE2_WTW1_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW1_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW1_ADD_DEC_SPECIAW_BASE 0x454BE80uww
#define DCOWE2_WTW1_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW1_BASE 0x454C000uww
#define DCOWE2_WTW1_MAX_OFFSET 0x1000
#define DCOWE2_WTW1_SECTION 0x3000
#define mmDCOWE2_WTW1_HBW_WD_WQ_WW_STAT_BASE 0x454C300uww
#define DCOWE2_WTW1_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_HBW_WD_WS_WW_STAT_BASE 0x454C340uww
#define DCOWE2_WTW1_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_HBW_WW_WQ_WW_STAT_BASE 0x454C380uww
#define DCOWE2_WTW1_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_HBW_WW_WS_WW_STAT_BASE 0x454C3C0uww
#define DCOWE2_WTW1_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_WBW_WD_WQ_WW_STAT_BASE 0x454C400uww
#define DCOWE2_WTW1_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_WBW_WD_WS_WW_STAT_BASE 0x454C440uww
#define DCOWE2_WTW1_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_WBW_WW_WQ_WW_STAT_BASE 0x454C480uww
#define DCOWE2_WTW1_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_WBW_WW_WS_WW_STAT_BASE 0x454C4C0uww
#define DCOWE2_WTW1_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_HBW_MFIFO_BASE 0x454C500uww
#define DCOWE2_WTW1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW1_E2E_WD_WW_STAT_BASE 0x454C540uww
#define DCOWE2_WTW1_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW1_E2E_WW_WW_STAT_BASE 0x454C580uww
#define DCOWE2_WTW1_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW1_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW1_WTW_HBW_XACT_STAT_BASE 0x454C600uww
#define DCOWE2_WTW1_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW1_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW1_WTW_WBW_XACT_STAT_BASE 0x454C680uww
#define DCOWE2_WTW1_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW1_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW1_WTW_E2E_XACT_STAT_BASE 0x454C700uww
#define DCOWE2_WTW1_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW1_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW1_SPECIAW_BASE 0x454CE80uww
#define DCOWE2_WTW1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW1_DBG_ADDW_BASE 0x454D000uww
#define DCOWE2_WTW1_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW1_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW1_DBG_ADDW_SPECIAW_BASE 0x454DE80uww
#define DCOWE2_WTW1_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW1_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW2_CTWW_BASE 0x4550000uww
#define DCOWE2_WTW2_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW2_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW2_CTWW_SPECIAW_BASE 0x4550E80uww
#define DCOWE2_WTW2_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW2_H3_BASE 0x4551000uww
#define DCOWE2_WTW2_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW2_H3_SECTION 0xE800
#define mmDCOWE2_WTW2_H3_SPECIAW_BASE 0x4551E80uww
#define DCOWE2_WTW2_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW2_MSTW_IF_WW_SHWD_HBW_BASE 0x4552000uww
#define DCOWE2_WTW2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW2_MSTW_IF_WW_PWVT_HBW_BASE 0x4552200uww
#define DCOWE2_WTW2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW2_MSTW_IF_WW_SHWD_WBW_BASE 0x4552400uww
#define DCOWE2_WTW2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW2_MSTW_IF_WW_PWVT_WBW_BASE 0x4552600uww
#define DCOWE2_WTW2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW2_MSTW_IF_E2E_CWDT_BASE 0x4552800uww
#define DCOWE2_WTW2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW2_MSTW_IF_AXUSEW_BASE 0x4552A80uww
#define DCOWE2_WTW2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW2_MSTW_IF_DBG_HBW_BASE 0x4552B00uww
#define DCOWE2_WTW2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW2_MSTW_IF_DBG_WBW_BASE 0x4552B80uww
#define DCOWE2_WTW2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW2_MSTW_IF_COWE_HBW_BASE 0x4552C00uww
#define DCOWE2_WTW2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW2_MSTW_IF_COWE_WBW_BASE 0x4552D80uww
#define DCOWE2_WTW2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW2_MSTW_IF_SPECIAW_BASE 0x4552E80uww
#define DCOWE2_WTW2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW2_ADD_DEC_HBW_BASE 0x4553000uww
#define DCOWE2_WTW2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW2_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW2_ADD_DEC_WBW_BASE 0x4553400uww
#define DCOWE2_WTW2_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW2_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW2_ADD_DEC_SPECIAW_BASE 0x4553E80uww
#define DCOWE2_WTW2_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW2_BASE 0x4554000uww
#define DCOWE2_WTW2_MAX_OFFSET 0x1000
#define DCOWE2_WTW2_SECTION 0x3000
#define mmDCOWE2_WTW2_HBW_WD_WQ_WW_STAT_BASE 0x4554300uww
#define DCOWE2_WTW2_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_HBW_WD_WS_WW_STAT_BASE 0x4554340uww
#define DCOWE2_WTW2_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_HBW_WW_WQ_WW_STAT_BASE 0x4554380uww
#define DCOWE2_WTW2_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_HBW_WW_WS_WW_STAT_BASE 0x45543C0uww
#define DCOWE2_WTW2_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_WBW_WD_WQ_WW_STAT_BASE 0x4554400uww
#define DCOWE2_WTW2_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_WBW_WD_WS_WW_STAT_BASE 0x4554440uww
#define DCOWE2_WTW2_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_WBW_WW_WQ_WW_STAT_BASE 0x4554480uww
#define DCOWE2_WTW2_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_WBW_WW_WS_WW_STAT_BASE 0x45544C0uww
#define DCOWE2_WTW2_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_HBW_MFIFO_BASE 0x4554500uww
#define DCOWE2_WTW2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW2_E2E_WD_WW_STAT_BASE 0x4554540uww
#define DCOWE2_WTW2_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW2_E2E_WW_WW_STAT_BASE 0x4554580uww
#define DCOWE2_WTW2_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW2_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW2_WTW_HBW_XACT_STAT_BASE 0x4554600uww
#define DCOWE2_WTW2_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW2_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW2_WTW_WBW_XACT_STAT_BASE 0x4554680uww
#define DCOWE2_WTW2_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW2_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW2_WTW_E2E_XACT_STAT_BASE 0x4554700uww
#define DCOWE2_WTW2_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW2_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW2_SPECIAW_BASE 0x4554E80uww
#define DCOWE2_WTW2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW2_DBG_ADDW_BASE 0x4555000uww
#define DCOWE2_WTW2_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW2_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW2_DBG_ADDW_SPECIAW_BASE 0x4555E80uww
#define DCOWE2_WTW2_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW2_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW3_CTWW_BASE 0x4558000uww
#define DCOWE2_WTW3_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW3_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW3_CTWW_SPECIAW_BASE 0x4558E80uww
#define DCOWE2_WTW3_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW3_H3_BASE 0x4559000uww
#define DCOWE2_WTW3_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW3_H3_SECTION 0xE800
#define mmDCOWE2_WTW3_H3_SPECIAW_BASE 0x4559E80uww
#define DCOWE2_WTW3_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW3_MSTW_IF_WW_SHWD_HBW_BASE 0x455A000uww
#define DCOWE2_WTW3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW3_MSTW_IF_WW_PWVT_HBW_BASE 0x455A200uww
#define DCOWE2_WTW3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW3_MSTW_IF_WW_SHWD_WBW_BASE 0x455A400uww
#define DCOWE2_WTW3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW3_MSTW_IF_WW_PWVT_WBW_BASE 0x455A600uww
#define DCOWE2_WTW3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW3_MSTW_IF_E2E_CWDT_BASE 0x455A800uww
#define DCOWE2_WTW3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW3_MSTW_IF_AXUSEW_BASE 0x455AA80uww
#define DCOWE2_WTW3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW3_MSTW_IF_DBG_HBW_BASE 0x455AB00uww
#define DCOWE2_WTW3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW3_MSTW_IF_DBG_WBW_BASE 0x455AB80uww
#define DCOWE2_WTW3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW3_MSTW_IF_COWE_HBW_BASE 0x455AC00uww
#define DCOWE2_WTW3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW3_MSTW_IF_COWE_WBW_BASE 0x455AD80uww
#define DCOWE2_WTW3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW3_MSTW_IF_SPECIAW_BASE 0x455AE80uww
#define DCOWE2_WTW3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW3_ADD_DEC_HBW_BASE 0x455B000uww
#define DCOWE2_WTW3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW3_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW3_ADD_DEC_WBW_BASE 0x455B400uww
#define DCOWE2_WTW3_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW3_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW3_ADD_DEC_SPECIAW_BASE 0x455BE80uww
#define DCOWE2_WTW3_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW3_BASE 0x455C000uww
#define DCOWE2_WTW3_MAX_OFFSET 0x1000
#define DCOWE2_WTW3_SECTION 0x3000
#define mmDCOWE2_WTW3_HBW_WD_WQ_WW_STAT_BASE 0x455C300uww
#define DCOWE2_WTW3_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_HBW_WD_WS_WW_STAT_BASE 0x455C340uww
#define DCOWE2_WTW3_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_HBW_WW_WQ_WW_STAT_BASE 0x455C380uww
#define DCOWE2_WTW3_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_HBW_WW_WS_WW_STAT_BASE 0x455C3C0uww
#define DCOWE2_WTW3_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_WBW_WD_WQ_WW_STAT_BASE 0x455C400uww
#define DCOWE2_WTW3_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_WBW_WD_WS_WW_STAT_BASE 0x455C440uww
#define DCOWE2_WTW3_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_WBW_WW_WQ_WW_STAT_BASE 0x455C480uww
#define DCOWE2_WTW3_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_WBW_WW_WS_WW_STAT_BASE 0x455C4C0uww
#define DCOWE2_WTW3_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_HBW_MFIFO_BASE 0x455C500uww
#define DCOWE2_WTW3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW3_E2E_WD_WW_STAT_BASE 0x455C540uww
#define DCOWE2_WTW3_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW3_E2E_WW_WW_STAT_BASE 0x455C580uww
#define DCOWE2_WTW3_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW3_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW3_WTW_HBW_XACT_STAT_BASE 0x455C600uww
#define DCOWE2_WTW3_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW3_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW3_WTW_WBW_XACT_STAT_BASE 0x455C680uww
#define DCOWE2_WTW3_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW3_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW3_WTW_E2E_XACT_STAT_BASE 0x455C700uww
#define DCOWE2_WTW3_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW3_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW3_SPECIAW_BASE 0x455CE80uww
#define DCOWE2_WTW3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW3_DBG_ADDW_BASE 0x455D000uww
#define DCOWE2_WTW3_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW3_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW3_DBG_ADDW_SPECIAW_BASE 0x455DE80uww
#define DCOWE2_WTW3_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW3_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW4_CTWW_BASE 0x4560000uww
#define DCOWE2_WTW4_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW4_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW4_CTWW_SPECIAW_BASE 0x4560E80uww
#define DCOWE2_WTW4_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW4_H3_BASE 0x4561000uww
#define DCOWE2_WTW4_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW4_H3_SECTION 0xE800
#define mmDCOWE2_WTW4_H3_SPECIAW_BASE 0x4561E80uww
#define DCOWE2_WTW4_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW4_MSTW_IF_WW_SHWD_HBW_BASE 0x4562000uww
#define DCOWE2_WTW4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW4_MSTW_IF_WW_PWVT_HBW_BASE 0x4562200uww
#define DCOWE2_WTW4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW4_MSTW_IF_WW_SHWD_WBW_BASE 0x4562400uww
#define DCOWE2_WTW4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW4_MSTW_IF_WW_PWVT_WBW_BASE 0x4562600uww
#define DCOWE2_WTW4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW4_MSTW_IF_E2E_CWDT_BASE 0x4562800uww
#define DCOWE2_WTW4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW4_MSTW_IF_AXUSEW_BASE 0x4562A80uww
#define DCOWE2_WTW4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW4_MSTW_IF_DBG_HBW_BASE 0x4562B00uww
#define DCOWE2_WTW4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW4_MSTW_IF_DBG_WBW_BASE 0x4562B80uww
#define DCOWE2_WTW4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW4_MSTW_IF_COWE_HBW_BASE 0x4562C00uww
#define DCOWE2_WTW4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW4_MSTW_IF_COWE_WBW_BASE 0x4562D80uww
#define DCOWE2_WTW4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW4_MSTW_IF_SPECIAW_BASE 0x4562E80uww
#define DCOWE2_WTW4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW4_ADD_DEC_HBW_BASE 0x4563000uww
#define DCOWE2_WTW4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW4_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW4_ADD_DEC_WBW_BASE 0x4563400uww
#define DCOWE2_WTW4_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW4_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW4_ADD_DEC_SPECIAW_BASE 0x4563E80uww
#define DCOWE2_WTW4_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW4_BASE 0x4564000uww
#define DCOWE2_WTW4_MAX_OFFSET 0x1000
#define DCOWE2_WTW4_SECTION 0x3000
#define mmDCOWE2_WTW4_HBW_WD_WQ_WW_STAT_BASE 0x4564300uww
#define DCOWE2_WTW4_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_HBW_WD_WS_WW_STAT_BASE 0x4564340uww
#define DCOWE2_WTW4_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_HBW_WW_WQ_WW_STAT_BASE 0x4564380uww
#define DCOWE2_WTW4_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_HBW_WW_WS_WW_STAT_BASE 0x45643C0uww
#define DCOWE2_WTW4_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_WBW_WD_WQ_WW_STAT_BASE 0x4564400uww
#define DCOWE2_WTW4_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_WBW_WD_WS_WW_STAT_BASE 0x4564440uww
#define DCOWE2_WTW4_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_WBW_WW_WQ_WW_STAT_BASE 0x4564480uww
#define DCOWE2_WTW4_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_WBW_WW_WS_WW_STAT_BASE 0x45644C0uww
#define DCOWE2_WTW4_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_HBW_MFIFO_BASE 0x4564500uww
#define DCOWE2_WTW4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW4_E2E_WD_WW_STAT_BASE 0x4564540uww
#define DCOWE2_WTW4_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW4_E2E_WW_WW_STAT_BASE 0x4564580uww
#define DCOWE2_WTW4_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW4_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW4_WTW_HBW_XACT_STAT_BASE 0x4564600uww
#define DCOWE2_WTW4_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW4_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW4_WTW_WBW_XACT_STAT_BASE 0x4564680uww
#define DCOWE2_WTW4_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW4_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW4_WTW_E2E_XACT_STAT_BASE 0x4564700uww
#define DCOWE2_WTW4_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW4_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW4_SPECIAW_BASE 0x4564E80uww
#define DCOWE2_WTW4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW4_DBG_ADDW_BASE 0x4565000uww
#define DCOWE2_WTW4_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW4_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW4_DBG_ADDW_SPECIAW_BASE 0x4565E80uww
#define DCOWE2_WTW4_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW4_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW5_CTWW_BASE 0x4568000uww
#define DCOWE2_WTW5_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW5_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW5_CTWW_SPECIAW_BASE 0x4568E80uww
#define DCOWE2_WTW5_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW5_H3_BASE 0x4569000uww
#define DCOWE2_WTW5_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW5_H3_SECTION 0xE800
#define mmDCOWE2_WTW5_H3_SPECIAW_BASE 0x4569E80uww
#define DCOWE2_WTW5_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW5_MSTW_IF_WW_SHWD_HBW_BASE 0x456A000uww
#define DCOWE2_WTW5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW5_MSTW_IF_WW_PWVT_HBW_BASE 0x456A200uww
#define DCOWE2_WTW5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW5_MSTW_IF_WW_SHWD_WBW_BASE 0x456A400uww
#define DCOWE2_WTW5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW5_MSTW_IF_WW_PWVT_WBW_BASE 0x456A600uww
#define DCOWE2_WTW5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW5_MSTW_IF_E2E_CWDT_BASE 0x456A800uww
#define DCOWE2_WTW5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW5_MSTW_IF_AXUSEW_BASE 0x456AA80uww
#define DCOWE2_WTW5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW5_MSTW_IF_DBG_HBW_BASE 0x456AB00uww
#define DCOWE2_WTW5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW5_MSTW_IF_DBG_WBW_BASE 0x456AB80uww
#define DCOWE2_WTW5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW5_MSTW_IF_COWE_HBW_BASE 0x456AC00uww
#define DCOWE2_WTW5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW5_MSTW_IF_COWE_WBW_BASE 0x456AD80uww
#define DCOWE2_WTW5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW5_MSTW_IF_SPECIAW_BASE 0x456AE80uww
#define DCOWE2_WTW5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW5_ADD_DEC_HBW_BASE 0x456B000uww
#define DCOWE2_WTW5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW5_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW5_ADD_DEC_WBW_BASE 0x456B400uww
#define DCOWE2_WTW5_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW5_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW5_ADD_DEC_SPECIAW_BASE 0x456BE80uww
#define DCOWE2_WTW5_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW5_BASE 0x456C000uww
#define DCOWE2_WTW5_MAX_OFFSET 0x1000
#define DCOWE2_WTW5_SECTION 0x3000
#define mmDCOWE2_WTW5_HBW_WD_WQ_WW_STAT_BASE 0x456C300uww
#define DCOWE2_WTW5_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_HBW_WD_WS_WW_STAT_BASE 0x456C340uww
#define DCOWE2_WTW5_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_HBW_WW_WQ_WW_STAT_BASE 0x456C380uww
#define DCOWE2_WTW5_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_HBW_WW_WS_WW_STAT_BASE 0x456C3C0uww
#define DCOWE2_WTW5_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_WBW_WD_WQ_WW_STAT_BASE 0x456C400uww
#define DCOWE2_WTW5_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_WBW_WD_WS_WW_STAT_BASE 0x456C440uww
#define DCOWE2_WTW5_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_WBW_WW_WQ_WW_STAT_BASE 0x456C480uww
#define DCOWE2_WTW5_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_WBW_WW_WS_WW_STAT_BASE 0x456C4C0uww
#define DCOWE2_WTW5_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_HBW_MFIFO_BASE 0x456C500uww
#define DCOWE2_WTW5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW5_E2E_WD_WW_STAT_BASE 0x456C540uww
#define DCOWE2_WTW5_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW5_E2E_WW_WW_STAT_BASE 0x456C580uww
#define DCOWE2_WTW5_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW5_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW5_WTW_HBW_XACT_STAT_BASE 0x456C600uww
#define DCOWE2_WTW5_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW5_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW5_WTW_WBW_XACT_STAT_BASE 0x456C680uww
#define DCOWE2_WTW5_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW5_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW5_WTW_E2E_XACT_STAT_BASE 0x456C700uww
#define DCOWE2_WTW5_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW5_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW5_SPECIAW_BASE 0x456CE80uww
#define DCOWE2_WTW5_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW5_DBG_ADDW_BASE 0x456D000uww
#define DCOWE2_WTW5_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW5_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW5_DBG_ADDW_SPECIAW_BASE 0x456DE80uww
#define DCOWE2_WTW5_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW5_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW6_CTWW_BASE 0x4570000uww
#define DCOWE2_WTW6_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW6_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW6_CTWW_SPECIAW_BASE 0x4570E80uww
#define DCOWE2_WTW6_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW6_H3_BASE 0x4571000uww
#define DCOWE2_WTW6_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW6_H3_SECTION 0xE800
#define mmDCOWE2_WTW6_H3_SPECIAW_BASE 0x4571E80uww
#define DCOWE2_WTW6_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW6_MSTW_IF_WW_SHWD_HBW_BASE 0x4572000uww
#define DCOWE2_WTW6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW6_MSTW_IF_WW_PWVT_HBW_BASE 0x4572200uww
#define DCOWE2_WTW6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW6_MSTW_IF_WW_SHWD_WBW_BASE 0x4572400uww
#define DCOWE2_WTW6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW6_MSTW_IF_WW_PWVT_WBW_BASE 0x4572600uww
#define DCOWE2_WTW6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW6_MSTW_IF_E2E_CWDT_BASE 0x4572800uww
#define DCOWE2_WTW6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW6_MSTW_IF_AXUSEW_BASE 0x4572A80uww
#define DCOWE2_WTW6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW6_MSTW_IF_DBG_HBW_BASE 0x4572B00uww
#define DCOWE2_WTW6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW6_MSTW_IF_DBG_WBW_BASE 0x4572B80uww
#define DCOWE2_WTW6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW6_MSTW_IF_COWE_HBW_BASE 0x4572C00uww
#define DCOWE2_WTW6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW6_MSTW_IF_COWE_WBW_BASE 0x4572D80uww
#define DCOWE2_WTW6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW6_MSTW_IF_SPECIAW_BASE 0x4572E80uww
#define DCOWE2_WTW6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW6_ADD_DEC_HBW_BASE 0x4573000uww
#define DCOWE2_WTW6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW6_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW6_ADD_DEC_WBW_BASE 0x4573400uww
#define DCOWE2_WTW6_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW6_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW6_ADD_DEC_SPECIAW_BASE 0x4573E80uww
#define DCOWE2_WTW6_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW6_BASE 0x4574000uww
#define DCOWE2_WTW6_MAX_OFFSET 0x1000
#define DCOWE2_WTW6_SECTION 0x3000
#define mmDCOWE2_WTW6_HBW_WD_WQ_WW_STAT_BASE 0x4574300uww
#define DCOWE2_WTW6_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_HBW_WD_WS_WW_STAT_BASE 0x4574340uww
#define DCOWE2_WTW6_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_HBW_WW_WQ_WW_STAT_BASE 0x4574380uww
#define DCOWE2_WTW6_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_HBW_WW_WS_WW_STAT_BASE 0x45743C0uww
#define DCOWE2_WTW6_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_WBW_WD_WQ_WW_STAT_BASE 0x4574400uww
#define DCOWE2_WTW6_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_WBW_WD_WS_WW_STAT_BASE 0x4574440uww
#define DCOWE2_WTW6_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_WBW_WW_WQ_WW_STAT_BASE 0x4574480uww
#define DCOWE2_WTW6_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_WBW_WW_WS_WW_STAT_BASE 0x45744C0uww
#define DCOWE2_WTW6_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_HBW_MFIFO_BASE 0x4574500uww
#define DCOWE2_WTW6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW6_E2E_WD_WW_STAT_BASE 0x4574540uww
#define DCOWE2_WTW6_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW6_E2E_WW_WW_STAT_BASE 0x4574580uww
#define DCOWE2_WTW6_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW6_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW6_WTW_HBW_XACT_STAT_BASE 0x4574600uww
#define DCOWE2_WTW6_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW6_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW6_WTW_WBW_XACT_STAT_BASE 0x4574680uww
#define DCOWE2_WTW6_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW6_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW6_WTW_E2E_XACT_STAT_BASE 0x4574700uww
#define DCOWE2_WTW6_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW6_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW6_SPECIAW_BASE 0x4574E80uww
#define DCOWE2_WTW6_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW6_DBG_ADDW_BASE 0x4575000uww
#define DCOWE2_WTW6_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW6_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW6_DBG_ADDW_SPECIAW_BASE 0x4575E80uww
#define DCOWE2_WTW6_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW6_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_WTW7_CTWW_BASE 0x4578000uww
#define DCOWE2_WTW7_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_WTW7_CTWW_SECTION 0xE800
#define mmDCOWE2_WTW7_CTWW_SPECIAW_BASE 0x4578E80uww
#define DCOWE2_WTW7_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW7_H3_BASE 0x4579000uww
#define DCOWE2_WTW7_H3_MAX_OFFSET 0x1000
#define DCOWE2_WTW7_H3_SECTION 0xE800
#define mmDCOWE2_WTW7_H3_SPECIAW_BASE 0x4579E80uww
#define DCOWE2_WTW7_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW7_MSTW_IF_WW_SHWD_HBW_BASE 0x457A000uww
#define DCOWE2_WTW7_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW7_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_WTW7_MSTW_IF_WW_PWVT_HBW_BASE 0x457A200uww
#define DCOWE2_WTW7_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_WTW7_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_WTW7_MSTW_IF_WW_SHWD_WBW_BASE 0x457A400uww
#define DCOWE2_WTW7_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW7_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_WTW7_MSTW_IF_WW_PWVT_WBW_BASE 0x457A600uww
#define DCOWE2_WTW7_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_WTW7_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_WTW7_MSTW_IF_E2E_CWDT_BASE 0x457A800uww
#define DCOWE2_WTW7_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_WTW7_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_WTW7_MSTW_IF_AXUSEW_BASE 0x457AA80uww
#define DCOWE2_WTW7_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_WTW7_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_WTW7_MSTW_IF_DBG_HBW_BASE 0x457AB00uww
#define DCOWE2_WTW7_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW7_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_WTW7_MSTW_IF_DBG_WBW_BASE 0x457AB80uww
#define DCOWE2_WTW7_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_WTW7_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_WTW7_MSTW_IF_COWE_HBW_BASE 0x457AC00uww
#define DCOWE2_WTW7_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_WTW7_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_WTW7_MSTW_IF_COWE_WBW_BASE 0x457AD80uww
#define DCOWE2_WTW7_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_WTW7_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_WTW7_MSTW_IF_SPECIAW_BASE 0x457AE80uww
#define DCOWE2_WTW7_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW7_ADD_DEC_HBW_BASE 0x457B000uww
#define DCOWE2_WTW7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE2_WTW7_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE2_WTW7_ADD_DEC_WBW_BASE 0x457B400uww
#define DCOWE2_WTW7_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE2_WTW7_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE2_WTW7_ADD_DEC_SPECIAW_BASE 0x457BE80uww
#define DCOWE2_WTW7_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW7_BASE 0x457C000uww
#define DCOWE2_WTW7_MAX_OFFSET 0x1000
#define DCOWE2_WTW7_SECTION 0x3000
#define mmDCOWE2_WTW7_HBW_WD_WQ_WW_STAT_BASE 0x457C300uww
#define DCOWE2_WTW7_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_HBW_WD_WS_WW_STAT_BASE 0x457C340uww
#define DCOWE2_WTW7_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_HBW_WW_WQ_WW_STAT_BASE 0x457C380uww
#define DCOWE2_WTW7_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_HBW_WW_WS_WW_STAT_BASE 0x457C3C0uww
#define DCOWE2_WTW7_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_WBW_WD_WQ_WW_STAT_BASE 0x457C400uww
#define DCOWE2_WTW7_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_WBW_WD_WS_WW_STAT_BASE 0x457C440uww
#define DCOWE2_WTW7_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_WBW_WW_WQ_WW_STAT_BASE 0x457C480uww
#define DCOWE2_WTW7_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_WBW_WW_WS_WW_STAT_BASE 0x457C4C0uww
#define DCOWE2_WTW7_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_HBW_MFIFO_BASE 0x457C500uww
#define DCOWE2_WTW7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE2_WTW7_E2E_WD_WW_STAT_BASE 0x457C540uww
#define DCOWE2_WTW7_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE2_WTW7_E2E_WW_WW_STAT_BASE 0x457C580uww
#define DCOWE2_WTW7_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE2_WTW7_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE2_WTW7_WTW_HBW_XACT_STAT_BASE 0x457C600uww
#define DCOWE2_WTW7_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW7_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW7_WTW_WBW_XACT_STAT_BASE 0x457C680uww
#define DCOWE2_WTW7_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW7_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE2_WTW7_WTW_E2E_XACT_STAT_BASE 0x457C700uww
#define DCOWE2_WTW7_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE2_WTW7_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE2_WTW7_SPECIAW_BASE 0x457CE80uww
#define DCOWE2_WTW7_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_SPECIAW_SECTION 0x1800
#define mmDCOWE2_WTW7_DBG_ADDW_BASE 0x457D000uww
#define DCOWE2_WTW7_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE2_WTW7_DBG_ADDW_SECTION 0xE800
#define mmDCOWE2_WTW7_DBG_ADDW_SPECIAW_BASE 0x457DE80uww
#define DCOWE2_WTW7_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_WTW7_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_SWAM0_BANK_BASE 0x4580000uww
#define DCOWE2_SWAM0_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM0_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM0_BANK_SPECIAW_BASE 0x4580E80uww
#define DCOWE2_SWAM0_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM0_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM0_WTW_BASE 0x4581000uww
#define DCOWE2_SWAM0_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM0_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM0_WTW_SPECIAW_BASE 0x4581E80uww
#define DCOWE2_SWAM0_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM0_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4582000uww
#define DCOWE2_SWAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4582100uww
#define DCOWE2_SWAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4582200uww
#define DCOWE2_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4582300uww
#define DCOWE2_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4582400uww
#define DCOWE2_SWAM0_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4582500uww
#define DCOWE2_SWAM0_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4582600uww
#define DCOWE2_SWAM0_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM0_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4582700uww
#define DCOWE2_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4582780uww
#define DCOWE2_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4582800uww
#define DCOWE2_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4582880uww
#define DCOWE2_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4582900uww
#define DCOWE2_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4582980uww
#define DCOWE2_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4582A00uww
#define DCOWE2_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4582A80uww
#define DCOWE2_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM0_DBG_CNT_SPECIAW_BASE 0x4582E80uww
#define DCOWE2_SWAM0_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM0_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM1_BANK_BASE 0x4588000uww
#define DCOWE2_SWAM1_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM1_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM1_BANK_SPECIAW_BASE 0x4588E80uww
#define DCOWE2_SWAM1_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM1_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM1_WTW_BASE 0x4589000uww
#define DCOWE2_SWAM1_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM1_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM1_WTW_SPECIAW_BASE 0x4589E80uww
#define DCOWE2_SWAM1_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM1_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x458A000uww
#define DCOWE2_SWAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x458A100uww
#define DCOWE2_SWAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x458A200uww
#define DCOWE2_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x458A300uww
#define DCOWE2_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_N_WBW_DBG_CNT_BASE 0x458A400uww
#define DCOWE2_SWAM1_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_S_WBW_DBG_CNT_BASE 0x458A500uww
#define DCOWE2_SWAM1_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_W_WBW_DBG_CNT_BASE 0x458A600uww
#define DCOWE2_SWAM1_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM1_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x458A700uww
#define DCOWE2_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x458A780uww
#define DCOWE2_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x458A800uww
#define DCOWE2_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x458A880uww
#define DCOWE2_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x458A900uww
#define DCOWE2_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x458A980uww
#define DCOWE2_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x458AA00uww
#define DCOWE2_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x458AA80uww
#define DCOWE2_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM1_DBG_CNT_SPECIAW_BASE 0x458AE80uww
#define DCOWE2_SWAM1_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM1_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM2_BANK_BASE 0x4590000uww
#define DCOWE2_SWAM2_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM2_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM2_BANK_SPECIAW_BASE 0x4590E80uww
#define DCOWE2_SWAM2_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM2_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM2_WTW_BASE 0x4591000uww
#define DCOWE2_SWAM2_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM2_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM2_WTW_SPECIAW_BASE 0x4591E80uww
#define DCOWE2_SWAM2_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM2_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4592000uww
#define DCOWE2_SWAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4592100uww
#define DCOWE2_SWAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4592200uww
#define DCOWE2_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4592300uww
#define DCOWE2_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4592400uww
#define DCOWE2_SWAM2_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4592500uww
#define DCOWE2_SWAM2_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4592600uww
#define DCOWE2_SWAM2_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM2_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4592700uww
#define DCOWE2_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4592780uww
#define DCOWE2_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4592800uww
#define DCOWE2_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4592880uww
#define DCOWE2_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4592900uww
#define DCOWE2_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4592980uww
#define DCOWE2_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4592A00uww
#define DCOWE2_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4592A80uww
#define DCOWE2_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM2_DBG_CNT_SPECIAW_BASE 0x4592E80uww
#define DCOWE2_SWAM2_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM2_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM3_BANK_BASE 0x4598000uww
#define DCOWE2_SWAM3_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM3_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM3_BANK_SPECIAW_BASE 0x4598E80uww
#define DCOWE2_SWAM3_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM3_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM3_WTW_BASE 0x4599000uww
#define DCOWE2_SWAM3_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM3_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM3_WTW_SPECIAW_BASE 0x4599E80uww
#define DCOWE2_SWAM3_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM3_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x459A000uww
#define DCOWE2_SWAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x459A100uww
#define DCOWE2_SWAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x459A200uww
#define DCOWE2_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x459A300uww
#define DCOWE2_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_N_WBW_DBG_CNT_BASE 0x459A400uww
#define DCOWE2_SWAM3_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_S_WBW_DBG_CNT_BASE 0x459A500uww
#define DCOWE2_SWAM3_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_W_WBW_DBG_CNT_BASE 0x459A600uww
#define DCOWE2_SWAM3_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM3_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x459A700uww
#define DCOWE2_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x459A780uww
#define DCOWE2_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x459A800uww
#define DCOWE2_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x459A880uww
#define DCOWE2_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x459A900uww
#define DCOWE2_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x459A980uww
#define DCOWE2_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x459AA00uww
#define DCOWE2_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x459AA80uww
#define DCOWE2_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM3_DBG_CNT_SPECIAW_BASE 0x459AE80uww
#define DCOWE2_SWAM3_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM3_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM4_BANK_BASE 0x45A0000uww
#define DCOWE2_SWAM4_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM4_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM4_BANK_SPECIAW_BASE 0x45A0E80uww
#define DCOWE2_SWAM4_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM4_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM4_WTW_BASE 0x45A1000uww
#define DCOWE2_SWAM4_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM4_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM4_WTW_SPECIAW_BASE 0x45A1E80uww
#define DCOWE2_SWAM4_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM4_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45A2000uww
#define DCOWE2_SWAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45A2100uww
#define DCOWE2_SWAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x45A2200uww
#define DCOWE2_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x45A2300uww
#define DCOWE2_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_N_WBW_DBG_CNT_BASE 0x45A2400uww
#define DCOWE2_SWAM4_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_S_WBW_DBG_CNT_BASE 0x45A2500uww
#define DCOWE2_SWAM4_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_W_WBW_DBG_CNT_BASE 0x45A2600uww
#define DCOWE2_SWAM4_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM4_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x45A2700uww
#define DCOWE2_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x45A2780uww
#define DCOWE2_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x45A2800uww
#define DCOWE2_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x45A2880uww
#define DCOWE2_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x45A2900uww
#define DCOWE2_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x45A2980uww
#define DCOWE2_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x45A2A00uww
#define DCOWE2_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x45A2A80uww
#define DCOWE2_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM4_DBG_CNT_SPECIAW_BASE 0x45A2E80uww
#define DCOWE2_SWAM4_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM4_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM5_BANK_BASE 0x45A8000uww
#define DCOWE2_SWAM5_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM5_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM5_BANK_SPECIAW_BASE 0x45A8E80uww
#define DCOWE2_SWAM5_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM5_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM5_WTW_BASE 0x45A9000uww
#define DCOWE2_SWAM5_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM5_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM5_WTW_SPECIAW_BASE 0x45A9E80uww
#define DCOWE2_SWAM5_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM5_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45AA000uww
#define DCOWE2_SWAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45AA100uww
#define DCOWE2_SWAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x45AA200uww
#define DCOWE2_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x45AA300uww
#define DCOWE2_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_N_WBW_DBG_CNT_BASE 0x45AA400uww
#define DCOWE2_SWAM5_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_S_WBW_DBG_CNT_BASE 0x45AA500uww
#define DCOWE2_SWAM5_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_W_WBW_DBG_CNT_BASE 0x45AA600uww
#define DCOWE2_SWAM5_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM5_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x45AA700uww
#define DCOWE2_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x45AA780uww
#define DCOWE2_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x45AA800uww
#define DCOWE2_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x45AA880uww
#define DCOWE2_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x45AA900uww
#define DCOWE2_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x45AA980uww
#define DCOWE2_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x45AAA00uww
#define DCOWE2_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x45AAA80uww
#define DCOWE2_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM5_DBG_CNT_SPECIAW_BASE 0x45AAE80uww
#define DCOWE2_SWAM5_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM5_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM6_BANK_BASE 0x45B0000uww
#define DCOWE2_SWAM6_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM6_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM6_BANK_SPECIAW_BASE 0x45B0E80uww
#define DCOWE2_SWAM6_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM6_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM6_WTW_BASE 0x45B1000uww
#define DCOWE2_SWAM6_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM6_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM6_WTW_SPECIAW_BASE 0x45B1E80uww
#define DCOWE2_SWAM6_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM6_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45B2000uww
#define DCOWE2_SWAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45B2100uww
#define DCOWE2_SWAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x45B2200uww
#define DCOWE2_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x45B2300uww
#define DCOWE2_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_N_WBW_DBG_CNT_BASE 0x45B2400uww
#define DCOWE2_SWAM6_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_S_WBW_DBG_CNT_BASE 0x45B2500uww
#define DCOWE2_SWAM6_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_W_WBW_DBG_CNT_BASE 0x45B2600uww
#define DCOWE2_SWAM6_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM6_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x45B2700uww
#define DCOWE2_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x45B2780uww
#define DCOWE2_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x45B2800uww
#define DCOWE2_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x45B2880uww
#define DCOWE2_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x45B2900uww
#define DCOWE2_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x45B2980uww
#define DCOWE2_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x45B2A00uww
#define DCOWE2_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x45B2A80uww
#define DCOWE2_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM6_DBG_CNT_SPECIAW_BASE 0x45B2E80uww
#define DCOWE2_SWAM6_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM6_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_SWAM7_BANK_BASE 0x45B8000uww
#define DCOWE2_SWAM7_BANK_MAX_OFFSET 0x1000
#define DCOWE2_SWAM7_BANK_SECTION 0xE800
#define mmDCOWE2_SWAM7_BANK_SPECIAW_BASE 0x45B8E80uww
#define DCOWE2_SWAM7_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM7_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM7_WTW_BASE 0x45B9000uww
#define DCOWE2_SWAM7_WTW_MAX_OFFSET 0x1000
#define DCOWE2_SWAM7_WTW_SECTION 0xE800
#define mmDCOWE2_SWAM7_WTW_SPECIAW_BASE 0x45B9E80uww
#define DCOWE2_SWAM7_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM7_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_SWAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x45BA000uww
#define DCOWE2_SWAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x45BA100uww
#define DCOWE2_SWAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x45BA200uww
#define DCOWE2_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x45BA300uww
#define DCOWE2_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_N_WBW_DBG_CNT_BASE 0x45BA400uww
#define DCOWE2_SWAM7_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_S_WBW_DBG_CNT_BASE 0x45BA500uww
#define DCOWE2_SWAM7_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_W_WBW_DBG_CNT_BASE 0x45BA600uww
#define DCOWE2_SWAM7_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE2_SWAM7_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE2_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x45BA700uww
#define DCOWE2_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x45BA780uww
#define DCOWE2_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x45BA800uww
#define DCOWE2_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x45BA880uww
#define DCOWE2_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x45BA900uww
#define DCOWE2_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x45BA980uww
#define DCOWE2_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x45BAA00uww
#define DCOWE2_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE2_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x45BAA80uww
#define DCOWE2_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE2_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE2_SWAM7_DBG_CNT_SPECIAW_BASE 0x45BAE80uww
#define DCOWE2_SWAM7_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_SWAM7_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE2_EDMA0_QM_DCCM_BASE 0x45C0000uww
#define DCOWE2_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_EDMA0_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_AWC_AUX_BASE 0x45C8000uww
#define DCOWE2_EDMA0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_EDMA0_QM_AWC_AUX_SPECIAW_BASE 0x45C8E80uww
#define DCOWE2_EDMA0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_EDMA0_QM_BASE 0x45CA000uww
#define DCOWE2_EDMA0_QM_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_QM_SECTION 0x9000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x45CA900uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x45CA908uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x45CA910uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x45CA918uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x45CA920uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x45CA928uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x45CA930uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x45CA938uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x45CA940uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x45CA948uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x45CA950uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x45CA958uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x45CA960uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x45CA968uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x45CA970uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x45CA978uww
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_EDMA0_QM_AXUSEW_SECUWED_BASE 0x45CAB00uww
#define DCOWE2_EDMA0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_EDMA0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_AXUSEW_NONSECUWED_BASE 0x45CAB80uww
#define DCOWE2_EDMA0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_EDMA0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_DBG_HBW_BASE 0x45CAC00uww
#define DCOWE2_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_EDMA0_QM_DBG_WBW_BASE 0x45CAC80uww
#define DCOWE2_EDMA0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_EDMA0_QM_CGM_BASE 0x45CAD80uww
#define DCOWE2_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_EDMA0_QM_CGM_SECTION 0x1000
#define mmDCOWE2_EDMA0_QM_SPECIAW_BASE 0x45CAE80uww
#define DCOWE2_EDMA0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_EDMA0_COWE_BASE 0x45CB000uww
#define DCOWE2_EDMA0_COWE_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_COWE_SECTION 0x8000
#define mmDCOWE2_EDMA0_COWE_CTX_AXUSEW_BASE 0x45CB800uww
#define DCOWE2_EDMA0_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_EDMA0_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE2_EDMA0_COWE_CTX_BASE 0x45CB860uww
#define DCOWE2_EDMA0_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE2_EDMA0_COWE_CTX_SECTION 0x5A00
#define mmDCOWE2_EDMA0_COWE_KDMA_CGM_BASE 0x45CBE00uww
#define DCOWE2_EDMA0_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE2_EDMA0_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE2_EDMA0_COWE_SPECIAW_BASE 0x45CBE80uww
#define DCOWE2_EDMA0_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA0_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE2_EDMA0_MSTW_IF_WW_SHWD_HBW_BASE 0x45CC000uww
#define DCOWE2_EDMA0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_EDMA0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_EDMA0_MSTW_IF_WW_PWVT_HBW_BASE 0x45CC200uww
#define DCOWE2_EDMA0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_EDMA0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_EDMA0_MSTW_IF_WW_SHWD_WBW_BASE 0x45CC400uww
#define DCOWE2_EDMA0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_EDMA0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_EDMA0_MSTW_IF_WW_PWVT_WBW_BASE 0x45CC600uww
#define DCOWE2_EDMA0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_EDMA0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_EDMA0_MSTW_IF_E2E_CWDT_BASE 0x45CC800uww
#define DCOWE2_EDMA0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_EDMA0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_EDMA0_MSTW_IF_AXUSEW_BASE 0x45CCA80uww
#define DCOWE2_EDMA0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_EDMA0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_EDMA0_MSTW_IF_DBG_HBW_BASE 0x45CCB00uww
#define DCOWE2_EDMA0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_EDMA0_MSTW_IF_DBG_WBW_BASE 0x45CCB80uww
#define DCOWE2_EDMA0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_EDMA0_MSTW_IF_COWE_HBW_BASE 0x45CCC00uww
#define DCOWE2_EDMA0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_EDMA0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_EDMA0_MSTW_IF_COWE_WBW_BASE 0x45CCD80uww
#define DCOWE2_EDMA0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_EDMA0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_EDMA0_MSTW_IF_SPECIAW_BASE 0x45CCE80uww
#define DCOWE2_EDMA0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_EDMA1_QM_DCCM_BASE 0x45D0000uww
#define DCOWE2_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE2_EDMA1_QM_DCCM_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_AWC_AUX_BASE 0x45D8000uww
#define DCOWE2_EDMA1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE2_EDMA1_QM_AWC_AUX_SPECIAW_BASE 0x45D8E80uww
#define DCOWE2_EDMA1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE2_EDMA1_QM_BASE 0x45DA000uww
#define DCOWE2_EDMA1_QM_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_QM_SECTION 0x9000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x45DA900uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x45DA908uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x45DA910uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x45DA918uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x45DA920uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x45DA928uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x45DA930uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x45DA938uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x45DA940uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x45DA948uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x45DA950uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x45DA958uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x45DA960uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x45DA968uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x45DA970uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x45DA978uww
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE2_EDMA1_QM_AXUSEW_SECUWED_BASE 0x45DAB00uww
#define DCOWE2_EDMA1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE2_EDMA1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_AXUSEW_NONSECUWED_BASE 0x45DAB80uww
#define DCOWE2_EDMA1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE2_EDMA1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_DBG_HBW_BASE 0x45DAC00uww
#define DCOWE2_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_EDMA1_QM_DBG_WBW_BASE 0x45DAC80uww
#define DCOWE2_EDMA1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE2_EDMA1_QM_CGM_BASE 0x45DAD80uww
#define DCOWE2_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE2_EDMA1_QM_CGM_SECTION 0x1000
#define mmDCOWE2_EDMA1_QM_SPECIAW_BASE 0x45DAE80uww
#define DCOWE2_EDMA1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE2_EDMA1_COWE_BASE 0x45DB000uww
#define DCOWE2_EDMA1_COWE_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_COWE_SECTION 0x8000
#define mmDCOWE2_EDMA1_COWE_CTX_AXUSEW_BASE 0x45DB800uww
#define DCOWE2_EDMA1_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_EDMA1_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE2_EDMA1_COWE_CTX_BASE 0x45DB860uww
#define DCOWE2_EDMA1_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE2_EDMA1_COWE_CTX_SECTION 0x5A00
#define mmDCOWE2_EDMA1_COWE_KDMA_CGM_BASE 0x45DBE00uww
#define DCOWE2_EDMA1_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE2_EDMA1_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE2_EDMA1_COWE_SPECIAW_BASE 0x45DBE80uww
#define DCOWE2_EDMA1_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA1_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE2_EDMA1_MSTW_IF_WW_SHWD_HBW_BASE 0x45DC000uww
#define DCOWE2_EDMA1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_EDMA1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_EDMA1_MSTW_IF_WW_PWVT_HBW_BASE 0x45DC200uww
#define DCOWE2_EDMA1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_EDMA1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_EDMA1_MSTW_IF_WW_SHWD_WBW_BASE 0x45DC400uww
#define DCOWE2_EDMA1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_EDMA1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_EDMA1_MSTW_IF_WW_PWVT_WBW_BASE 0x45DC600uww
#define DCOWE2_EDMA1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_EDMA1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_EDMA1_MSTW_IF_E2E_CWDT_BASE 0x45DC800uww
#define DCOWE2_EDMA1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_EDMA1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_EDMA1_MSTW_IF_AXUSEW_BASE 0x45DCA80uww
#define DCOWE2_EDMA1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_EDMA1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_EDMA1_MSTW_IF_DBG_HBW_BASE 0x45DCB00uww
#define DCOWE2_EDMA1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_EDMA1_MSTW_IF_DBG_WBW_BASE 0x45DCB80uww
#define DCOWE2_EDMA1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_EDMA1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_EDMA1_MSTW_IF_COWE_HBW_BASE 0x45DCC00uww
#define DCOWE2_EDMA1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_EDMA1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_EDMA1_MSTW_IF_COWE_WBW_BASE 0x45DCD80uww
#define DCOWE2_EDMA1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_EDMA1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_EDMA1_MSTW_IF_SPECIAW_BASE 0x45DCE80uww
#define DCOWE2_EDMA1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_EDMA1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE2_DEC0_CMD_BASE 0x45E0000uww
#define DCOWE2_DEC0_CMD_MAX_OFFSET 0x1100
#define DCOWE2_DEC0_CMD_SECTION 0x1000
#define mmDCOWE2_DEC0_VSI_BASE 0x45E1000uww
#define DCOWE2_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCOWE2_DEC0_VSI_SECTION 0x1000
#define mmDCOWE2_DEC0_W2C_BASE 0x45E2000uww
#define DCOWE2_DEC0_W2C_MAX_OFFSET 0x39C0
#define DCOWE2_DEC0_W2C_SECTION 0x1000
#define mmDCOWE2_VDEC0_BWDG_CTWW_BASE 0x45E3000uww
#define DCOWE2_VDEC0_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x45E3800uww
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x45E3900uww
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x45E3A00uww
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x45E3B00uww
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE2_VDEC0_BWDG_CTWW_AXUSEW_DEC_BASE 0x45E3C00uww
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE2_VDEC0_BWDG_CTWW_SPECIAW_BASE 0x45E3E80uww
#define DCOWE2_VDEC0_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC0_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_VDEC0_CTWW_BASE 0x45E4000uww
#define DCOWE2_VDEC0_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CTWW_SECTION 0xE800
#define mmDCOWE2_VDEC0_CTWW_SPECIAW_BASE 0x45E4E80uww
#define DCOWE2_VDEC0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_VDEC0_MSTW_IF_WW_SHWD_HBW_BASE 0x45E5000uww
#define DCOWE2_VDEC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_VDEC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_VDEC0_MSTW_IF_WW_PWVT_HBW_BASE 0x45E5200uww
#define DCOWE2_VDEC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_VDEC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_VDEC0_MSTW_IF_WW_SHWD_WBW_BASE 0x45E5400uww
#define DCOWE2_VDEC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_VDEC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_VDEC0_MSTW_IF_WW_PWVT_WBW_BASE 0x45E5600uww
#define DCOWE2_VDEC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_VDEC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_VDEC0_MSTW_IF_E2E_CWDT_BASE 0x45E5800uww
#define DCOWE2_VDEC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_VDEC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_VDEC0_MSTW_IF_AXUSEW_BASE 0x45E5A80uww
#define DCOWE2_VDEC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_VDEC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_VDEC0_MSTW_IF_DBG_HBW_BASE 0x45E5B00uww
#define DCOWE2_VDEC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_VDEC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_VDEC0_MSTW_IF_DBG_WBW_BASE 0x45E5B80uww
#define DCOWE2_VDEC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_VDEC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_VDEC0_MSTW_IF_COWE_HBW_BASE 0x45E5C00uww
#define DCOWE2_VDEC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_VDEC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_VDEC0_MSTW_IF_COWE_WBW_BASE 0x45E5D80uww
#define DCOWE2_VDEC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_VDEC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_VDEC0_MSTW_IF_SPECIAW_BASE 0x45E5E80uww
#define DCOWE2_VDEC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC0_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE2_DEC1_CMD_BASE 0x45F0000uww
#define DCOWE2_DEC1_CMD_MAX_OFFSET 0x1100
#define DCOWE2_DEC1_CMD_SECTION 0x1000
#define mmDCOWE2_DEC1_VSI_BASE 0x45F1000uww
#define DCOWE2_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCOWE2_DEC1_VSI_SECTION 0x1000
#define mmDCOWE2_DEC1_W2C_BASE 0x45F2000uww
#define DCOWE2_DEC1_W2C_MAX_OFFSET 0x39C0
#define DCOWE2_DEC1_W2C_SECTION 0x1000
#define mmDCOWE2_VDEC1_BWDG_CTWW_BASE 0x45F3000uww
#define DCOWE2_VDEC1_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x45F3800uww
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x45F3900uww
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x45F3A00uww
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x45F3B00uww
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE2_VDEC1_BWDG_CTWW_AXUSEW_DEC_BASE 0x45F3C00uww
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE2_VDEC1_BWDG_CTWW_SPECIAW_BASE 0x45F3E80uww
#define DCOWE2_VDEC1_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC1_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_VDEC1_CTWW_BASE 0x45F4000uww
#define DCOWE2_VDEC1_CTWW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CTWW_SECTION 0xE800
#define mmDCOWE2_VDEC1_CTWW_SPECIAW_BASE 0x45F4E80uww
#define DCOWE2_VDEC1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_VDEC1_MSTW_IF_WW_SHWD_HBW_BASE 0x45F5000uww
#define DCOWE2_VDEC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_VDEC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE2_VDEC1_MSTW_IF_WW_PWVT_HBW_BASE 0x45F5200uww
#define DCOWE2_VDEC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE2_VDEC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE2_VDEC1_MSTW_IF_WW_SHWD_WBW_BASE 0x45F5400uww
#define DCOWE2_VDEC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_VDEC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE2_VDEC1_MSTW_IF_WW_PWVT_WBW_BASE 0x45F5600uww
#define DCOWE2_VDEC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE2_VDEC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE2_VDEC1_MSTW_IF_E2E_CWDT_BASE 0x45F5800uww
#define DCOWE2_VDEC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE2_VDEC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE2_VDEC1_MSTW_IF_AXUSEW_BASE 0x45F5A80uww
#define DCOWE2_VDEC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE2_VDEC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE2_VDEC1_MSTW_IF_DBG_HBW_BASE 0x45F5B00uww
#define DCOWE2_VDEC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE2_VDEC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE2_VDEC1_MSTW_IF_DBG_WBW_BASE 0x45F5B80uww
#define DCOWE2_VDEC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE2_VDEC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE2_VDEC1_MSTW_IF_COWE_HBW_BASE 0x45F5C00uww
#define DCOWE2_VDEC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE2_VDEC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE2_VDEC1_MSTW_IF_COWE_WBW_BASE 0x45F5D80uww
#define DCOWE2_VDEC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE2_VDEC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE2_VDEC1_MSTW_IF_SPECIAW_BASE 0x45F5E80uww
#define DCOWE2_VDEC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_VDEC1_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE3_TPC0_QM_DCCM_BASE 0x4600000uww
#define DCOWE3_TPC0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC0_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_AWC_AUX_BASE 0x4608000uww
#define DCOWE3_TPC0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC0_QM_AWC_AUX_SPECIAW_BASE 0x4608E80uww
#define DCOWE3_TPC0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC0_QM_BASE 0x460A000uww
#define DCOWE3_TPC0_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_QM_SECTION 0x9000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x460A900uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x460A908uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x460A910uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x460A918uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x460A920uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x460A928uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x460A930uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x460A938uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x460A940uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x460A948uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x460A950uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x460A958uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x460A960uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x460A968uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x460A970uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x460A978uww
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC0_QM_AXUSEW_SECUWED_BASE 0x460AB00uww
#define DCOWE3_TPC0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_AXUSEW_NONSECUWED_BASE 0x460AB80uww
#define DCOWE3_TPC0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_DBG_HBW_BASE 0x460AC00uww
#define DCOWE3_TPC0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC0_QM_DBG_WBW_BASE 0x460AC80uww
#define DCOWE3_TPC0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC0_QM_CGM_BASE 0x460AD80uww
#define DCOWE3_TPC0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC0_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC0_QM_SPECIAW_BASE 0x460AE80uww
#define DCOWE3_TPC0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_0_BASE 0x460B000uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_CFG_BASE 0x460B000uww
#define DCOWE3_TPC0_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC0_CFG_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_1_BASE 0x460B050uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_2_BASE 0x460B0A0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_3_BASE 0x460B0F0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_4_BASE 0x460B140uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_5_BASE 0x460B190uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_6_BASE 0x460B1E0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_7_BASE 0x460B230uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_8_BASE 0x460B280uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_9_BASE 0x460B2D0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_10_BASE 0x460B320uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_11_BASE 0x460B370uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_12_BASE 0x460B3C0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_13_BASE 0x460B410uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_14_BASE 0x460B460uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_TENSOW_15_BASE 0x460B4B0uww
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_KEWNEW_SYNC_OBJECT_BASE 0x460B500uww
#define DCOWE3_TPC0_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC0_CFG_KEWNEW_BASE 0x460B508uww
#define DCOWE3_TPC0_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC0_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_0_BASE 0x460B5DCuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_1_BASE 0x460B62Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_2_BASE 0x460B67Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_3_BASE 0x460B6CCuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_4_BASE 0x460B71Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_5_BASE 0x460B76Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_6_BASE 0x460B7BCuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_7_BASE 0x460B80Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_8_BASE 0x460B85Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_9_BASE 0x460B8ACuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_10_BASE 0x460B8FCuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_11_BASE 0x460B94Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_12_BASE 0x460B99Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_13_BASE 0x460B9ECuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_14_BASE 0x460BA3Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_TENSOW_15_BASE 0x460BA8Cuww
#define DCOWE3_TPC0_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC0_CFG_QM_SYNC_OBJECT_BASE 0x460BADCuww
#define DCOWE3_TPC0_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC0_CFG_QM_BASE 0x460BAE4uww
#define DCOWE3_TPC0_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC0_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC0_CFG_AXUSEW_BASE 0x460BE00uww
#define DCOWE3_TPC0_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC0_CFG_SPECIAW_BASE 0x460BE80uww
#define DCOWE3_TPC0_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC0_MSTW_IF_WW_SHWD_HBW_BASE 0x460C000uww
#define DCOWE3_TPC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC0_MSTW_IF_WW_PWVT_HBW_BASE 0x460C200uww
#define DCOWE3_TPC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC0_MSTW_IF_WW_SHWD_WBW_BASE 0x460C400uww
#define DCOWE3_TPC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC0_MSTW_IF_WW_PWVT_WBW_BASE 0x460C600uww
#define DCOWE3_TPC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC0_MSTW_IF_E2E_CWDT_BASE 0x460C800uww
#define DCOWE3_TPC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC0_MSTW_IF_AXUSEW_BASE 0x460CA80uww
#define DCOWE3_TPC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC0_MSTW_IF_DBG_HBW_BASE 0x460CB00uww
#define DCOWE3_TPC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC0_MSTW_IF_DBG_WBW_BASE 0x460CB80uww
#define DCOWE3_TPC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC0_MSTW_IF_COWE_HBW_BASE 0x460CC00uww
#define DCOWE3_TPC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC0_MSTW_IF_COWE_WBW_BASE 0x460CD80uww
#define DCOWE3_TPC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC0_MSTW_IF_SPECIAW_BASE 0x460CE80uww
#define DCOWE3_TPC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_TPC1_QM_DCCM_BASE 0x4610000uww
#define DCOWE3_TPC1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC1_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_AWC_AUX_BASE 0x4618000uww
#define DCOWE3_TPC1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC1_QM_AWC_AUX_SPECIAW_BASE 0x4618E80uww
#define DCOWE3_TPC1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC1_QM_BASE 0x461A000uww
#define DCOWE3_TPC1_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_QM_SECTION 0x9000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x461A900uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x461A908uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x461A910uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x461A918uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x461A920uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x461A928uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x461A930uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x461A938uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x461A940uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x461A948uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x461A950uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x461A958uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x461A960uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x461A968uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x461A970uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x461A978uww
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC1_QM_AXUSEW_SECUWED_BASE 0x461AB00uww
#define DCOWE3_TPC1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_AXUSEW_NONSECUWED_BASE 0x461AB80uww
#define DCOWE3_TPC1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_DBG_HBW_BASE 0x461AC00uww
#define DCOWE3_TPC1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC1_QM_DBG_WBW_BASE 0x461AC80uww
#define DCOWE3_TPC1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC1_QM_CGM_BASE 0x461AD80uww
#define DCOWE3_TPC1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC1_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC1_QM_SPECIAW_BASE 0x461AE80uww
#define DCOWE3_TPC1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_0_BASE 0x461B000uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_CFG_BASE 0x461B000uww
#define DCOWE3_TPC1_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC1_CFG_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_1_BASE 0x461B050uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_2_BASE 0x461B0A0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_3_BASE 0x461B0F0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_4_BASE 0x461B140uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_5_BASE 0x461B190uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_6_BASE 0x461B1E0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_7_BASE 0x461B230uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_8_BASE 0x461B280uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_9_BASE 0x461B2D0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_10_BASE 0x461B320uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_11_BASE 0x461B370uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_12_BASE 0x461B3C0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_13_BASE 0x461B410uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_14_BASE 0x461B460uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_TENSOW_15_BASE 0x461B4B0uww
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_KEWNEW_SYNC_OBJECT_BASE 0x461B500uww
#define DCOWE3_TPC1_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC1_CFG_KEWNEW_BASE 0x461B508uww
#define DCOWE3_TPC1_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC1_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_0_BASE 0x461B5DCuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_1_BASE 0x461B62Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_2_BASE 0x461B67Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_3_BASE 0x461B6CCuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_4_BASE 0x461B71Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_5_BASE 0x461B76Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_6_BASE 0x461B7BCuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_7_BASE 0x461B80Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_8_BASE 0x461B85Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_9_BASE 0x461B8ACuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_10_BASE 0x461B8FCuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_11_BASE 0x461B94Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_12_BASE 0x461B99Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_13_BASE 0x461B9ECuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_14_BASE 0x461BA3Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_TENSOW_15_BASE 0x461BA8Cuww
#define DCOWE3_TPC1_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC1_CFG_QM_SYNC_OBJECT_BASE 0x461BADCuww
#define DCOWE3_TPC1_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC1_CFG_QM_BASE 0x461BAE4uww
#define DCOWE3_TPC1_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC1_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC1_CFG_AXUSEW_BASE 0x461BE00uww
#define DCOWE3_TPC1_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC1_CFG_SPECIAW_BASE 0x461BE80uww
#define DCOWE3_TPC1_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC1_MSTW_IF_WW_SHWD_HBW_BASE 0x461C000uww
#define DCOWE3_TPC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC1_MSTW_IF_WW_PWVT_HBW_BASE 0x461C200uww
#define DCOWE3_TPC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC1_MSTW_IF_WW_SHWD_WBW_BASE 0x461C400uww
#define DCOWE3_TPC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC1_MSTW_IF_WW_PWVT_WBW_BASE 0x461C600uww
#define DCOWE3_TPC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC1_MSTW_IF_E2E_CWDT_BASE 0x461C800uww
#define DCOWE3_TPC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC1_MSTW_IF_AXUSEW_BASE 0x461CA80uww
#define DCOWE3_TPC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC1_MSTW_IF_DBG_HBW_BASE 0x461CB00uww
#define DCOWE3_TPC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC1_MSTW_IF_DBG_WBW_BASE 0x461CB80uww
#define DCOWE3_TPC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC1_MSTW_IF_COWE_HBW_BASE 0x461CC00uww
#define DCOWE3_TPC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC1_MSTW_IF_COWE_WBW_BASE 0x461CD80uww
#define DCOWE3_TPC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC1_MSTW_IF_SPECIAW_BASE 0x461CE80uww
#define DCOWE3_TPC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_TPC2_QM_DCCM_BASE 0x4620000uww
#define DCOWE3_TPC2_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC2_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_AWC_AUX_BASE 0x4628000uww
#define DCOWE3_TPC2_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC2_QM_AWC_AUX_SPECIAW_BASE 0x4628E80uww
#define DCOWE3_TPC2_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC2_QM_BASE 0x462A000uww
#define DCOWE3_TPC2_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_QM_SECTION 0x9000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW0_BASE 0x462A900uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW1_BASE 0x462A908uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW2_BASE 0x462A910uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW3_BASE 0x462A918uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW4_BASE 0x462A920uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW5_BASE 0x462A928uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW6_BASE 0x462A930uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW7_BASE 0x462A938uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW8_BASE 0x462A940uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW9_BASE 0x462A948uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW10_BASE 0x462A950uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW11_BASE 0x462A958uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW12_BASE 0x462A960uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW13_BASE 0x462A968uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW14_BASE 0x462A970uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW15_BASE 0x462A978uww
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC2_QM_AXUSEW_SECUWED_BASE 0x462AB00uww
#define DCOWE3_TPC2_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_AXUSEW_NONSECUWED_BASE 0x462AB80uww
#define DCOWE3_TPC2_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_DBG_HBW_BASE 0x462AC00uww
#define DCOWE3_TPC2_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC2_QM_DBG_WBW_BASE 0x462AC80uww
#define DCOWE3_TPC2_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC2_QM_CGM_BASE 0x462AD80uww
#define DCOWE3_TPC2_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC2_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC2_QM_SPECIAW_BASE 0x462AE80uww
#define DCOWE3_TPC2_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_0_BASE 0x462B000uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_CFG_BASE 0x462B000uww
#define DCOWE3_TPC2_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC2_CFG_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_1_BASE 0x462B050uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_2_BASE 0x462B0A0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_3_BASE 0x462B0F0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_4_BASE 0x462B140uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_5_BASE 0x462B190uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_6_BASE 0x462B1E0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_7_BASE 0x462B230uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_8_BASE 0x462B280uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_9_BASE 0x462B2D0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_10_BASE 0x462B320uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_11_BASE 0x462B370uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_12_BASE 0x462B3C0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_13_BASE 0x462B410uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_14_BASE 0x462B460uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_TENSOW_15_BASE 0x462B4B0uww
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_KEWNEW_SYNC_OBJECT_BASE 0x462B500uww
#define DCOWE3_TPC2_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC2_CFG_KEWNEW_BASE 0x462B508uww
#define DCOWE3_TPC2_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC2_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_0_BASE 0x462B5DCuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_1_BASE 0x462B62Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_2_BASE 0x462B67Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_3_BASE 0x462B6CCuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_4_BASE 0x462B71Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_5_BASE 0x462B76Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_6_BASE 0x462B7BCuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_7_BASE 0x462B80Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_8_BASE 0x462B85Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_9_BASE 0x462B8ACuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_10_BASE 0x462B8FCuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_11_BASE 0x462B94Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_12_BASE 0x462B99Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_13_BASE 0x462B9ECuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_14_BASE 0x462BA3Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_TENSOW_15_BASE 0x462BA8Cuww
#define DCOWE3_TPC2_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC2_CFG_QM_SYNC_OBJECT_BASE 0x462BADCuww
#define DCOWE3_TPC2_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC2_CFG_QM_BASE 0x462BAE4uww
#define DCOWE3_TPC2_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC2_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC2_CFG_AXUSEW_BASE 0x462BE00uww
#define DCOWE3_TPC2_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC2_CFG_SPECIAW_BASE 0x462BE80uww
#define DCOWE3_TPC2_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC2_MSTW_IF_WW_SHWD_HBW_BASE 0x462C000uww
#define DCOWE3_TPC2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC2_MSTW_IF_WW_PWVT_HBW_BASE 0x462C200uww
#define DCOWE3_TPC2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC2_MSTW_IF_WW_SHWD_WBW_BASE 0x462C400uww
#define DCOWE3_TPC2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC2_MSTW_IF_WW_PWVT_WBW_BASE 0x462C600uww
#define DCOWE3_TPC2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC2_MSTW_IF_E2E_CWDT_BASE 0x462C800uww
#define DCOWE3_TPC2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC2_MSTW_IF_AXUSEW_BASE 0x462CA80uww
#define DCOWE3_TPC2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC2_MSTW_IF_DBG_HBW_BASE 0x462CB00uww
#define DCOWE3_TPC2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC2_MSTW_IF_DBG_WBW_BASE 0x462CB80uww
#define DCOWE3_TPC2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC2_MSTW_IF_COWE_HBW_BASE 0x462CC00uww
#define DCOWE3_TPC2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC2_MSTW_IF_COWE_WBW_BASE 0x462CD80uww
#define DCOWE3_TPC2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC2_MSTW_IF_SPECIAW_BASE 0x462CE80uww
#define DCOWE3_TPC2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC2_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_TPC3_QM_DCCM_BASE 0x4630000uww
#define DCOWE3_TPC3_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC3_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_AWC_AUX_BASE 0x4638000uww
#define DCOWE3_TPC3_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC3_QM_AWC_AUX_SPECIAW_BASE 0x4638E80uww
#define DCOWE3_TPC3_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC3_QM_BASE 0x463A000uww
#define DCOWE3_TPC3_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_QM_SECTION 0x9000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW0_BASE 0x463A900uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW1_BASE 0x463A908uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW2_BASE 0x463A910uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW3_BASE 0x463A918uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW4_BASE 0x463A920uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW5_BASE 0x463A928uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW6_BASE 0x463A930uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW7_BASE 0x463A938uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW8_BASE 0x463A940uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW9_BASE 0x463A948uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW10_BASE 0x463A950uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW11_BASE 0x463A958uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW12_BASE 0x463A960uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW13_BASE 0x463A968uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW14_BASE 0x463A970uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW15_BASE 0x463A978uww
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC3_QM_AXUSEW_SECUWED_BASE 0x463AB00uww
#define DCOWE3_TPC3_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_AXUSEW_NONSECUWED_BASE 0x463AB80uww
#define DCOWE3_TPC3_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_DBG_HBW_BASE 0x463AC00uww
#define DCOWE3_TPC3_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC3_QM_DBG_WBW_BASE 0x463AC80uww
#define DCOWE3_TPC3_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC3_QM_CGM_BASE 0x463AD80uww
#define DCOWE3_TPC3_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC3_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC3_QM_SPECIAW_BASE 0x463AE80uww
#define DCOWE3_TPC3_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_0_BASE 0x463B000uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_CFG_BASE 0x463B000uww
#define DCOWE3_TPC3_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC3_CFG_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_1_BASE 0x463B050uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_2_BASE 0x463B0A0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_3_BASE 0x463B0F0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_4_BASE 0x463B140uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_5_BASE 0x463B190uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_6_BASE 0x463B1E0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_7_BASE 0x463B230uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_8_BASE 0x463B280uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_9_BASE 0x463B2D0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_10_BASE 0x463B320uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_11_BASE 0x463B370uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_12_BASE 0x463B3C0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_13_BASE 0x463B410uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_14_BASE 0x463B460uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_TENSOW_15_BASE 0x463B4B0uww
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_KEWNEW_SYNC_OBJECT_BASE 0x463B500uww
#define DCOWE3_TPC3_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC3_CFG_KEWNEW_BASE 0x463B508uww
#define DCOWE3_TPC3_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC3_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_0_BASE 0x463B5DCuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_1_BASE 0x463B62Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_2_BASE 0x463B67Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_3_BASE 0x463B6CCuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_4_BASE 0x463B71Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_5_BASE 0x463B76Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_6_BASE 0x463B7BCuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_7_BASE 0x463B80Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_8_BASE 0x463B85Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_9_BASE 0x463B8ACuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_10_BASE 0x463B8FCuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_11_BASE 0x463B94Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_12_BASE 0x463B99Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_13_BASE 0x463B9ECuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_14_BASE 0x463BA3Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_TENSOW_15_BASE 0x463BA8Cuww
#define DCOWE3_TPC3_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC3_CFG_QM_SYNC_OBJECT_BASE 0x463BADCuww
#define DCOWE3_TPC3_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC3_CFG_QM_BASE 0x463BAE4uww
#define DCOWE3_TPC3_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC3_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC3_CFG_AXUSEW_BASE 0x463BE00uww
#define DCOWE3_TPC3_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC3_CFG_SPECIAW_BASE 0x463BE80uww
#define DCOWE3_TPC3_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC3_MSTW_IF_WW_SHWD_HBW_BASE 0x463C000uww
#define DCOWE3_TPC3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC3_MSTW_IF_WW_PWVT_HBW_BASE 0x463C200uww
#define DCOWE3_TPC3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC3_MSTW_IF_WW_SHWD_WBW_BASE 0x463C400uww
#define DCOWE3_TPC3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC3_MSTW_IF_WW_PWVT_WBW_BASE 0x463C600uww
#define DCOWE3_TPC3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC3_MSTW_IF_E2E_CWDT_BASE 0x463C800uww
#define DCOWE3_TPC3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC3_MSTW_IF_AXUSEW_BASE 0x463CA80uww
#define DCOWE3_TPC3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC3_MSTW_IF_DBG_HBW_BASE 0x463CB00uww
#define DCOWE3_TPC3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC3_MSTW_IF_DBG_WBW_BASE 0x463CB80uww
#define DCOWE3_TPC3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC3_MSTW_IF_COWE_HBW_BASE 0x463CC00uww
#define DCOWE3_TPC3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC3_MSTW_IF_COWE_WBW_BASE 0x463CD80uww
#define DCOWE3_TPC3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC3_MSTW_IF_SPECIAW_BASE 0x463CE80uww
#define DCOWE3_TPC3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC3_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_TPC4_QM_DCCM_BASE 0x4640000uww
#define DCOWE3_TPC4_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC4_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_AWC_AUX_BASE 0x4648000uww
#define DCOWE3_TPC4_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC4_QM_AWC_AUX_SPECIAW_BASE 0x4648E80uww
#define DCOWE3_TPC4_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC4_QM_BASE 0x464A000uww
#define DCOWE3_TPC4_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_QM_SECTION 0x9000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW0_BASE 0x464A900uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW1_BASE 0x464A908uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW2_BASE 0x464A910uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW3_BASE 0x464A918uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW4_BASE 0x464A920uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW5_BASE 0x464A928uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW6_BASE 0x464A930uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW7_BASE 0x464A938uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW8_BASE 0x464A940uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW9_BASE 0x464A948uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW10_BASE 0x464A950uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW11_BASE 0x464A958uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW12_BASE 0x464A960uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW13_BASE 0x464A968uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW14_BASE 0x464A970uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW15_BASE 0x464A978uww
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC4_QM_AXUSEW_SECUWED_BASE 0x464AB00uww
#define DCOWE3_TPC4_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_AXUSEW_NONSECUWED_BASE 0x464AB80uww
#define DCOWE3_TPC4_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_DBG_HBW_BASE 0x464AC00uww
#define DCOWE3_TPC4_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC4_QM_DBG_WBW_BASE 0x464AC80uww
#define DCOWE3_TPC4_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC4_QM_CGM_BASE 0x464AD80uww
#define DCOWE3_TPC4_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC4_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC4_QM_SPECIAW_BASE 0x464AE80uww
#define DCOWE3_TPC4_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_0_BASE 0x464B000uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_CFG_BASE 0x464B000uww
#define DCOWE3_TPC4_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC4_CFG_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_1_BASE 0x464B050uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_2_BASE 0x464B0A0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_3_BASE 0x464B0F0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_4_BASE 0x464B140uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_5_BASE 0x464B190uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_6_BASE 0x464B1E0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_7_BASE 0x464B230uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_8_BASE 0x464B280uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_9_BASE 0x464B2D0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_10_BASE 0x464B320uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_11_BASE 0x464B370uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_12_BASE 0x464B3C0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_13_BASE 0x464B410uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_14_BASE 0x464B460uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_TENSOW_15_BASE 0x464B4B0uww
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_KEWNEW_SYNC_OBJECT_BASE 0x464B500uww
#define DCOWE3_TPC4_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC4_CFG_KEWNEW_BASE 0x464B508uww
#define DCOWE3_TPC4_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC4_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_0_BASE 0x464B5DCuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_1_BASE 0x464B62Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_2_BASE 0x464B67Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_3_BASE 0x464B6CCuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_4_BASE 0x464B71Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_5_BASE 0x464B76Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_6_BASE 0x464B7BCuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_7_BASE 0x464B80Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_8_BASE 0x464B85Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_9_BASE 0x464B8ACuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_10_BASE 0x464B8FCuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_11_BASE 0x464B94Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_12_BASE 0x464B99Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_13_BASE 0x464B9ECuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_14_BASE 0x464BA3Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_TENSOW_15_BASE 0x464BA8Cuww
#define DCOWE3_TPC4_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC4_CFG_QM_SYNC_OBJECT_BASE 0x464BADCuww
#define DCOWE3_TPC4_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC4_CFG_QM_BASE 0x464BAE4uww
#define DCOWE3_TPC4_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC4_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC4_CFG_AXUSEW_BASE 0x464BE00uww
#define DCOWE3_TPC4_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC4_CFG_SPECIAW_BASE 0x464BE80uww
#define DCOWE3_TPC4_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC4_MSTW_IF_WW_SHWD_HBW_BASE 0x464C000uww
#define DCOWE3_TPC4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC4_MSTW_IF_WW_PWVT_HBW_BASE 0x464C200uww
#define DCOWE3_TPC4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC4_MSTW_IF_WW_SHWD_WBW_BASE 0x464C400uww
#define DCOWE3_TPC4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC4_MSTW_IF_WW_PWVT_WBW_BASE 0x464C600uww
#define DCOWE3_TPC4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC4_MSTW_IF_E2E_CWDT_BASE 0x464C800uww
#define DCOWE3_TPC4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC4_MSTW_IF_AXUSEW_BASE 0x464CA80uww
#define DCOWE3_TPC4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC4_MSTW_IF_DBG_HBW_BASE 0x464CB00uww
#define DCOWE3_TPC4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC4_MSTW_IF_DBG_WBW_BASE 0x464CB80uww
#define DCOWE3_TPC4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC4_MSTW_IF_COWE_HBW_BASE 0x464CC00uww
#define DCOWE3_TPC4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC4_MSTW_IF_COWE_WBW_BASE 0x464CD80uww
#define DCOWE3_TPC4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC4_MSTW_IF_SPECIAW_BASE 0x464CE80uww
#define DCOWE3_TPC4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC4_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_TPC5_QM_DCCM_BASE 0x4650000uww
#define DCOWE3_TPC5_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_TPC5_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_AWC_AUX_BASE 0x4658000uww
#define DCOWE3_TPC5_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_TPC5_QM_AWC_AUX_SPECIAW_BASE 0x4658E80uww
#define DCOWE3_TPC5_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TPC5_QM_BASE 0x465A000uww
#define DCOWE3_TPC5_QM_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_QM_SECTION 0x9000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW0_BASE 0x465A900uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW1_BASE 0x465A908uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW2_BASE 0x465A910uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW3_BASE 0x465A918uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW4_BASE 0x465A920uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW5_BASE 0x465A928uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW6_BASE 0x465A930uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW7_BASE 0x465A938uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW8_BASE 0x465A940uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW9_BASE 0x465A948uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW10_BASE 0x465A950uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW11_BASE 0x465A958uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW12_BASE 0x465A960uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW13_BASE 0x465A968uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW14_BASE 0x465A970uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW15_BASE 0x465A978uww
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_TPC5_QM_AXUSEW_SECUWED_BASE 0x465AB00uww
#define DCOWE3_TPC5_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_AXUSEW_NONSECUWED_BASE 0x465AB80uww
#define DCOWE3_TPC5_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_DBG_HBW_BASE 0x465AC00uww
#define DCOWE3_TPC5_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC5_QM_DBG_WBW_BASE 0x465AC80uww
#define DCOWE3_TPC5_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_TPC5_QM_CGM_BASE 0x465AD80uww
#define DCOWE3_TPC5_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_TPC5_QM_CGM_SECTION 0x1000
#define mmDCOWE3_TPC5_QM_SPECIAW_BASE 0x465AE80uww
#define DCOWE3_TPC5_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_0_BASE 0x465B000uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_CFG_BASE 0x465B000uww
#define DCOWE3_TPC5_CFG_MAX_OFFSET 0x1000
#define DCOWE3_TPC5_CFG_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_1_BASE 0x465B050uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_2_BASE 0x465B0A0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_3_BASE 0x465B0F0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_4_BASE 0x465B140uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_5_BASE 0x465B190uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_6_BASE 0x465B1E0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_7_BASE 0x465B230uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_8_BASE 0x465B280uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_9_BASE 0x465B2D0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_10_BASE 0x465B320uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_11_BASE 0x465B370uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_12_BASE 0x465B3C0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_13_BASE 0x465B410uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_14_BASE 0x465B460uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_TENSOW_15_BASE 0x465B4B0uww
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_KEWNEW_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_KEWNEW_SYNC_OBJECT_BASE 0x465B500uww
#define DCOWE3_TPC5_CFG_KEWNEW_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_CFG_KEWNEW_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC5_CFG_KEWNEW_BASE 0x465B508uww
#define DCOWE3_TPC5_CFG_KEWNEW_MAX_OFFSET 0xD400
#define DCOWE3_TPC5_CFG_KEWNEW_SECTION 0xD400
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_0_BASE 0x465B5DCuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_0_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_0_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_1_BASE 0x465B62Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_1_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_1_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_2_BASE 0x465B67Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_2_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_2_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_3_BASE 0x465B6CCuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_3_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_3_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_4_BASE 0x465B71Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_4_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_4_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_5_BASE 0x465B76Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_5_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_5_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_6_BASE 0x465B7BCuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_6_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_6_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_7_BASE 0x465B80Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_7_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_7_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_8_BASE 0x465B85Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_8_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_8_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_9_BASE 0x465B8ACuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_9_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_9_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_10_BASE 0x465B8FCuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_10_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_10_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_11_BASE 0x465B94Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_11_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_11_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_12_BASE 0x465B99Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_12_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_12_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_13_BASE 0x465B9ECuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_13_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_13_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_14_BASE 0x465BA3Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_14_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_14_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_TENSOW_15_BASE 0x465BA8Cuww
#define DCOWE3_TPC5_CFG_QM_TENSOW_15_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_QM_TENSOW_15_SECTION 0x5000
#define mmDCOWE3_TPC5_CFG_QM_SYNC_OBJECT_BASE 0x465BADCuww
#define DCOWE3_TPC5_CFG_QM_SYNC_OBJECT_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_CFG_QM_SYNC_OBJECT_SECTION 0x8000
#define mmDCOWE3_TPC5_CFG_QM_BASE 0x465BAE4uww
#define DCOWE3_TPC5_CFG_QM_MAX_OFFSET 0xD400
#define DCOWE3_TPC5_CFG_QM_SECTION 0x31C0
#define mmDCOWE3_TPC5_CFG_AXUSEW_BASE 0x465BE00uww
#define DCOWE3_TPC5_CFG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_CFG_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC5_CFG_SPECIAW_BASE 0x465BE80uww
#define DCOWE3_TPC5_CFG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_CFG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC5_MSTW_IF_WW_SHWD_HBW_BASE 0x465C000uww
#define DCOWE3_TPC5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_TPC5_MSTW_IF_WW_PWVT_HBW_BASE 0x465C200uww
#define DCOWE3_TPC5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_TPC5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_TPC5_MSTW_IF_WW_SHWD_WBW_BASE 0x465C400uww
#define DCOWE3_TPC5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_TPC5_MSTW_IF_WW_PWVT_WBW_BASE 0x465C600uww
#define DCOWE3_TPC5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_TPC5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_TPC5_MSTW_IF_E2E_CWDT_BASE 0x465C800uww
#define DCOWE3_TPC5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_TPC5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_TPC5_MSTW_IF_AXUSEW_BASE 0x465CA80uww
#define DCOWE3_TPC5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_TPC5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_TPC5_MSTW_IF_DBG_HBW_BASE 0x465CB00uww
#define DCOWE3_TPC5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_TPC5_MSTW_IF_DBG_WBW_BASE 0x465CB80uww
#define DCOWE3_TPC5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_TPC5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_TPC5_MSTW_IF_COWE_HBW_BASE 0x465CC00uww
#define DCOWE3_TPC5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_TPC5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_TPC5_MSTW_IF_COWE_WBW_BASE 0x465CD80uww
#define DCOWE3_TPC5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_TPC5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_TPC5_MSTW_IF_SPECIAW_BASE 0x465CE80uww
#define DCOWE3_TPC5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC5_MSTW_IF_SPECIAW_SECTION 0x23180
#define mmDCOWE3_HMMU0_MMU_BASE 0x4680000uww
#define DCOWE3_HMMU0_MMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_MMU_SECTION 0xE800
#define mmDCOWE3_HMMU0_MMU_SPECIAW_BASE 0x4680E80uww
#define DCOWE3_HMMU0_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU0_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU0_STWB_BASE 0x4681000uww
#define DCOWE3_HMMU0_STWB_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_STWB_SECTION 0xE800
#define mmDCOWE3_HMMU0_STWB_SPECIAW_BASE 0x4681E80uww
#define DCOWE3_HMMU0_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU0_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE3_HMMU0_SCWAMB_OUT_BASE 0x4683000uww
#define DCOWE3_HMMU0_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE3_HMMU0_SCWAMB_OUT_SPECIAW_BASE 0x4683E80uww
#define DCOWE3_HMMU0_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU0_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU0_MSTW_IF_WW_SHWD_HBW_BASE 0x4684000uww
#define DCOWE3_HMMU0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU0_MSTW_IF_WW_PWVT_HBW_BASE 0x4684200uww
#define DCOWE3_HMMU0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU0_MSTW_IF_WW_SHWD_WBW_BASE 0x4684400uww
#define DCOWE3_HMMU0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU0_MSTW_IF_WW_PWVT_WBW_BASE 0x4684600uww
#define DCOWE3_HMMU0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU0_MSTW_IF_E2E_CWDT_BASE 0x4684800uww
#define DCOWE3_HMMU0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_HMMU0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_HMMU0_MSTW_IF_AXUSEW_BASE 0x4684A80uww
#define DCOWE3_HMMU0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_HMMU0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_HMMU0_MSTW_IF_DBG_HBW_BASE 0x4684B00uww
#define DCOWE3_HMMU0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_HMMU0_MSTW_IF_DBG_WBW_BASE 0x4684B80uww
#define DCOWE3_HMMU0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_HMMU0_MSTW_IF_COWE_HBW_BASE 0x4684C00uww
#define DCOWE3_HMMU0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_HMMU0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_HMMU0_MSTW_IF_COWE_WBW_BASE 0x4684D80uww
#define DCOWE3_HMMU0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_HMMU0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_HMMU0_MSTW_IF_SPECIAW_BASE 0x4684E80uww
#define DCOWE3_HMMU0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU0_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE3_HMMU1_MMU_BASE 0x4690000uww
#define DCOWE3_HMMU1_MMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_MMU_SECTION 0xE800
#define mmDCOWE3_HMMU1_MMU_SPECIAW_BASE 0x4690E80uww
#define DCOWE3_HMMU1_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU1_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU1_STWB_BASE 0x4691000uww
#define DCOWE3_HMMU1_STWB_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_STWB_SECTION 0xE800
#define mmDCOWE3_HMMU1_STWB_SPECIAW_BASE 0x4691E80uww
#define DCOWE3_HMMU1_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU1_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE3_HMMU1_SCWAMB_OUT_BASE 0x4693000uww
#define DCOWE3_HMMU1_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE3_HMMU1_SCWAMB_OUT_SPECIAW_BASE 0x4693E80uww
#define DCOWE3_HMMU1_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU1_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU1_MSTW_IF_WW_SHWD_HBW_BASE 0x4694000uww
#define DCOWE3_HMMU1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU1_MSTW_IF_WW_PWVT_HBW_BASE 0x4694200uww
#define DCOWE3_HMMU1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU1_MSTW_IF_WW_SHWD_WBW_BASE 0x4694400uww
#define DCOWE3_HMMU1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU1_MSTW_IF_WW_PWVT_WBW_BASE 0x4694600uww
#define DCOWE3_HMMU1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU1_MSTW_IF_E2E_CWDT_BASE 0x4694800uww
#define DCOWE3_HMMU1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_HMMU1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_HMMU1_MSTW_IF_AXUSEW_BASE 0x4694A80uww
#define DCOWE3_HMMU1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_HMMU1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_HMMU1_MSTW_IF_DBG_HBW_BASE 0x4694B00uww
#define DCOWE3_HMMU1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_HMMU1_MSTW_IF_DBG_WBW_BASE 0x4694B80uww
#define DCOWE3_HMMU1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_HMMU1_MSTW_IF_COWE_HBW_BASE 0x4694C00uww
#define DCOWE3_HMMU1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_HMMU1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_HMMU1_MSTW_IF_COWE_WBW_BASE 0x4694D80uww
#define DCOWE3_HMMU1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_HMMU1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_HMMU1_MSTW_IF_SPECIAW_BASE 0x4694E80uww
#define DCOWE3_HMMU1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU1_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE3_HMMU2_MMU_BASE 0x46A0000uww
#define DCOWE3_HMMU2_MMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_MMU_SECTION 0xE800
#define mmDCOWE3_HMMU2_MMU_SPECIAW_BASE 0x46A0E80uww
#define DCOWE3_HMMU2_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU2_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU2_STWB_BASE 0x46A1000uww
#define DCOWE3_HMMU2_STWB_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_STWB_SECTION 0xE800
#define mmDCOWE3_HMMU2_STWB_SPECIAW_BASE 0x46A1E80uww
#define DCOWE3_HMMU2_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU2_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE3_HMMU2_SCWAMB_OUT_BASE 0x46A3000uww
#define DCOWE3_HMMU2_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE3_HMMU2_SCWAMB_OUT_SPECIAW_BASE 0x46A3E80uww
#define DCOWE3_HMMU2_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU2_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU2_MSTW_IF_WW_SHWD_HBW_BASE 0x46A4000uww
#define DCOWE3_HMMU2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU2_MSTW_IF_WW_PWVT_HBW_BASE 0x46A4200uww
#define DCOWE3_HMMU2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU2_MSTW_IF_WW_SHWD_WBW_BASE 0x46A4400uww
#define DCOWE3_HMMU2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU2_MSTW_IF_WW_PWVT_WBW_BASE 0x46A4600uww
#define DCOWE3_HMMU2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU2_MSTW_IF_E2E_CWDT_BASE 0x46A4800uww
#define DCOWE3_HMMU2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_HMMU2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_HMMU2_MSTW_IF_AXUSEW_BASE 0x46A4A80uww
#define DCOWE3_HMMU2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_HMMU2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_HMMU2_MSTW_IF_DBG_HBW_BASE 0x46A4B00uww
#define DCOWE3_HMMU2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_HMMU2_MSTW_IF_DBG_WBW_BASE 0x46A4B80uww
#define DCOWE3_HMMU2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_HMMU2_MSTW_IF_COWE_HBW_BASE 0x46A4C00uww
#define DCOWE3_HMMU2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_HMMU2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_HMMU2_MSTW_IF_COWE_WBW_BASE 0x46A4D80uww
#define DCOWE3_HMMU2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_HMMU2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_HMMU2_MSTW_IF_SPECIAW_BASE 0x46A4E80uww
#define DCOWE3_HMMU2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU2_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE3_HMMU3_MMU_BASE 0x46B0000uww
#define DCOWE3_HMMU3_MMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_MMU_SECTION 0xE800
#define mmDCOWE3_HMMU3_MMU_SPECIAW_BASE 0x46B0E80uww
#define DCOWE3_HMMU3_MMU_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU3_MMU_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU3_STWB_BASE 0x46B1000uww
#define DCOWE3_HMMU3_STWB_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_STWB_SECTION 0xE800
#define mmDCOWE3_HMMU3_STWB_SPECIAW_BASE 0x46B1E80uww
#define DCOWE3_HMMU3_STWB_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU3_STWB_SPECIAW_SECTION 0x1180
#define mmDCOWE3_HMMU3_SCWAMB_OUT_BASE 0x46B3000uww
#define DCOWE3_HMMU3_SCWAMB_OUT_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_SCWAMB_OUT_SECTION 0xE800
#define mmDCOWE3_HMMU3_SCWAMB_OUT_SPECIAW_BASE 0x46B3E80uww
#define DCOWE3_HMMU3_SCWAMB_OUT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU3_SCWAMB_OUT_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HMMU3_MSTW_IF_WW_SHWD_HBW_BASE 0x46B4000uww
#define DCOWE3_HMMU3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU3_MSTW_IF_WW_PWVT_HBW_BASE 0x46B4200uww
#define DCOWE3_HMMU3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_HMMU3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_HMMU3_MSTW_IF_WW_SHWD_WBW_BASE 0x46B4400uww
#define DCOWE3_HMMU3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU3_MSTW_IF_WW_PWVT_WBW_BASE 0x46B4600uww
#define DCOWE3_HMMU3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_HMMU3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_HMMU3_MSTW_IF_E2E_CWDT_BASE 0x46B4800uww
#define DCOWE3_HMMU3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_HMMU3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_HMMU3_MSTW_IF_AXUSEW_BASE 0x46B4A80uww
#define DCOWE3_HMMU3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_HMMU3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_HMMU3_MSTW_IF_DBG_HBW_BASE 0x46B4B00uww
#define DCOWE3_HMMU3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_HMMU3_MSTW_IF_DBG_WBW_BASE 0x46B4B80uww
#define DCOWE3_HMMU3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_HMMU3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_HMMU3_MSTW_IF_COWE_HBW_BASE 0x46B4C00uww
#define DCOWE3_HMMU3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_HMMU3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_HMMU3_MSTW_IF_COWE_WBW_BASE 0x46B4D80uww
#define DCOWE3_HMMU3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_HMMU3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_HMMU3_MSTW_IF_SPECIAW_BASE 0x46B4E80uww
#define DCOWE3_HMMU3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HMMU3_MSTW_IF_SPECIAW_SECTION 0xB180
#define mmDCOWE3_MME_QM_AWC_DCCM_BASE 0x46C0000uww
#define DCOWE3_MME_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_MME_QM_AWC_DCCM_SECTION 0x8000
#define mmDCOWE3_MME_QM_AWC_AUX_BASE 0x46C8000uww
#define DCOWE3_MME_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_MME_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_MME_QM_AWC_AUX_SPECIAW_BASE 0x46C8E80uww
#define DCOWE3_MME_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_QM_AWC_AUX_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_QM_AWC_DUP_ENG_BASE 0x46C9000uww
#define DCOWE3_MME_QM_AWC_DUP_ENG_MAX_OFFSET 0x1000
#define DCOWE3_MME_QM_AWC_DUP_ENG_SECTION 0x9000
#define mmDCOWE3_MME_QM_AWC_DUP_ENG_AXUSEW_BASE 0x46C9900uww
#define DCOWE3_MME_QM_AWC_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_QM_AWC_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmDCOWE3_MME_QM_AWC_DUP_ENG_SPECIAW_BASE 0x46C9E80uww
#define DCOWE3_MME_QM_AWC_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_QM_AWC_DUP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_QM_BASE 0x46CA000uww
#define DCOWE3_MME_QM_MAX_OFFSET 0x1000
#define DCOWE3_MME_QM_SECTION 0x9000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW0_BASE 0x46CA900uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW1_BASE 0x46CA908uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW2_BASE 0x46CA910uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW3_BASE 0x46CA918uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW4_BASE 0x46CA920uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW5_BASE 0x46CA928uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW6_BASE 0x46CA930uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW7_BASE 0x46CA938uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW8_BASE 0x46CA940uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW9_BASE 0x46CA948uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW10_BASE 0x46CA950uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW11_BASE 0x46CA958uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW12_BASE 0x46CA960uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW13_BASE 0x46CA968uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW14_BASE 0x46CA970uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_MME_QM_QMAN_WW64_BASE_ADDW15_BASE 0x46CA978uww
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_MME_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_MME_QM_AXUSEW_SECUWED_BASE 0x46CAB00uww
#define DCOWE3_MME_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_MME_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_MME_QM_AXUSEW_NONSECUWED_BASE 0x46CAB80uww
#define DCOWE3_MME_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_MME_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_MME_QM_DBG_HBW_BASE 0x46CAC00uww
#define DCOWE3_MME_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_QM_DBG_WBW_BASE 0x46CAC80uww
#define DCOWE3_MME_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_MME_QM_CGM_BASE 0x46CAD80uww
#define DCOWE3_MME_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_MME_QM_CGM_SECTION 0x1000
#define mmDCOWE3_MME_QM_SPECIAW_BASE 0x46CAE80uww
#define DCOWE3_MME_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_WO_BASE 0x46CB000uww
#define DCOWE3_MME_CTWW_WO_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_WO_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_WO_AWCH_BASE_ADDW_BASE 0x46CB008uww
#define DCOWE3_MME_CTWW_WO_AWCH_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE3_MME_CTWW_WO_AWCH_BASE_ADDW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_BASE 0x46CB028uww
#define DCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_WO_AWCH_TENSOW_A_BASE 0x46CB040uww
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_A_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_WO_AWCH_TENSOW_B_BASE 0x46CB098uww
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_B_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_WO_AWCH_TENSOW_COUT_BASE 0x46CB0F0uww
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_WO_AWCH_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_BASE 0x46CB15Cuww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_BASE 0x46CB170uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_BASE 0x46CB184uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_BASE 0x46CB198uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_BASE 0x46CB1ACuww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_BASE 0x46CB1C0uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_BASE 0x46CB1D4uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_BASE 0x46CB1E8uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_BASE 0x46CB1FCuww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_BASE 0x46CB210uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_BASE 0x46CB22Cuww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_BASE 0x46CB240uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_BASE 0x46CB254uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_BASE 0x46CB268uww
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_WO_AWCH_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_END_BASE 0x46CB280uww
#define DCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE3_MME_CTWW_WO_AWCH_NON_TENSOW_END_SECTION 0xB800
#define mmDCOWE3_MME_CTWW_WO_MME_AXUSEW_BASE 0x46CBE00uww
#define DCOWE3_MME_CTWW_WO_MME_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_CTWW_WO_MME_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_WO_SPECIAW_BASE 0x46CBE80uww
#define DCOWE3_MME_CTWW_WO_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_WO_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_BASE 0x46CC000uww
#define DCOWE3_MME_CTWW_HI_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_HI_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_BASE_ADDW_BASE 0x46CC008uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE3_MME_CTWW_HI_SHADOW_0_BASE_ADDW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_BASE 0x46CC028uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_A_BASE 0x46CC040uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_A_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_B_BASE 0x46CC098uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_B_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_BASE 0x46CC0F0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_0_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_BASE 0x46CC15Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_BASE 0x46CC170uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_BASE 0x46CC184uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_BASE 0x46CC198uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_BASE 0x46CC1ACuww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_BASE 0x46CC1C0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_BASE 0x46CC1D4uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_BASE 0x46CC1E8uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_BASE 0x46CC1FCuww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_BASE 0x46CC210uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_BASE 0x46CC22Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_BASE 0x46CC240uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_BASE 0x46CC254uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_BASE 0x46CC268uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_0_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_BASE 0x46CC280uww
#define DCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE3_MME_CTWW_HI_SHADOW_0_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_BASE_ADDW_BASE 0x46CC308uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE3_MME_CTWW_HI_SHADOW_1_BASE_ADDW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_BASE 0x46CC328uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_A_BASE 0x46CC340uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_A_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_B_BASE 0x46CC398uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_B_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_BASE 0x46CC3F0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_1_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_BASE 0x46CC45Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_BASE 0x46CC470uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_BASE 0x46CC484uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_BASE 0x46CC498uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_BASE 0x46CC4ACuww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_BASE 0x46CC4C0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_BASE 0x46CC4D4uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_BASE 0x46CC4E8uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_BASE 0x46CC4FCuww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_BASE 0x46CC510uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_BASE 0x46CC52Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_BASE 0x46CC540uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_BASE 0x46CC554uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_BASE 0x46CC568uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_1_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_BASE 0x46CC580uww
#define DCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE3_MME_CTWW_HI_SHADOW_1_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_BASE_ADDW_BASE 0x46CC608uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE3_MME_CTWW_HI_SHADOW_2_BASE_ADDW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_BASE 0x46CC628uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_A_BASE 0x46CC640uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_A_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_B_BASE 0x46CC698uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_B_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_BASE 0x46CC6F0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_2_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_BASE 0x46CC75Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_BASE 0x46CC770uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_BASE 0x46CC784uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_BASE 0x46CC798uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_BASE 0x46CC7ACuww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_BASE 0x46CC7C0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_BASE 0x46CC7D4uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_BASE 0x46CC7E8uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_BASE 0x46CC7FCuww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_BASE 0x46CC810uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_BASE 0x46CC82Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_BASE 0x46CC840uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_BASE 0x46CC854uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_BASE 0x46CC868uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_2_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_BASE 0x46CC880uww
#define DCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE3_MME_CTWW_HI_SHADOW_2_NON_TENSOW_END_SECTION 0x8800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_BASE_ADDW_BASE 0x46CC908uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_BASE_ADDW_MAX_OFFSET 0x2000
#define DCOWE3_MME_CTWW_HI_SHADOW_3_BASE_ADDW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_BASE 0x46CC928uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_STAWT_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_A_BASE 0x46CC940uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_A_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_A_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_B_BASE 0x46CC998uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_B_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_B_SECTION 0x5800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_BASE 0x46CC9F0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_HI_SHADOW_3_TENSOW_COUT_SECTION 0x6C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_BASE 0x46CCA5Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_BASE 0x46CCA70uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_BASE 0x46CCA84uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_BASE 0x46CCA98uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN1_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_BASE 0x46CCAACuww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_BASE 0x46CCAC0uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN2_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_BASE 0x46CCAD4uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_BASE 0x46CCAE8uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN3_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_BASE 0x46CCAFCuww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_BASE 0x46CCB10uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_IN4_SWAVE_SECTION 0x1C00
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_BASE 0x46CCB2Cuww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_BASE 0x46CCB40uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT0_SWAVE_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_BASE 0x46CCB54uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_MASTEW_SECTION 0x1400
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_BASE 0x46CCB68uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_HI_SHADOW_3_AGU_COUT1_SWAVE_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_BASE 0x46CCB80uww
#define DCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_MAX_OFFSET 0x6000
#define DCOWE3_MME_CTWW_HI_SHADOW_3_NON_TENSOW_END_SECTION 0x3000
#define mmDCOWE3_MME_CTWW_HI_SPECIAW_BASE 0x46CCE80uww
#define DCOWE3_MME_CTWW_HI_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_HI_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_EU_BIST_BASE 0x46CD000uww
#define DCOWE3_MME_EU_BIST_MAX_OFFSET 0x1000
#define DCOWE3_MME_EU_BIST_SECTION 0xE800
#define mmDCOWE3_MME_EU_BIST_SPECIAW_BASE 0x46CDE80uww
#define DCOWE3_MME_EU_BIST_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_EU_BIST_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_HBW_BASE 0x46CE000uww
#define DCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_HBW_BASE 0x46CE200uww
#define DCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_WBW_BASE 0x46CE400uww
#define DCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_CTWW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_WBW_BASE 0x46CE600uww
#define DCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_CTWW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_CTWW_MSTW_IF_E2E_CWDT_BASE 0x46CE800uww
#define DCOWE3_MME_CTWW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_CTWW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_CTWW_MSTW_IF_AXUSEW_BASE 0x46CEA80uww
#define DCOWE3_MME_CTWW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_CTWW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_MSTW_IF_DBG_HBW_BASE 0x46CEB00uww
#define DCOWE3_MME_CTWW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_MSTW_IF_DBG_WBW_BASE 0x46CEB80uww
#define DCOWE3_MME_CTWW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_CTWW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_CTWW_MSTW_IF_COWE_HBW_BASE 0x46CEC00uww
#define DCOWE3_MME_CTWW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_CTWW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_CTWW_MSTW_IF_COWE_WBW_BASE 0x46CED80uww
#define DCOWE3_MME_CTWW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_CTWW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_MSTW_IF_SPECIAW_BASE 0x46CEE80uww
#define DCOWE3_MME_CTWW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_CTWW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_QM_AWC_ACP_ENG_BASE 0x46CF000uww
#define DCOWE3_MME_QM_AWC_ACP_ENG_MAX_OFFSET 0x1000
#define DCOWE3_MME_QM_AWC_ACP_ENG_SECTION 0xE800
#define mmDCOWE3_MME_QM_AWC_ACP_ENG_SPECIAW_BASE 0x46CFE80uww
#define DCOWE3_MME_QM_AWC_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_QM_AWC_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE0_BASE 0x46D0000uww
#define DCOWE3_MME_SBTE0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_SECTION 0xE800
#define mmDCOWE3_MME_SBTE0_SPECIAW_BASE 0x46D0E80uww
#define DCOWE3_MME_SBTE0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE0_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_BASE 0x46D1000uww
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_BASE 0x46D1200uww
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_BASE 0x46D1400uww
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_BASE 0x46D1600uww
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_E2E_CWDT_BASE 0x46D1800uww
#define DCOWE3_MME_SBTE0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_SBTE0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_SBTE0_MSTW_IF_AXUSEW_BASE 0x46D1A80uww
#define DCOWE3_MME_SBTE0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_SBTE0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_DBG_HBW_BASE 0x46D1B00uww
#define DCOWE3_MME_SBTE0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_DBG_WBW_BASE 0x46D1B80uww
#define DCOWE3_MME_SBTE0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_COWE_HBW_BASE 0x46D1C00uww
#define DCOWE3_MME_SBTE0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_SBTE0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE0_MSTW_IF_COWE_WBW_BASE 0x46D1D80uww
#define DCOWE3_MME_SBTE0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_SBTE0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_MSTW_IF_SPECIAW_BASE 0x46D1E80uww
#define DCOWE3_MME_SBTE0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE0_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE3_MME_SBTE1_BASE 0x46D8000uww
#define DCOWE3_MME_SBTE1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_SECTION 0xE800
#define mmDCOWE3_MME_SBTE1_SPECIAW_BASE 0x46D8E80uww
#define DCOWE3_MME_SBTE1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE1_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_BASE 0x46D9000uww
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_BASE 0x46D9200uww
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_BASE 0x46D9400uww
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_BASE 0x46D9600uww
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_E2E_CWDT_BASE 0x46D9800uww
#define DCOWE3_MME_SBTE1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_SBTE1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_SBTE1_MSTW_IF_AXUSEW_BASE 0x46D9A80uww
#define DCOWE3_MME_SBTE1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_SBTE1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_DBG_HBW_BASE 0x46D9B00uww
#define DCOWE3_MME_SBTE1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_DBG_WBW_BASE 0x46D9B80uww
#define DCOWE3_MME_SBTE1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_COWE_HBW_BASE 0x46D9C00uww
#define DCOWE3_MME_SBTE1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_SBTE1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE1_MSTW_IF_COWE_WBW_BASE 0x46D9D80uww
#define DCOWE3_MME_SBTE1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_SBTE1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_MSTW_IF_SPECIAW_BASE 0x46D9E80uww
#define DCOWE3_MME_SBTE1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE1_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE3_MME_SBTE2_BASE 0x46E0000uww
#define DCOWE3_MME_SBTE2_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_SECTION 0xE800
#define mmDCOWE3_MME_SBTE2_SPECIAW_BASE 0x46E0E80uww
#define DCOWE3_MME_SBTE2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE2_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_BASE 0x46E1000uww
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_BASE 0x46E1200uww
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_BASE 0x46E1400uww
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_BASE 0x46E1600uww
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_E2E_CWDT_BASE 0x46E1800uww
#define DCOWE3_MME_SBTE2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_SBTE2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_SBTE2_MSTW_IF_AXUSEW_BASE 0x46E1A80uww
#define DCOWE3_MME_SBTE2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_SBTE2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_DBG_HBW_BASE 0x46E1B00uww
#define DCOWE3_MME_SBTE2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_DBG_WBW_BASE 0x46E1B80uww
#define DCOWE3_MME_SBTE2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_COWE_HBW_BASE 0x46E1C00uww
#define DCOWE3_MME_SBTE2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_SBTE2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE2_MSTW_IF_COWE_WBW_BASE 0x46E1D80uww
#define DCOWE3_MME_SBTE2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_SBTE2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_MSTW_IF_SPECIAW_BASE 0x46E1E80uww
#define DCOWE3_MME_SBTE2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE2_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE3_MME_SBTE3_BASE 0x46E8000uww
#define DCOWE3_MME_SBTE3_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_SECTION 0xE800
#define mmDCOWE3_MME_SBTE3_SPECIAW_BASE 0x46E8E80uww
#define DCOWE3_MME_SBTE3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_BASE 0x46E9000uww
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_BASE 0x46E9200uww
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_BASE 0x46E9400uww
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_BASE 0x46E9600uww
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_E2E_CWDT_BASE 0x46E9800uww
#define DCOWE3_MME_SBTE3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_SBTE3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_SBTE3_MSTW_IF_AXUSEW_BASE 0x46E9A80uww
#define DCOWE3_MME_SBTE3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_SBTE3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_DBG_HBW_BASE 0x46E9B00uww
#define DCOWE3_MME_SBTE3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_DBG_WBW_BASE 0x46E9B80uww
#define DCOWE3_MME_SBTE3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_COWE_HBW_BASE 0x46E9C00uww
#define DCOWE3_MME_SBTE3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_SBTE3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE3_MSTW_IF_COWE_WBW_BASE 0x46E9D80uww
#define DCOWE3_MME_SBTE3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_SBTE3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_MSTW_IF_SPECIAW_BASE 0x46E9E80uww
#define DCOWE3_MME_SBTE3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE3_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE3_MME_SBTE4_BASE 0x46F0000uww
#define DCOWE3_MME_SBTE4_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_SECTION 0xE800
#define mmDCOWE3_MME_SBTE4_SPECIAW_BASE 0x46F0E80uww
#define DCOWE3_MME_SBTE4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE4_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_BASE 0x46F1000uww
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_BASE 0x46F1200uww
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_BASE 0x46F1400uww
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_BASE 0x46F1600uww
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_SBTE4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_E2E_CWDT_BASE 0x46F1800uww
#define DCOWE3_MME_SBTE4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_SBTE4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_SBTE4_MSTW_IF_AXUSEW_BASE 0x46F1A80uww
#define DCOWE3_MME_SBTE4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_SBTE4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_DBG_HBW_BASE 0x46F1B00uww
#define DCOWE3_MME_SBTE4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_DBG_WBW_BASE 0x46F1B80uww
#define DCOWE3_MME_SBTE4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_SBTE4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_COWE_HBW_BASE 0x46F1C00uww
#define DCOWE3_MME_SBTE4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_SBTE4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_SBTE4_MSTW_IF_COWE_WBW_BASE 0x46F1D80uww
#define DCOWE3_MME_SBTE4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_SBTE4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_MSTW_IF_SPECIAW_BASE 0x46F1E80uww
#define DCOWE3_MME_SBTE4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_SBTE4_MSTW_IF_SPECIAW_SECTION 0x6180
#define mmDCOWE3_MME_ACC_BASE 0x46F8000uww
#define DCOWE3_MME_ACC_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_SECTION 0xE800
#define mmDCOWE3_MME_ACC_SPECIAW_BASE 0x46F8E80uww
#define DCOWE3_MME_ACC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_ACC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_WB0_MSTW_IF_WW_SHWD_HBW_BASE 0x46F9000uww
#define DCOWE3_MME_WB0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_WB0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_WB0_MSTW_IF_WW_PWVT_HBW_BASE 0x46F9200uww
#define DCOWE3_MME_WB0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_WB0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_WB0_MSTW_IF_WW_SHWD_WBW_BASE 0x46F9400uww
#define DCOWE3_MME_WB0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_WB0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_WB0_MSTW_IF_WW_PWVT_WBW_BASE 0x46F9600uww
#define DCOWE3_MME_WB0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_WB0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_WB0_MSTW_IF_E2E_CWDT_BASE 0x46F9800uww
#define DCOWE3_MME_WB0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_WB0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_WB0_MSTW_IF_AXUSEW_BASE 0x46F9A80uww
#define DCOWE3_MME_WB0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_WB0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_WB0_MSTW_IF_DBG_HBW_BASE 0x46F9B00uww
#define DCOWE3_MME_WB0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_WB0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_WB0_MSTW_IF_DBG_WBW_BASE 0x46F9B80uww
#define DCOWE3_MME_WB0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_WB0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_WB0_MSTW_IF_COWE_HBW_BASE 0x46F9C00uww
#define DCOWE3_MME_WB0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_WB0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_WB0_MSTW_IF_COWE_WBW_BASE 0x46F9D80uww
#define DCOWE3_MME_WB0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_WB0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_WB0_MSTW_IF_SPECIAW_BASE 0x46F9E80uww
#define DCOWE3_MME_WB0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_WB0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_MME_WB1_MSTW_IF_WW_SHWD_HBW_BASE 0x46FA000uww
#define DCOWE3_MME_WB1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_WB1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_MME_WB1_MSTW_IF_WW_PWVT_HBW_BASE 0x46FA200uww
#define DCOWE3_MME_WB1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_MME_WB1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_MME_WB1_MSTW_IF_WW_SHWD_WBW_BASE 0x46FA400uww
#define DCOWE3_MME_WB1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_WB1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_MME_WB1_MSTW_IF_WW_PWVT_WBW_BASE 0x46FA600uww
#define DCOWE3_MME_WB1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_MME_WB1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_MME_WB1_MSTW_IF_E2E_CWDT_BASE 0x46FA800uww
#define DCOWE3_MME_WB1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_MME_WB1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_MME_WB1_MSTW_IF_AXUSEW_BASE 0x46FAA80uww
#define DCOWE3_MME_WB1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_MME_WB1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_MME_WB1_MSTW_IF_DBG_HBW_BASE 0x46FAB00uww
#define DCOWE3_MME_WB1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_WB1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_MME_WB1_MSTW_IF_DBG_WBW_BASE 0x46FAB80uww
#define DCOWE3_MME_WB1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_MME_WB1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_MME_WB1_MSTW_IF_COWE_HBW_BASE 0x46FAC00uww
#define DCOWE3_MME_WB1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_MME_WB1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_MME_WB1_MSTW_IF_COWE_WBW_BASE 0x46FAD80uww
#define DCOWE3_MME_WB1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_MME_WB1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_MME_WB1_MSTW_IF_SPECIAW_BASE 0x46FAE80uww
#define DCOWE3_MME_WB1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_MME_WB1_MSTW_IF_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SYNC_MNGW_OBJS_BASE 0x4700000uww
#define DCOWE3_SYNC_MNGW_OBJS_MAX_OFFSET 0x15A00
#define DCOWE3_SYNC_MNGW_OBJS_SECTION 0x1E000
#define mmDCOWE3_SYNC_MNGW_GWBW_BASE 0x471E000uww
#define DCOWE3_SYNC_MNGW_GWBW_MAX_OFFSET 0x1000
#define DCOWE3_SYNC_MNGW_GWBW_SECTION 0xE800
#define mmDCOWE3_SYNC_MNGW_GWBW_SPECIAW_BASE 0x471EE80uww
#define DCOWE3_SYNC_MNGW_GWBW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SYNC_MNGW_GWBW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_BASE 0x471F000uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_BASE 0x471F200uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_BASE 0x471F400uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_BASE 0x471F600uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_SYNC_MNGW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_E2E_CWDT_BASE 0x471F800uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_SYNC_MNGW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_AXUSEW_BASE 0x471FA80uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_SYNC_MNGW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_DBG_HBW_BASE 0x471FB00uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_SYNC_MNGW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_DBG_WBW_BASE 0x471FB80uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_SYNC_MNGW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_COWE_HBW_BASE 0x471FC00uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_SYNC_MNGW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_COWE_WBW_BASE 0x471FD80uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_SYNC_MNGW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_SYNC_MNGW_MSTW_IF_SPECIAW_BASE 0x471FE80uww
#define DCOWE3_SYNC_MNGW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SYNC_MNGW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HIF0_BASE 0x4720000uww
#define DCOWE3_HIF0_MAX_OFFSET 0x1000
#define DCOWE3_HIF0_SECTION 0xE800
#define mmDCOWE3_HIF0_SPECIAW_BASE 0x4720E80uww
#define DCOWE3_HIF0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HIF0_SPECIAW_SECTION 0x3180
#define mmDCOWE3_HIF1_BASE 0x4724000uww
#define DCOWE3_HIF1_MAX_OFFSET 0x1000
#define DCOWE3_HIF1_SECTION 0xE800
#define mmDCOWE3_HIF1_SPECIAW_BASE 0x4724E80uww
#define DCOWE3_HIF1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HIF1_SPECIAW_SECTION 0x3180
#define mmDCOWE3_HIF2_BASE 0x4728000uww
#define DCOWE3_HIF2_MAX_OFFSET 0x1000
#define DCOWE3_HIF2_SECTION 0xE800
#define mmDCOWE3_HIF2_SPECIAW_BASE 0x4728E80uww
#define DCOWE3_HIF2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HIF2_SPECIAW_SECTION 0x3180
#define mmDCOWE3_HIF3_BASE 0x472C000uww
#define DCOWE3_HIF3_MAX_OFFSET 0x1000
#define DCOWE3_HIF3_SECTION 0xE800
#define mmDCOWE3_HIF3_SPECIAW_BASE 0x472CE80uww
#define DCOWE3_HIF3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HIF3_SPECIAW_SECTION 0x13180
#define mmDCOWE3_WTW0_CTWW_BASE 0x4740000uww
#define DCOWE3_WTW0_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW0_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW0_CTWW_SPECIAW_BASE 0x4740E80uww
#define DCOWE3_WTW0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW0_H3_BASE 0x4741000uww
#define DCOWE3_WTW0_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW0_H3_SECTION 0xE800
#define mmDCOWE3_WTW0_H3_SPECIAW_BASE 0x4741E80uww
#define DCOWE3_WTW0_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW0_MSTW_IF_WW_SHWD_HBW_BASE 0x4742000uww
#define DCOWE3_WTW0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW0_MSTW_IF_WW_PWVT_HBW_BASE 0x4742200uww
#define DCOWE3_WTW0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW0_MSTW_IF_WW_SHWD_WBW_BASE 0x4742400uww
#define DCOWE3_WTW0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW0_MSTW_IF_WW_PWVT_WBW_BASE 0x4742600uww
#define DCOWE3_WTW0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW0_MSTW_IF_E2E_CWDT_BASE 0x4742800uww
#define DCOWE3_WTW0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW0_MSTW_IF_AXUSEW_BASE 0x4742A80uww
#define DCOWE3_WTW0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW0_MSTW_IF_DBG_HBW_BASE 0x4742B00uww
#define DCOWE3_WTW0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW0_MSTW_IF_DBG_WBW_BASE 0x4742B80uww
#define DCOWE3_WTW0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW0_MSTW_IF_COWE_HBW_BASE 0x4742C00uww
#define DCOWE3_WTW0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW0_MSTW_IF_COWE_WBW_BASE 0x4742D80uww
#define DCOWE3_WTW0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW0_MSTW_IF_SPECIAW_BASE 0x4742E80uww
#define DCOWE3_WTW0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW0_ADD_DEC_HBW_BASE 0x4743000uww
#define DCOWE3_WTW0_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW0_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW0_ADD_DEC_WBW_BASE 0x4743400uww
#define DCOWE3_WTW0_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW0_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW0_ADD_DEC_SPECIAW_BASE 0x4743E80uww
#define DCOWE3_WTW0_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW0_BASE 0x4744000uww
#define DCOWE3_WTW0_MAX_OFFSET 0x1000
#define DCOWE3_WTW0_SECTION 0x3000
#define mmDCOWE3_WTW0_HBW_WD_WQ_WW_STAT_BASE 0x4744300uww
#define DCOWE3_WTW0_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_HBW_WD_WS_WW_STAT_BASE 0x4744340uww
#define DCOWE3_WTW0_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_HBW_WW_WQ_WW_STAT_BASE 0x4744380uww
#define DCOWE3_WTW0_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_HBW_WW_WS_WW_STAT_BASE 0x47443C0uww
#define DCOWE3_WTW0_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_WBW_WD_WQ_WW_STAT_BASE 0x4744400uww
#define DCOWE3_WTW0_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_WBW_WD_WS_WW_STAT_BASE 0x4744440uww
#define DCOWE3_WTW0_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_WBW_WW_WQ_WW_STAT_BASE 0x4744480uww
#define DCOWE3_WTW0_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_WBW_WW_WS_WW_STAT_BASE 0x47444C0uww
#define DCOWE3_WTW0_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_HBW_MFIFO_BASE 0x4744500uww
#define DCOWE3_WTW0_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW0_E2E_WD_WW_STAT_BASE 0x4744540uww
#define DCOWE3_WTW0_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW0_E2E_WW_WW_STAT_BASE 0x4744580uww
#define DCOWE3_WTW0_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW0_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW0_WTW_HBW_XACT_STAT_BASE 0x4744600uww
#define DCOWE3_WTW0_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW0_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW0_WTW_WBW_XACT_STAT_BASE 0x4744680uww
#define DCOWE3_WTW0_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW0_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW0_WTW_E2E_XACT_STAT_BASE 0x4744700uww
#define DCOWE3_WTW0_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW0_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW0_SPECIAW_BASE 0x4744E80uww
#define DCOWE3_WTW0_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW0_DBG_ADDW_BASE 0x4745000uww
#define DCOWE3_WTW0_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW0_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW0_DBG_ADDW_SPECIAW_BASE 0x4745E80uww
#define DCOWE3_WTW0_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW0_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW1_CTWW_BASE 0x4748000uww
#define DCOWE3_WTW1_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW1_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW1_CTWW_SPECIAW_BASE 0x4748E80uww
#define DCOWE3_WTW1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW1_H3_BASE 0x4749000uww
#define DCOWE3_WTW1_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW1_H3_SECTION 0xE800
#define mmDCOWE3_WTW1_H3_SPECIAW_BASE 0x4749E80uww
#define DCOWE3_WTW1_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW1_MSTW_IF_WW_SHWD_HBW_BASE 0x474A000uww
#define DCOWE3_WTW1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW1_MSTW_IF_WW_PWVT_HBW_BASE 0x474A200uww
#define DCOWE3_WTW1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW1_MSTW_IF_WW_SHWD_WBW_BASE 0x474A400uww
#define DCOWE3_WTW1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW1_MSTW_IF_WW_PWVT_WBW_BASE 0x474A600uww
#define DCOWE3_WTW1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW1_MSTW_IF_E2E_CWDT_BASE 0x474A800uww
#define DCOWE3_WTW1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW1_MSTW_IF_AXUSEW_BASE 0x474AA80uww
#define DCOWE3_WTW1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW1_MSTW_IF_DBG_HBW_BASE 0x474AB00uww
#define DCOWE3_WTW1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW1_MSTW_IF_DBG_WBW_BASE 0x474AB80uww
#define DCOWE3_WTW1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW1_MSTW_IF_COWE_HBW_BASE 0x474AC00uww
#define DCOWE3_WTW1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW1_MSTW_IF_COWE_WBW_BASE 0x474AD80uww
#define DCOWE3_WTW1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW1_MSTW_IF_SPECIAW_BASE 0x474AE80uww
#define DCOWE3_WTW1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW1_ADD_DEC_HBW_BASE 0x474B000uww
#define DCOWE3_WTW1_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW1_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW1_ADD_DEC_WBW_BASE 0x474B400uww
#define DCOWE3_WTW1_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW1_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW1_ADD_DEC_SPECIAW_BASE 0x474BE80uww
#define DCOWE3_WTW1_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW1_BASE 0x474C000uww
#define DCOWE3_WTW1_MAX_OFFSET 0x1000
#define DCOWE3_WTW1_SECTION 0x3000
#define mmDCOWE3_WTW1_HBW_WD_WQ_WW_STAT_BASE 0x474C300uww
#define DCOWE3_WTW1_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_HBW_WD_WS_WW_STAT_BASE 0x474C340uww
#define DCOWE3_WTW1_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_HBW_WW_WQ_WW_STAT_BASE 0x474C380uww
#define DCOWE3_WTW1_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_HBW_WW_WS_WW_STAT_BASE 0x474C3C0uww
#define DCOWE3_WTW1_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_WBW_WD_WQ_WW_STAT_BASE 0x474C400uww
#define DCOWE3_WTW1_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_WBW_WD_WS_WW_STAT_BASE 0x474C440uww
#define DCOWE3_WTW1_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_WBW_WW_WQ_WW_STAT_BASE 0x474C480uww
#define DCOWE3_WTW1_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_WBW_WW_WS_WW_STAT_BASE 0x474C4C0uww
#define DCOWE3_WTW1_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_HBW_MFIFO_BASE 0x474C500uww
#define DCOWE3_WTW1_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW1_E2E_WD_WW_STAT_BASE 0x474C540uww
#define DCOWE3_WTW1_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW1_E2E_WW_WW_STAT_BASE 0x474C580uww
#define DCOWE3_WTW1_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW1_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW1_WTW_HBW_XACT_STAT_BASE 0x474C600uww
#define DCOWE3_WTW1_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW1_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW1_WTW_WBW_XACT_STAT_BASE 0x474C680uww
#define DCOWE3_WTW1_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW1_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW1_WTW_E2E_XACT_STAT_BASE 0x474C700uww
#define DCOWE3_WTW1_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW1_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW1_SPECIAW_BASE 0x474CE80uww
#define DCOWE3_WTW1_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW1_DBG_ADDW_BASE 0x474D000uww
#define DCOWE3_WTW1_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW1_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW1_DBG_ADDW_SPECIAW_BASE 0x474DE80uww
#define DCOWE3_WTW1_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW1_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW2_CTWW_BASE 0x4750000uww
#define DCOWE3_WTW2_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW2_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW2_CTWW_SPECIAW_BASE 0x4750E80uww
#define DCOWE3_WTW2_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW2_H3_BASE 0x4751000uww
#define DCOWE3_WTW2_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW2_H3_SECTION 0xE800
#define mmDCOWE3_WTW2_H3_SPECIAW_BASE 0x4751E80uww
#define DCOWE3_WTW2_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW2_MSTW_IF_WW_SHWD_HBW_BASE 0x4752000uww
#define DCOWE3_WTW2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW2_MSTW_IF_WW_PWVT_HBW_BASE 0x4752200uww
#define DCOWE3_WTW2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW2_MSTW_IF_WW_SHWD_WBW_BASE 0x4752400uww
#define DCOWE3_WTW2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW2_MSTW_IF_WW_PWVT_WBW_BASE 0x4752600uww
#define DCOWE3_WTW2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW2_MSTW_IF_E2E_CWDT_BASE 0x4752800uww
#define DCOWE3_WTW2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW2_MSTW_IF_AXUSEW_BASE 0x4752A80uww
#define DCOWE3_WTW2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW2_MSTW_IF_DBG_HBW_BASE 0x4752B00uww
#define DCOWE3_WTW2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW2_MSTW_IF_DBG_WBW_BASE 0x4752B80uww
#define DCOWE3_WTW2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW2_MSTW_IF_COWE_HBW_BASE 0x4752C00uww
#define DCOWE3_WTW2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW2_MSTW_IF_COWE_WBW_BASE 0x4752D80uww
#define DCOWE3_WTW2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW2_MSTW_IF_SPECIAW_BASE 0x4752E80uww
#define DCOWE3_WTW2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW2_ADD_DEC_HBW_BASE 0x4753000uww
#define DCOWE3_WTW2_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW2_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW2_ADD_DEC_WBW_BASE 0x4753400uww
#define DCOWE3_WTW2_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW2_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW2_ADD_DEC_SPECIAW_BASE 0x4753E80uww
#define DCOWE3_WTW2_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW2_BASE 0x4754000uww
#define DCOWE3_WTW2_MAX_OFFSET 0x1000
#define DCOWE3_WTW2_SECTION 0x3000
#define mmDCOWE3_WTW2_HBW_WD_WQ_WW_STAT_BASE 0x4754300uww
#define DCOWE3_WTW2_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_HBW_WD_WS_WW_STAT_BASE 0x4754340uww
#define DCOWE3_WTW2_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_HBW_WW_WQ_WW_STAT_BASE 0x4754380uww
#define DCOWE3_WTW2_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_HBW_WW_WS_WW_STAT_BASE 0x47543C0uww
#define DCOWE3_WTW2_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_WBW_WD_WQ_WW_STAT_BASE 0x4754400uww
#define DCOWE3_WTW2_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_WBW_WD_WS_WW_STAT_BASE 0x4754440uww
#define DCOWE3_WTW2_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_WBW_WW_WQ_WW_STAT_BASE 0x4754480uww
#define DCOWE3_WTW2_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_WBW_WW_WS_WW_STAT_BASE 0x47544C0uww
#define DCOWE3_WTW2_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_HBW_MFIFO_BASE 0x4754500uww
#define DCOWE3_WTW2_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW2_E2E_WD_WW_STAT_BASE 0x4754540uww
#define DCOWE3_WTW2_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW2_E2E_WW_WW_STAT_BASE 0x4754580uww
#define DCOWE3_WTW2_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW2_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW2_WTW_HBW_XACT_STAT_BASE 0x4754600uww
#define DCOWE3_WTW2_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW2_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW2_WTW_WBW_XACT_STAT_BASE 0x4754680uww
#define DCOWE3_WTW2_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW2_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW2_WTW_E2E_XACT_STAT_BASE 0x4754700uww
#define DCOWE3_WTW2_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW2_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW2_SPECIAW_BASE 0x4754E80uww
#define DCOWE3_WTW2_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW2_DBG_ADDW_BASE 0x4755000uww
#define DCOWE3_WTW2_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW2_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW2_DBG_ADDW_SPECIAW_BASE 0x4755E80uww
#define DCOWE3_WTW2_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW2_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW3_CTWW_BASE 0x4758000uww
#define DCOWE3_WTW3_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW3_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW3_CTWW_SPECIAW_BASE 0x4758E80uww
#define DCOWE3_WTW3_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW3_H3_BASE 0x4759000uww
#define DCOWE3_WTW3_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW3_H3_SECTION 0xE800
#define mmDCOWE3_WTW3_H3_SPECIAW_BASE 0x4759E80uww
#define DCOWE3_WTW3_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW3_MSTW_IF_WW_SHWD_HBW_BASE 0x475A000uww
#define DCOWE3_WTW3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW3_MSTW_IF_WW_PWVT_HBW_BASE 0x475A200uww
#define DCOWE3_WTW3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW3_MSTW_IF_WW_SHWD_WBW_BASE 0x475A400uww
#define DCOWE3_WTW3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW3_MSTW_IF_WW_PWVT_WBW_BASE 0x475A600uww
#define DCOWE3_WTW3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW3_MSTW_IF_E2E_CWDT_BASE 0x475A800uww
#define DCOWE3_WTW3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW3_MSTW_IF_AXUSEW_BASE 0x475AA80uww
#define DCOWE3_WTW3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW3_MSTW_IF_DBG_HBW_BASE 0x475AB00uww
#define DCOWE3_WTW3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW3_MSTW_IF_DBG_WBW_BASE 0x475AB80uww
#define DCOWE3_WTW3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW3_MSTW_IF_COWE_HBW_BASE 0x475AC00uww
#define DCOWE3_WTW3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW3_MSTW_IF_COWE_WBW_BASE 0x475AD80uww
#define DCOWE3_WTW3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW3_MSTW_IF_SPECIAW_BASE 0x475AE80uww
#define DCOWE3_WTW3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW3_ADD_DEC_HBW_BASE 0x475B000uww
#define DCOWE3_WTW3_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW3_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW3_ADD_DEC_WBW_BASE 0x475B400uww
#define DCOWE3_WTW3_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW3_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW3_ADD_DEC_SPECIAW_BASE 0x475BE80uww
#define DCOWE3_WTW3_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW3_BASE 0x475C000uww
#define DCOWE3_WTW3_MAX_OFFSET 0x1000
#define DCOWE3_WTW3_SECTION 0x3000
#define mmDCOWE3_WTW3_HBW_WD_WQ_WW_STAT_BASE 0x475C300uww
#define DCOWE3_WTW3_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_HBW_WD_WS_WW_STAT_BASE 0x475C340uww
#define DCOWE3_WTW3_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_HBW_WW_WQ_WW_STAT_BASE 0x475C380uww
#define DCOWE3_WTW3_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_HBW_WW_WS_WW_STAT_BASE 0x475C3C0uww
#define DCOWE3_WTW3_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_WBW_WD_WQ_WW_STAT_BASE 0x475C400uww
#define DCOWE3_WTW3_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_WBW_WD_WS_WW_STAT_BASE 0x475C440uww
#define DCOWE3_WTW3_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_WBW_WW_WQ_WW_STAT_BASE 0x475C480uww
#define DCOWE3_WTW3_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_WBW_WW_WS_WW_STAT_BASE 0x475C4C0uww
#define DCOWE3_WTW3_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_HBW_MFIFO_BASE 0x475C500uww
#define DCOWE3_WTW3_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW3_E2E_WD_WW_STAT_BASE 0x475C540uww
#define DCOWE3_WTW3_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW3_E2E_WW_WW_STAT_BASE 0x475C580uww
#define DCOWE3_WTW3_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW3_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW3_WTW_HBW_XACT_STAT_BASE 0x475C600uww
#define DCOWE3_WTW3_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW3_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW3_WTW_WBW_XACT_STAT_BASE 0x475C680uww
#define DCOWE3_WTW3_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW3_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW3_WTW_E2E_XACT_STAT_BASE 0x475C700uww
#define DCOWE3_WTW3_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW3_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW3_SPECIAW_BASE 0x475CE80uww
#define DCOWE3_WTW3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW3_DBG_ADDW_BASE 0x475D000uww
#define DCOWE3_WTW3_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW3_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW3_DBG_ADDW_SPECIAW_BASE 0x475DE80uww
#define DCOWE3_WTW3_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW3_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW4_CTWW_BASE 0x4760000uww
#define DCOWE3_WTW4_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW4_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW4_CTWW_SPECIAW_BASE 0x4760E80uww
#define DCOWE3_WTW4_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW4_H3_BASE 0x4761000uww
#define DCOWE3_WTW4_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW4_H3_SECTION 0xE800
#define mmDCOWE3_WTW4_H3_SPECIAW_BASE 0x4761E80uww
#define DCOWE3_WTW4_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW4_MSTW_IF_WW_SHWD_HBW_BASE 0x4762000uww
#define DCOWE3_WTW4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW4_MSTW_IF_WW_PWVT_HBW_BASE 0x4762200uww
#define DCOWE3_WTW4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW4_MSTW_IF_WW_SHWD_WBW_BASE 0x4762400uww
#define DCOWE3_WTW4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW4_MSTW_IF_WW_PWVT_WBW_BASE 0x4762600uww
#define DCOWE3_WTW4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW4_MSTW_IF_E2E_CWDT_BASE 0x4762800uww
#define DCOWE3_WTW4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW4_MSTW_IF_AXUSEW_BASE 0x4762A80uww
#define DCOWE3_WTW4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW4_MSTW_IF_DBG_HBW_BASE 0x4762B00uww
#define DCOWE3_WTW4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW4_MSTW_IF_DBG_WBW_BASE 0x4762B80uww
#define DCOWE3_WTW4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW4_MSTW_IF_COWE_HBW_BASE 0x4762C00uww
#define DCOWE3_WTW4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW4_MSTW_IF_COWE_WBW_BASE 0x4762D80uww
#define DCOWE3_WTW4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW4_MSTW_IF_SPECIAW_BASE 0x4762E80uww
#define DCOWE3_WTW4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW4_ADD_DEC_HBW_BASE 0x4763000uww
#define DCOWE3_WTW4_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW4_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW4_ADD_DEC_WBW_BASE 0x4763400uww
#define DCOWE3_WTW4_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW4_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW4_ADD_DEC_SPECIAW_BASE 0x4763E80uww
#define DCOWE3_WTW4_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW4_BASE 0x4764000uww
#define DCOWE3_WTW4_MAX_OFFSET 0x1000
#define DCOWE3_WTW4_SECTION 0x3000
#define mmDCOWE3_WTW4_HBW_WD_WQ_WW_STAT_BASE 0x4764300uww
#define DCOWE3_WTW4_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_HBW_WD_WS_WW_STAT_BASE 0x4764340uww
#define DCOWE3_WTW4_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_HBW_WW_WQ_WW_STAT_BASE 0x4764380uww
#define DCOWE3_WTW4_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_HBW_WW_WS_WW_STAT_BASE 0x47643C0uww
#define DCOWE3_WTW4_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_WBW_WD_WQ_WW_STAT_BASE 0x4764400uww
#define DCOWE3_WTW4_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_WBW_WD_WS_WW_STAT_BASE 0x4764440uww
#define DCOWE3_WTW4_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_WBW_WW_WQ_WW_STAT_BASE 0x4764480uww
#define DCOWE3_WTW4_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_WBW_WW_WS_WW_STAT_BASE 0x47644C0uww
#define DCOWE3_WTW4_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_HBW_MFIFO_BASE 0x4764500uww
#define DCOWE3_WTW4_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW4_E2E_WD_WW_STAT_BASE 0x4764540uww
#define DCOWE3_WTW4_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW4_E2E_WW_WW_STAT_BASE 0x4764580uww
#define DCOWE3_WTW4_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW4_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW4_WTW_HBW_XACT_STAT_BASE 0x4764600uww
#define DCOWE3_WTW4_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW4_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW4_WTW_WBW_XACT_STAT_BASE 0x4764680uww
#define DCOWE3_WTW4_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW4_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW4_WTW_E2E_XACT_STAT_BASE 0x4764700uww
#define DCOWE3_WTW4_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW4_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW4_SPECIAW_BASE 0x4764E80uww
#define DCOWE3_WTW4_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW4_DBG_ADDW_BASE 0x4765000uww
#define DCOWE3_WTW4_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW4_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW4_DBG_ADDW_SPECIAW_BASE 0x4765E80uww
#define DCOWE3_WTW4_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW4_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW5_CTWW_BASE 0x4768000uww
#define DCOWE3_WTW5_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW5_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW5_CTWW_SPECIAW_BASE 0x4768E80uww
#define DCOWE3_WTW5_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW5_H3_BASE 0x4769000uww
#define DCOWE3_WTW5_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW5_H3_SECTION 0xE800
#define mmDCOWE3_WTW5_H3_SPECIAW_BASE 0x4769E80uww
#define DCOWE3_WTW5_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW5_MSTW_IF_WW_SHWD_HBW_BASE 0x476A000uww
#define DCOWE3_WTW5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW5_MSTW_IF_WW_PWVT_HBW_BASE 0x476A200uww
#define DCOWE3_WTW5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW5_MSTW_IF_WW_SHWD_WBW_BASE 0x476A400uww
#define DCOWE3_WTW5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW5_MSTW_IF_WW_PWVT_WBW_BASE 0x476A600uww
#define DCOWE3_WTW5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW5_MSTW_IF_E2E_CWDT_BASE 0x476A800uww
#define DCOWE3_WTW5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW5_MSTW_IF_AXUSEW_BASE 0x476AA80uww
#define DCOWE3_WTW5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW5_MSTW_IF_DBG_HBW_BASE 0x476AB00uww
#define DCOWE3_WTW5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW5_MSTW_IF_DBG_WBW_BASE 0x476AB80uww
#define DCOWE3_WTW5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW5_MSTW_IF_COWE_HBW_BASE 0x476AC00uww
#define DCOWE3_WTW5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW5_MSTW_IF_COWE_WBW_BASE 0x476AD80uww
#define DCOWE3_WTW5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW5_MSTW_IF_SPECIAW_BASE 0x476AE80uww
#define DCOWE3_WTW5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW5_ADD_DEC_HBW_BASE 0x476B000uww
#define DCOWE3_WTW5_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW5_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW5_ADD_DEC_WBW_BASE 0x476B400uww
#define DCOWE3_WTW5_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW5_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW5_ADD_DEC_SPECIAW_BASE 0x476BE80uww
#define DCOWE3_WTW5_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW5_BASE 0x476C000uww
#define DCOWE3_WTW5_MAX_OFFSET 0x1000
#define DCOWE3_WTW5_SECTION 0x3000
#define mmDCOWE3_WTW5_HBW_WD_WQ_WW_STAT_BASE 0x476C300uww
#define DCOWE3_WTW5_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_HBW_WD_WS_WW_STAT_BASE 0x476C340uww
#define DCOWE3_WTW5_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_HBW_WW_WQ_WW_STAT_BASE 0x476C380uww
#define DCOWE3_WTW5_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_HBW_WW_WS_WW_STAT_BASE 0x476C3C0uww
#define DCOWE3_WTW5_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_WBW_WD_WQ_WW_STAT_BASE 0x476C400uww
#define DCOWE3_WTW5_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_WBW_WD_WS_WW_STAT_BASE 0x476C440uww
#define DCOWE3_WTW5_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_WBW_WW_WQ_WW_STAT_BASE 0x476C480uww
#define DCOWE3_WTW5_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_WBW_WW_WS_WW_STAT_BASE 0x476C4C0uww
#define DCOWE3_WTW5_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_HBW_MFIFO_BASE 0x476C500uww
#define DCOWE3_WTW5_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW5_E2E_WD_WW_STAT_BASE 0x476C540uww
#define DCOWE3_WTW5_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW5_E2E_WW_WW_STAT_BASE 0x476C580uww
#define DCOWE3_WTW5_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW5_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW5_WTW_HBW_XACT_STAT_BASE 0x476C600uww
#define DCOWE3_WTW5_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW5_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW5_WTW_WBW_XACT_STAT_BASE 0x476C680uww
#define DCOWE3_WTW5_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW5_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW5_WTW_E2E_XACT_STAT_BASE 0x476C700uww
#define DCOWE3_WTW5_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW5_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW5_SPECIAW_BASE 0x476CE80uww
#define DCOWE3_WTW5_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW5_DBG_ADDW_BASE 0x476D000uww
#define DCOWE3_WTW5_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW5_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW5_DBG_ADDW_SPECIAW_BASE 0x476DE80uww
#define DCOWE3_WTW5_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW5_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW6_CTWW_BASE 0x4770000uww
#define DCOWE3_WTW6_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW6_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW6_CTWW_SPECIAW_BASE 0x4770E80uww
#define DCOWE3_WTW6_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW6_H3_BASE 0x4771000uww
#define DCOWE3_WTW6_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW6_H3_SECTION 0xE800
#define mmDCOWE3_WTW6_H3_SPECIAW_BASE 0x4771E80uww
#define DCOWE3_WTW6_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW6_MSTW_IF_WW_SHWD_HBW_BASE 0x4772000uww
#define DCOWE3_WTW6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW6_MSTW_IF_WW_PWVT_HBW_BASE 0x4772200uww
#define DCOWE3_WTW6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW6_MSTW_IF_WW_SHWD_WBW_BASE 0x4772400uww
#define DCOWE3_WTW6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW6_MSTW_IF_WW_PWVT_WBW_BASE 0x4772600uww
#define DCOWE3_WTW6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW6_MSTW_IF_E2E_CWDT_BASE 0x4772800uww
#define DCOWE3_WTW6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW6_MSTW_IF_AXUSEW_BASE 0x4772A80uww
#define DCOWE3_WTW6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW6_MSTW_IF_DBG_HBW_BASE 0x4772B00uww
#define DCOWE3_WTW6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW6_MSTW_IF_DBG_WBW_BASE 0x4772B80uww
#define DCOWE3_WTW6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW6_MSTW_IF_COWE_HBW_BASE 0x4772C00uww
#define DCOWE3_WTW6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW6_MSTW_IF_COWE_WBW_BASE 0x4772D80uww
#define DCOWE3_WTW6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW6_MSTW_IF_SPECIAW_BASE 0x4772E80uww
#define DCOWE3_WTW6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW6_ADD_DEC_HBW_BASE 0x4773000uww
#define DCOWE3_WTW6_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW6_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW6_ADD_DEC_WBW_BASE 0x4773400uww
#define DCOWE3_WTW6_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW6_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW6_ADD_DEC_SPECIAW_BASE 0x4773E80uww
#define DCOWE3_WTW6_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW6_BASE 0x4774000uww
#define DCOWE3_WTW6_MAX_OFFSET 0x1000
#define DCOWE3_WTW6_SECTION 0x3000
#define mmDCOWE3_WTW6_HBW_WD_WQ_WW_STAT_BASE 0x4774300uww
#define DCOWE3_WTW6_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_HBW_WD_WS_WW_STAT_BASE 0x4774340uww
#define DCOWE3_WTW6_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_HBW_WW_WQ_WW_STAT_BASE 0x4774380uww
#define DCOWE3_WTW6_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_HBW_WW_WS_WW_STAT_BASE 0x47743C0uww
#define DCOWE3_WTW6_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_WBW_WD_WQ_WW_STAT_BASE 0x4774400uww
#define DCOWE3_WTW6_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_WBW_WD_WS_WW_STAT_BASE 0x4774440uww
#define DCOWE3_WTW6_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_WBW_WW_WQ_WW_STAT_BASE 0x4774480uww
#define DCOWE3_WTW6_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_WBW_WW_WS_WW_STAT_BASE 0x47744C0uww
#define DCOWE3_WTW6_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_HBW_MFIFO_BASE 0x4774500uww
#define DCOWE3_WTW6_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW6_E2E_WD_WW_STAT_BASE 0x4774540uww
#define DCOWE3_WTW6_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW6_E2E_WW_WW_STAT_BASE 0x4774580uww
#define DCOWE3_WTW6_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW6_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW6_WTW_HBW_XACT_STAT_BASE 0x4774600uww
#define DCOWE3_WTW6_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW6_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW6_WTW_WBW_XACT_STAT_BASE 0x4774680uww
#define DCOWE3_WTW6_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW6_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW6_WTW_E2E_XACT_STAT_BASE 0x4774700uww
#define DCOWE3_WTW6_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW6_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW6_SPECIAW_BASE 0x4774E80uww
#define DCOWE3_WTW6_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW6_DBG_ADDW_BASE 0x4775000uww
#define DCOWE3_WTW6_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW6_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW6_DBG_ADDW_SPECIAW_BASE 0x4775E80uww
#define DCOWE3_WTW6_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW6_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_WTW7_CTWW_BASE 0x4778000uww
#define DCOWE3_WTW7_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_WTW7_CTWW_SECTION 0xE800
#define mmDCOWE3_WTW7_CTWW_SPECIAW_BASE 0x4778E80uww
#define DCOWE3_WTW7_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW7_H3_BASE 0x4779000uww
#define DCOWE3_WTW7_H3_MAX_OFFSET 0x1000
#define DCOWE3_WTW7_H3_SECTION 0xE800
#define mmDCOWE3_WTW7_H3_SPECIAW_BASE 0x4779E80uww
#define DCOWE3_WTW7_H3_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_H3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW7_MSTW_IF_WW_SHWD_HBW_BASE 0x477A000uww
#define DCOWE3_WTW7_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW7_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_WTW7_MSTW_IF_WW_PWVT_HBW_BASE 0x477A200uww
#define DCOWE3_WTW7_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_WTW7_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_WTW7_MSTW_IF_WW_SHWD_WBW_BASE 0x477A400uww
#define DCOWE3_WTW7_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW7_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_WTW7_MSTW_IF_WW_PWVT_WBW_BASE 0x477A600uww
#define DCOWE3_WTW7_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_WTW7_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_WTW7_MSTW_IF_E2E_CWDT_BASE 0x477A800uww
#define DCOWE3_WTW7_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_WTW7_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_WTW7_MSTW_IF_AXUSEW_BASE 0x477AA80uww
#define DCOWE3_WTW7_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_WTW7_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_WTW7_MSTW_IF_DBG_HBW_BASE 0x477AB00uww
#define DCOWE3_WTW7_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW7_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_WTW7_MSTW_IF_DBG_WBW_BASE 0x477AB80uww
#define DCOWE3_WTW7_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_WTW7_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_WTW7_MSTW_IF_COWE_HBW_BASE 0x477AC00uww
#define DCOWE3_WTW7_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_WTW7_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_WTW7_MSTW_IF_COWE_WBW_BASE 0x477AD80uww
#define DCOWE3_WTW7_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_WTW7_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_WTW7_MSTW_IF_SPECIAW_BASE 0x477AE80uww
#define DCOWE3_WTW7_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW7_ADD_DEC_HBW_BASE 0x477B000uww
#define DCOWE3_WTW7_ADD_DEC_HBW_MAX_OFFSET 0x4000
#define DCOWE3_WTW7_ADD_DEC_HBW_SECTION 0x4000
#define mmDCOWE3_WTW7_ADD_DEC_WBW_BASE 0x477B400uww
#define DCOWE3_WTW7_ADD_DEC_WBW_MAX_OFFSET 0xA600
#define DCOWE3_WTW7_ADD_DEC_WBW_SECTION 0xA800
#define mmDCOWE3_WTW7_ADD_DEC_SPECIAW_BASE 0x477BE80uww
#define DCOWE3_WTW7_ADD_DEC_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_ADD_DEC_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW7_BASE 0x477C000uww
#define DCOWE3_WTW7_MAX_OFFSET 0x1000
#define DCOWE3_WTW7_SECTION 0x3000
#define mmDCOWE3_WTW7_HBW_WD_WQ_WW_STAT_BASE 0x477C300uww
#define DCOWE3_WTW7_HBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_HBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_HBW_WD_WS_WW_STAT_BASE 0x477C340uww
#define DCOWE3_WTW7_HBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_HBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_HBW_WW_WQ_WW_STAT_BASE 0x477C380uww
#define DCOWE3_WTW7_HBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_HBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_HBW_WW_WS_WW_STAT_BASE 0x477C3C0uww
#define DCOWE3_WTW7_HBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_HBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_WBW_WD_WQ_WW_STAT_BASE 0x477C400uww
#define DCOWE3_WTW7_WBW_WD_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_WBW_WD_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_WBW_WD_WS_WW_STAT_BASE 0x477C440uww
#define DCOWE3_WTW7_WBW_WD_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_WBW_WD_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_WBW_WW_WQ_WW_STAT_BASE 0x477C480uww
#define DCOWE3_WTW7_WBW_WW_WQ_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_WBW_WW_WQ_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_WBW_WW_WS_WW_STAT_BASE 0x477C4C0uww
#define DCOWE3_WTW7_WBW_WW_WS_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_WBW_WW_WS_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_HBW_MFIFO_BASE 0x477C500uww
#define DCOWE3_WTW7_HBW_MFIFO_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_HBW_MFIFO_SECTION 0x4000
#define mmDCOWE3_WTW7_E2E_WD_WW_STAT_BASE 0x477C540uww
#define DCOWE3_WTW7_E2E_WD_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_E2E_WD_WW_STAT_SECTION 0x4000
#define mmDCOWE3_WTW7_E2E_WW_WW_STAT_BASE 0x477C580uww
#define DCOWE3_WTW7_E2E_WW_WW_STAT_MAX_OFFSET 0x3000
#define DCOWE3_WTW7_E2E_WW_WW_STAT_SECTION 0x8000
#define mmDCOWE3_WTW7_WTW_HBW_XACT_STAT_BASE 0x477C600uww
#define DCOWE3_WTW7_WTW_HBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW7_WTW_HBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW7_WTW_WBW_XACT_STAT_BASE 0x477C680uww
#define DCOWE3_WTW7_WTW_WBW_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW7_WTW_WBW_XACT_STAT_SECTION 0x8000
#define mmDCOWE3_WTW7_WTW_E2E_XACT_STAT_BASE 0x477C700uww
#define DCOWE3_WTW7_WTW_E2E_XACT_STAT_MAX_OFFSET 0x5000
#define DCOWE3_WTW7_WTW_E2E_XACT_STAT_SECTION 0x7800
#define mmDCOWE3_WTW7_SPECIAW_BASE 0x477CE80uww
#define DCOWE3_WTW7_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_SPECIAW_SECTION 0x1800
#define mmDCOWE3_WTW7_DBG_ADDW_BASE 0x477D000uww
#define DCOWE3_WTW7_DBG_ADDW_MAX_OFFSET 0x1000
#define DCOWE3_WTW7_DBG_ADDW_SECTION 0xE800
#define mmDCOWE3_WTW7_DBG_ADDW_SPECIAW_BASE 0x477DE80uww
#define DCOWE3_WTW7_DBG_ADDW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_WTW7_DBG_ADDW_SPECIAW_SECTION 0x2180
#define mmDCOWE3_SWAM0_BANK_BASE 0x4780000uww
#define DCOWE3_SWAM0_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM0_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM0_BANK_SPECIAW_BASE 0x4780E80uww
#define DCOWE3_SWAM0_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM0_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM0_WTW_BASE 0x4781000uww
#define DCOWE3_SWAM0_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM0_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM0_WTW_SPECIAW_BASE 0x4781E80uww
#define DCOWE3_SWAM0_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM0_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM0_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4782000uww
#define DCOWE3_SWAM0_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4782100uww
#define DCOWE3_SWAM0_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4782200uww
#define DCOWE3_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4782300uww
#define DCOWE3_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4782400uww
#define DCOWE3_SWAM0_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4782500uww
#define DCOWE3_SWAM0_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4782600uww
#define DCOWE3_SWAM0_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM0_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4782700uww
#define DCOWE3_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4782780uww
#define DCOWE3_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4782800uww
#define DCOWE3_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4782880uww
#define DCOWE3_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4782900uww
#define DCOWE3_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4782980uww
#define DCOWE3_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4782A00uww
#define DCOWE3_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4782A80uww
#define DCOWE3_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM0_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM0_DBG_CNT_SPECIAW_BASE 0x4782E80uww
#define DCOWE3_SWAM0_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM0_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM1_BANK_BASE 0x4788000uww
#define DCOWE3_SWAM1_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM1_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM1_BANK_SPECIAW_BASE 0x4788E80uww
#define DCOWE3_SWAM1_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM1_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM1_WTW_BASE 0x4789000uww
#define DCOWE3_SWAM1_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM1_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM1_WTW_SPECIAW_BASE 0x4789E80uww
#define DCOWE3_SWAM1_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM1_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM1_DBG_CNT_N_HBW_DBG_CNT_BASE 0x478A000uww
#define DCOWE3_SWAM1_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_S_HBW_DBG_CNT_BASE 0x478A100uww
#define DCOWE3_SWAM1_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x478A200uww
#define DCOWE3_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x478A300uww
#define DCOWE3_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_N_WBW_DBG_CNT_BASE 0x478A400uww
#define DCOWE3_SWAM1_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_S_WBW_DBG_CNT_BASE 0x478A500uww
#define DCOWE3_SWAM1_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_W_WBW_DBG_CNT_BASE 0x478A600uww
#define DCOWE3_SWAM1_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM1_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x478A700uww
#define DCOWE3_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x478A780uww
#define DCOWE3_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x478A800uww
#define DCOWE3_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x478A880uww
#define DCOWE3_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x478A900uww
#define DCOWE3_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x478A980uww
#define DCOWE3_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x478AA00uww
#define DCOWE3_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x478AA80uww
#define DCOWE3_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM1_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM1_DBG_CNT_SPECIAW_BASE 0x478AE80uww
#define DCOWE3_SWAM1_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM1_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM2_BANK_BASE 0x4790000uww
#define DCOWE3_SWAM2_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM2_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM2_BANK_SPECIAW_BASE 0x4790E80uww
#define DCOWE3_SWAM2_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM2_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM2_WTW_BASE 0x4791000uww
#define DCOWE3_SWAM2_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM2_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM2_WTW_SPECIAW_BASE 0x4791E80uww
#define DCOWE3_SWAM2_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM2_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM2_DBG_CNT_N_HBW_DBG_CNT_BASE 0x4792000uww
#define DCOWE3_SWAM2_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_S_HBW_DBG_CNT_BASE 0x4792100uww
#define DCOWE3_SWAM2_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x4792200uww
#define DCOWE3_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x4792300uww
#define DCOWE3_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_N_WBW_DBG_CNT_BASE 0x4792400uww
#define DCOWE3_SWAM2_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_S_WBW_DBG_CNT_BASE 0x4792500uww
#define DCOWE3_SWAM2_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_W_WBW_DBG_CNT_BASE 0x4792600uww
#define DCOWE3_SWAM2_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM2_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x4792700uww
#define DCOWE3_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x4792780uww
#define DCOWE3_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x4792800uww
#define DCOWE3_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x4792880uww
#define DCOWE3_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x4792900uww
#define DCOWE3_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x4792980uww
#define DCOWE3_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x4792A00uww
#define DCOWE3_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x4792A80uww
#define DCOWE3_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM2_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM2_DBG_CNT_SPECIAW_BASE 0x4792E80uww
#define DCOWE3_SWAM2_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM2_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM3_BANK_BASE 0x4798000uww
#define DCOWE3_SWAM3_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM3_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM3_BANK_SPECIAW_BASE 0x4798E80uww
#define DCOWE3_SWAM3_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM3_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM3_WTW_BASE 0x4799000uww
#define DCOWE3_SWAM3_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM3_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM3_WTW_SPECIAW_BASE 0x4799E80uww
#define DCOWE3_SWAM3_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM3_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM3_DBG_CNT_N_HBW_DBG_CNT_BASE 0x479A000uww
#define DCOWE3_SWAM3_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_S_HBW_DBG_CNT_BASE 0x479A100uww
#define DCOWE3_SWAM3_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x479A200uww
#define DCOWE3_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x479A300uww
#define DCOWE3_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_N_WBW_DBG_CNT_BASE 0x479A400uww
#define DCOWE3_SWAM3_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_S_WBW_DBG_CNT_BASE 0x479A500uww
#define DCOWE3_SWAM3_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_W_WBW_DBG_CNT_BASE 0x479A600uww
#define DCOWE3_SWAM3_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM3_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x479A700uww
#define DCOWE3_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x479A780uww
#define DCOWE3_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x479A800uww
#define DCOWE3_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x479A880uww
#define DCOWE3_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x479A900uww
#define DCOWE3_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x479A980uww
#define DCOWE3_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x479AA00uww
#define DCOWE3_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x479AA80uww
#define DCOWE3_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM3_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM3_DBG_CNT_SPECIAW_BASE 0x479AE80uww
#define DCOWE3_SWAM3_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM3_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM4_BANK_BASE 0x47A0000uww
#define DCOWE3_SWAM4_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM4_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM4_BANK_SPECIAW_BASE 0x47A0E80uww
#define DCOWE3_SWAM4_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM4_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM4_WTW_BASE 0x47A1000uww
#define DCOWE3_SWAM4_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM4_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM4_WTW_SPECIAW_BASE 0x47A1E80uww
#define DCOWE3_SWAM4_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM4_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM4_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47A2000uww
#define DCOWE3_SWAM4_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47A2100uww
#define DCOWE3_SWAM4_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x47A2200uww
#define DCOWE3_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x47A2300uww
#define DCOWE3_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_N_WBW_DBG_CNT_BASE 0x47A2400uww
#define DCOWE3_SWAM4_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_S_WBW_DBG_CNT_BASE 0x47A2500uww
#define DCOWE3_SWAM4_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_W_WBW_DBG_CNT_BASE 0x47A2600uww
#define DCOWE3_SWAM4_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM4_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x47A2700uww
#define DCOWE3_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x47A2780uww
#define DCOWE3_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x47A2800uww
#define DCOWE3_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x47A2880uww
#define DCOWE3_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x47A2900uww
#define DCOWE3_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x47A2980uww
#define DCOWE3_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x47A2A00uww
#define DCOWE3_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x47A2A80uww
#define DCOWE3_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM4_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM4_DBG_CNT_SPECIAW_BASE 0x47A2E80uww
#define DCOWE3_SWAM4_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM4_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM5_BANK_BASE 0x47A8000uww
#define DCOWE3_SWAM5_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM5_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM5_BANK_SPECIAW_BASE 0x47A8E80uww
#define DCOWE3_SWAM5_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM5_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM5_WTW_BASE 0x47A9000uww
#define DCOWE3_SWAM5_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM5_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM5_WTW_SPECIAW_BASE 0x47A9E80uww
#define DCOWE3_SWAM5_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM5_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM5_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47AA000uww
#define DCOWE3_SWAM5_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47AA100uww
#define DCOWE3_SWAM5_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x47AA200uww
#define DCOWE3_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x47AA300uww
#define DCOWE3_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_N_WBW_DBG_CNT_BASE 0x47AA400uww
#define DCOWE3_SWAM5_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_S_WBW_DBG_CNT_BASE 0x47AA500uww
#define DCOWE3_SWAM5_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_W_WBW_DBG_CNT_BASE 0x47AA600uww
#define DCOWE3_SWAM5_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM5_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x47AA700uww
#define DCOWE3_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x47AA780uww
#define DCOWE3_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x47AA800uww
#define DCOWE3_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x47AA880uww
#define DCOWE3_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x47AA900uww
#define DCOWE3_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x47AA980uww
#define DCOWE3_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x47AAA00uww
#define DCOWE3_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x47AAA80uww
#define DCOWE3_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM5_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM5_DBG_CNT_SPECIAW_BASE 0x47AAE80uww
#define DCOWE3_SWAM5_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM5_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM6_BANK_BASE 0x47B0000uww
#define DCOWE3_SWAM6_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM6_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM6_BANK_SPECIAW_BASE 0x47B0E80uww
#define DCOWE3_SWAM6_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM6_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM6_WTW_BASE 0x47B1000uww
#define DCOWE3_SWAM6_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM6_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM6_WTW_SPECIAW_BASE 0x47B1E80uww
#define DCOWE3_SWAM6_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM6_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM6_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47B2000uww
#define DCOWE3_SWAM6_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47B2100uww
#define DCOWE3_SWAM6_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x47B2200uww
#define DCOWE3_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x47B2300uww
#define DCOWE3_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_N_WBW_DBG_CNT_BASE 0x47B2400uww
#define DCOWE3_SWAM6_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_S_WBW_DBG_CNT_BASE 0x47B2500uww
#define DCOWE3_SWAM6_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_W_WBW_DBG_CNT_BASE 0x47B2600uww
#define DCOWE3_SWAM6_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM6_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x47B2700uww
#define DCOWE3_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x47B2780uww
#define DCOWE3_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x47B2800uww
#define DCOWE3_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x47B2880uww
#define DCOWE3_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x47B2900uww
#define DCOWE3_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x47B2980uww
#define DCOWE3_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x47B2A00uww
#define DCOWE3_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x47B2A80uww
#define DCOWE3_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM6_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM6_DBG_CNT_SPECIAW_BASE 0x47B2E80uww
#define DCOWE3_SWAM6_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM6_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_SWAM7_BANK_BASE 0x47B8000uww
#define DCOWE3_SWAM7_BANK_MAX_OFFSET 0x1000
#define DCOWE3_SWAM7_BANK_SECTION 0xE800
#define mmDCOWE3_SWAM7_BANK_SPECIAW_BASE 0x47B8E80uww
#define DCOWE3_SWAM7_BANK_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM7_BANK_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM7_WTW_BASE 0x47B9000uww
#define DCOWE3_SWAM7_WTW_MAX_OFFSET 0x1000
#define DCOWE3_SWAM7_WTW_SECTION 0xE800
#define mmDCOWE3_SWAM7_WTW_SPECIAW_BASE 0x47B9E80uww
#define DCOWE3_SWAM7_WTW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM7_WTW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_SWAM7_DBG_CNT_N_HBW_DBG_CNT_BASE 0x47BA000uww
#define DCOWE3_SWAM7_DBG_CNT_N_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_N_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_S_HBW_DBG_CNT_BASE 0x47BA100uww
#define DCOWE3_SWAM7_DBG_CNT_S_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_S_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_BASE 0x47BA200uww
#define DCOWE3_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_W_BANK0_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_BASE 0x47BA300uww
#define DCOWE3_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_W_BANK1_HBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_N_WBW_DBG_CNT_BASE 0x47BA400uww
#define DCOWE3_SWAM7_DBG_CNT_N_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_N_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_S_WBW_DBG_CNT_BASE 0x47BA500uww
#define DCOWE3_SWAM7_DBG_CNT_S_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_S_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_W_WBW_DBG_CNT_BASE 0x47BA600uww
#define DCOWE3_SWAM7_DBG_CNT_W_WBW_DBG_CNT_MAX_OFFSET 0x5800
#define DCOWE3_SWAM7_DBG_CNT_W_WBW_DBG_CNT_SECTION 0x1000
#define mmDCOWE3_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_BASE 0x47BA700uww
#define DCOWE3_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_HBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_BASE 0x47BA780uww
#define DCOWE3_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_HBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_BASE 0x47BA800uww
#define DCOWE3_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_HBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_BASE 0x47BA880uww
#define DCOWE3_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_HBW_WW_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_BASE 0x47BA900uww
#define DCOWE3_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_WBW_WD_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_BASE 0x47BA980uww
#define DCOWE3_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_WBW_WW_WQ_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_BASE 0x47BAA00uww
#define DCOWE3_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_WBW_WD_WS_WW_STAT_CNT_SECTION 0x8000
#define mmDCOWE3_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_BASE 0x47BAA80uww
#define DCOWE3_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_MAX_OFFSET 0x3000
#define DCOWE3_SWAM7_DBG_CNT_WBW_WW_WS_WW_STAT_CNT_SECTION 0x4000
#define mmDCOWE3_SWAM7_DBG_CNT_SPECIAW_BASE 0x47BAE80uww
#define DCOWE3_SWAM7_DBG_CNT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_SWAM7_DBG_CNT_SPECIAW_SECTION 0x5180
#define mmDCOWE3_EDMA0_QM_DCCM_BASE 0x47C0000uww
#define DCOWE3_EDMA0_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_EDMA0_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_AWC_AUX_BASE 0x47C8000uww
#define DCOWE3_EDMA0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_EDMA0_QM_AWC_AUX_SPECIAW_BASE 0x47C8E80uww
#define DCOWE3_EDMA0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_EDMA0_QM_BASE 0x47CA000uww
#define DCOWE3_EDMA0_QM_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_QM_SECTION 0x9000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x47CA900uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x47CA908uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x47CA910uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x47CA918uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x47CA920uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x47CA928uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x47CA930uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x47CA938uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x47CA940uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x47CA948uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x47CA950uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x47CA958uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x47CA960uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x47CA968uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x47CA970uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x47CA978uww
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_EDMA0_QM_AXUSEW_SECUWED_BASE 0x47CAB00uww
#define DCOWE3_EDMA0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_EDMA0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_AXUSEW_NONSECUWED_BASE 0x47CAB80uww
#define DCOWE3_EDMA0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_EDMA0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_DBG_HBW_BASE 0x47CAC00uww
#define DCOWE3_EDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA0_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_EDMA0_QM_DBG_WBW_BASE 0x47CAC80uww
#define DCOWE3_EDMA0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA0_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_EDMA0_QM_CGM_BASE 0x47CAD80uww
#define DCOWE3_EDMA0_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_EDMA0_QM_CGM_SECTION 0x1000
#define mmDCOWE3_EDMA0_QM_SPECIAW_BASE 0x47CAE80uww
#define DCOWE3_EDMA0_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA0_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_EDMA0_COWE_BASE 0x47CB000uww
#define DCOWE3_EDMA0_COWE_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_COWE_SECTION 0x8000
#define mmDCOWE3_EDMA0_COWE_CTX_AXUSEW_BASE 0x47CB800uww
#define DCOWE3_EDMA0_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_EDMA0_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE3_EDMA0_COWE_CTX_BASE 0x47CB860uww
#define DCOWE3_EDMA0_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE3_EDMA0_COWE_CTX_SECTION 0x5A00
#define mmDCOWE3_EDMA0_COWE_KDMA_CGM_BASE 0x47CBE00uww
#define DCOWE3_EDMA0_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE3_EDMA0_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE3_EDMA0_COWE_SPECIAW_BASE 0x47CBE80uww
#define DCOWE3_EDMA0_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA0_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE3_EDMA0_MSTW_IF_WW_SHWD_HBW_BASE 0x47CC000uww
#define DCOWE3_EDMA0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_EDMA0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_EDMA0_MSTW_IF_WW_PWVT_HBW_BASE 0x47CC200uww
#define DCOWE3_EDMA0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_EDMA0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_EDMA0_MSTW_IF_WW_SHWD_WBW_BASE 0x47CC400uww
#define DCOWE3_EDMA0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_EDMA0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_EDMA0_MSTW_IF_WW_PWVT_WBW_BASE 0x47CC600uww
#define DCOWE3_EDMA0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_EDMA0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_EDMA0_MSTW_IF_E2E_CWDT_BASE 0x47CC800uww
#define DCOWE3_EDMA0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_EDMA0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_EDMA0_MSTW_IF_AXUSEW_BASE 0x47CCA80uww
#define DCOWE3_EDMA0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_EDMA0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_EDMA0_MSTW_IF_DBG_HBW_BASE 0x47CCB00uww
#define DCOWE3_EDMA0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_EDMA0_MSTW_IF_DBG_WBW_BASE 0x47CCB80uww
#define DCOWE3_EDMA0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_EDMA0_MSTW_IF_COWE_HBW_BASE 0x47CCC00uww
#define DCOWE3_EDMA0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_EDMA0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_EDMA0_MSTW_IF_COWE_WBW_BASE 0x47CCD80uww
#define DCOWE3_EDMA0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_EDMA0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_EDMA0_MSTW_IF_SPECIAW_BASE 0x47CCE80uww
#define DCOWE3_EDMA0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_EDMA1_QM_DCCM_BASE 0x47D0000uww
#define DCOWE3_EDMA1_QM_DCCM_MAX_OFFSET 0x4000
#define DCOWE3_EDMA1_QM_DCCM_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_AWC_AUX_BASE 0x47D8000uww
#define DCOWE3_EDMA1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_QM_AWC_AUX_SECTION 0xE800
#define mmDCOWE3_EDMA1_QM_AWC_AUX_SPECIAW_BASE 0x47D8E80uww
#define DCOWE3_EDMA1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmDCOWE3_EDMA1_QM_BASE 0x47DA000uww
#define DCOWE3_EDMA1_QM_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_QM_SECTION 0x9000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x47DA900uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x47DA908uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x47DA910uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x47DA918uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x47DA920uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x47DA928uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x47DA930uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x47DA938uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x47DA940uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x47DA948uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x47DA950uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x47DA958uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x47DA960uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x47DA968uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x47DA970uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x47DA978uww
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmDCOWE3_EDMA1_QM_AXUSEW_SECUWED_BASE 0x47DAB00uww
#define DCOWE3_EDMA1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define DCOWE3_EDMA1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_AXUSEW_NONSECUWED_BASE 0x47DAB80uww
#define DCOWE3_EDMA1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define DCOWE3_EDMA1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_DBG_HBW_BASE 0x47DAC00uww
#define DCOWE3_EDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA1_QM_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_EDMA1_QM_DBG_WBW_BASE 0x47DAC80uww
#define DCOWE3_EDMA1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA1_QM_DBG_WBW_SECTION 0x1000
#define mmDCOWE3_EDMA1_QM_CGM_BASE 0x47DAD80uww
#define DCOWE3_EDMA1_QM_CGM_MAX_OFFSET 0xC000
#define DCOWE3_EDMA1_QM_CGM_SECTION 0x1000
#define mmDCOWE3_EDMA1_QM_SPECIAW_BASE 0x47DAE80uww
#define DCOWE3_EDMA1_QM_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA1_QM_SPECIAW_SECTION 0x1800
#define mmDCOWE3_EDMA1_COWE_BASE 0x47DB000uww
#define DCOWE3_EDMA1_COWE_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_COWE_SECTION 0x8000
#define mmDCOWE3_EDMA1_COWE_CTX_AXUSEW_BASE 0x47DB800uww
#define DCOWE3_EDMA1_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_EDMA1_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmDCOWE3_EDMA1_COWE_CTX_BASE 0x47DB860uww
#define DCOWE3_EDMA1_COWE_CTX_MAX_OFFSET 0x9000
#define DCOWE3_EDMA1_COWE_CTX_SECTION 0x5A00
#define mmDCOWE3_EDMA1_COWE_KDMA_CGM_BASE 0x47DBE00uww
#define DCOWE3_EDMA1_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define DCOWE3_EDMA1_COWE_KDMA_CGM_SECTION 0x8000
#define mmDCOWE3_EDMA1_COWE_SPECIAW_BASE 0x47DBE80uww
#define DCOWE3_EDMA1_COWE_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA1_COWE_SPECIAW_SECTION 0x1800
#define mmDCOWE3_EDMA1_MSTW_IF_WW_SHWD_HBW_BASE 0x47DC000uww
#define DCOWE3_EDMA1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_EDMA1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_EDMA1_MSTW_IF_WW_PWVT_HBW_BASE 0x47DC200uww
#define DCOWE3_EDMA1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_EDMA1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_EDMA1_MSTW_IF_WW_SHWD_WBW_BASE 0x47DC400uww
#define DCOWE3_EDMA1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_EDMA1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_EDMA1_MSTW_IF_WW_PWVT_WBW_BASE 0x47DC600uww
#define DCOWE3_EDMA1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_EDMA1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_EDMA1_MSTW_IF_E2E_CWDT_BASE 0x47DC800uww
#define DCOWE3_EDMA1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_EDMA1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_EDMA1_MSTW_IF_AXUSEW_BASE 0x47DCA80uww
#define DCOWE3_EDMA1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_EDMA1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_EDMA1_MSTW_IF_DBG_HBW_BASE 0x47DCB00uww
#define DCOWE3_EDMA1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_EDMA1_MSTW_IF_DBG_WBW_BASE 0x47DCB80uww
#define DCOWE3_EDMA1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_EDMA1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_EDMA1_MSTW_IF_COWE_HBW_BASE 0x47DCC00uww
#define DCOWE3_EDMA1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_EDMA1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_EDMA1_MSTW_IF_COWE_WBW_BASE 0x47DCD80uww
#define DCOWE3_EDMA1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_EDMA1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_EDMA1_MSTW_IF_SPECIAW_BASE 0x47DCE80uww
#define DCOWE3_EDMA1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_EDMA1_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmDCOWE3_DEC0_CMD_BASE 0x47E0000uww
#define DCOWE3_DEC0_CMD_MAX_OFFSET 0x1100
#define DCOWE3_DEC0_CMD_SECTION 0x1000
#define mmDCOWE3_DEC0_VSI_BASE 0x47E1000uww
#define DCOWE3_DEC0_VSI_MAX_OFFSET 0x6FC0
#define DCOWE3_DEC0_VSI_SECTION 0x1000
#define mmDCOWE3_DEC0_W2C_BASE 0x47E2000uww
#define DCOWE3_DEC0_W2C_MAX_OFFSET 0x39C0
#define DCOWE3_DEC0_W2C_SECTION 0x1000
#define mmDCOWE3_VDEC0_BWDG_CTWW_BASE 0x47E3000uww
#define DCOWE3_VDEC0_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x47E3800uww
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x47E3900uww
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x47E3A00uww
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x47E3B00uww
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE3_VDEC0_BWDG_CTWW_AXUSEW_DEC_BASE 0x47E3C00uww
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE3_VDEC0_BWDG_CTWW_SPECIAW_BASE 0x47E3E80uww
#define DCOWE3_VDEC0_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC0_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_VDEC0_CTWW_BASE 0x47E4000uww
#define DCOWE3_VDEC0_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CTWW_SECTION 0xE800
#define mmDCOWE3_VDEC0_CTWW_SPECIAW_BASE 0x47E4E80uww
#define DCOWE3_VDEC0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC0_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_VDEC0_MSTW_IF_WW_SHWD_HBW_BASE 0x47E5000uww
#define DCOWE3_VDEC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_VDEC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_VDEC0_MSTW_IF_WW_PWVT_HBW_BASE 0x47E5200uww
#define DCOWE3_VDEC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_VDEC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_VDEC0_MSTW_IF_WW_SHWD_WBW_BASE 0x47E5400uww
#define DCOWE3_VDEC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_VDEC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_VDEC0_MSTW_IF_WW_PWVT_WBW_BASE 0x47E5600uww
#define DCOWE3_VDEC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_VDEC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_VDEC0_MSTW_IF_E2E_CWDT_BASE 0x47E5800uww
#define DCOWE3_VDEC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_VDEC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_VDEC0_MSTW_IF_AXUSEW_BASE 0x47E5A80uww
#define DCOWE3_VDEC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_VDEC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_VDEC0_MSTW_IF_DBG_HBW_BASE 0x47E5B00uww
#define DCOWE3_VDEC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_VDEC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_VDEC0_MSTW_IF_DBG_WBW_BASE 0x47E5B80uww
#define DCOWE3_VDEC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_VDEC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_VDEC0_MSTW_IF_COWE_HBW_BASE 0x47E5C00uww
#define DCOWE3_VDEC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_VDEC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_VDEC0_MSTW_IF_COWE_WBW_BASE 0x47E5D80uww
#define DCOWE3_VDEC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_VDEC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_VDEC0_MSTW_IF_SPECIAW_BASE 0x47E5E80uww
#define DCOWE3_VDEC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC0_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmDCOWE3_DEC1_CMD_BASE 0x47F0000uww
#define DCOWE3_DEC1_CMD_MAX_OFFSET 0x1100
#define DCOWE3_DEC1_CMD_SECTION 0x1000
#define mmDCOWE3_DEC1_VSI_BASE 0x47F1000uww
#define DCOWE3_DEC1_VSI_MAX_OFFSET 0x6FC0
#define DCOWE3_DEC1_VSI_SECTION 0x1000
#define mmDCOWE3_DEC1_W2C_BASE 0x47F2000uww
#define DCOWE3_DEC1_W2C_MAX_OFFSET 0x39C0
#define DCOWE3_DEC1_W2C_SECTION 0x1000
#define mmDCOWE3_VDEC1_BWDG_CTWW_BASE 0x47F3000uww
#define DCOWE3_VDEC1_BWDG_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_BWDG_CTWW_SECTION 0x8000
#define mmDCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x47F3800uww
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmDCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x47F3900uww
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmDCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x47F3A00uww
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmDCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x47F3B00uww
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmDCOWE3_VDEC1_BWDG_CTWW_AXUSEW_DEC_BASE 0x47F3C00uww
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmDCOWE3_VDEC1_BWDG_CTWW_SPECIAW_BASE 0x47F3E80uww
#define DCOWE3_VDEC1_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC1_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_VDEC1_CTWW_BASE 0x47F4000uww
#define DCOWE3_VDEC1_CTWW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CTWW_SECTION 0xE800
#define mmDCOWE3_VDEC1_CTWW_SPECIAW_BASE 0x47F4E80uww
#define DCOWE3_VDEC1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC1_CTWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_VDEC1_MSTW_IF_WW_SHWD_HBW_BASE 0x47F5000uww
#define DCOWE3_VDEC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_VDEC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmDCOWE3_VDEC1_MSTW_IF_WW_PWVT_HBW_BASE 0x47F5200uww
#define DCOWE3_VDEC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define DCOWE3_VDEC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmDCOWE3_VDEC1_MSTW_IF_WW_SHWD_WBW_BASE 0x47F5400uww
#define DCOWE3_VDEC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_VDEC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmDCOWE3_VDEC1_MSTW_IF_WW_PWVT_WBW_BASE 0x47F5600uww
#define DCOWE3_VDEC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define DCOWE3_VDEC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmDCOWE3_VDEC1_MSTW_IF_E2E_CWDT_BASE 0x47F5800uww
#define DCOWE3_VDEC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define DCOWE3_VDEC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmDCOWE3_VDEC1_MSTW_IF_AXUSEW_BASE 0x47F5A80uww
#define DCOWE3_VDEC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define DCOWE3_VDEC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmDCOWE3_VDEC1_MSTW_IF_DBG_HBW_BASE 0x47F5B00uww
#define DCOWE3_VDEC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define DCOWE3_VDEC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmDCOWE3_VDEC1_MSTW_IF_DBG_WBW_BASE 0x47F5B80uww
#define DCOWE3_VDEC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define DCOWE3_VDEC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmDCOWE3_VDEC1_MSTW_IF_COWE_HBW_BASE 0x47F5C00uww
#define DCOWE3_VDEC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define DCOWE3_VDEC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmDCOWE3_VDEC1_MSTW_IF_COWE_WBW_BASE 0x47F5D80uww
#define DCOWE3_VDEC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define DCOWE3_VDEC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmDCOWE3_VDEC1_MSTW_IF_SPECIAW_BASE 0x47F5E80uww
#define DCOWE3_VDEC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_VDEC1_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmGIC_BASE 0x4800000uww
#define GIC_MAX_OFFSET 0x10000
#define GIC_SECTION 0x401000
#define mmPCIE_WWAP_BASE 0x4C01000uww
#define PCIE_WWAP_MAX_OFFSET 0x1000
#define PCIE_WWAP_SECTION 0xE800
#define mmPCIE_WWAP_SPECIAW_BASE 0x4C01E80uww
#define PCIE_WWAP_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_WWAP_SPECIAW_SECTION 0x1800
#define mmPCIE_DBI_BASE 0x4C02000uww
#define PCIE_DBI_MAX_OFFSET 0xC040
#define PCIE_DBI_SECTION 0x2000
#define mmPCIE_COWE_BASE 0x4C04000uww
#define PCIE_COWE_MAX_OFFSET 0x1000
#define PCIE_COWE_SECTION 0xE800
#define mmPCIE_COWE_SPECIAW_BASE 0x4C04E80uww
#define PCIE_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_COWE_SPECIAW_SECTION 0x2180
#define mmPCIE_AUX_BASE 0x4C07000uww
#define PCIE_AUX_MAX_OFFSET 0x1000
#define PCIE_AUX_SECTION 0xE800
#define mmPCIE_AUX_SPECIAW_BASE 0x4C07E80uww
#define PCIE_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_AUX_SPECIAW_SECTION 0x8180
#define mmPCIE_PHY_BASE 0x4C10000uww
#define PCIE_PHY_MAX_OFFSET 0x1000
#define PCIE_PHY_SECTION 0xE800
#define mmPCIE_PHY_SPECIAW_BASE 0x4C10E80uww
#define PCIE_PHY_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_PHY_SPECIAW_SECTION 0x2180
#define mmPCIE_MSI_BASE 0x4C13000uww
#define PCIE_MSI_MAX_OFFSET 0x8000
#define PCIE_MSI_SECTION 0x1000
#define mmPCIE_EWBI_WW_MSTW_IF_WW_SHWD_HBW_BASE 0x4C14000uww
#define PCIE_EWBI_WW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PCIE_EWBI_WW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPCIE_EWBI_WW_MSTW_IF_WW_PWVT_HBW_BASE 0x4C14200uww
#define PCIE_EWBI_WW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_EWBI_WW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPCIE_EWBI_WW_MSTW_IF_WW_SHWD_WBW_BASE 0x4C14400uww
#define PCIE_EWBI_WW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PCIE_EWBI_WW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPCIE_EWBI_WW_MSTW_IF_WW_PWVT_WBW_BASE 0x4C14600uww
#define PCIE_EWBI_WW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PCIE_EWBI_WW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPCIE_EWBI_WW_MSTW_IF_E2E_CWDT_BASE 0x4C14800uww
#define PCIE_EWBI_WW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PCIE_EWBI_WW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPCIE_EWBI_WW_MSTW_IF_AXUSEW_BASE 0x4C14A80uww
#define PCIE_EWBI_WW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PCIE_EWBI_WW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPCIE_EWBI_WW_MSTW_IF_DBG_HBW_BASE 0x4C14B00uww
#define PCIE_EWBI_WW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_EWBI_WW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPCIE_EWBI_WW_MSTW_IF_DBG_WBW_BASE 0x4C14B80uww
#define PCIE_EWBI_WW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PCIE_EWBI_WW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPCIE_EWBI_WW_MSTW_IF_COWE_HBW_BASE 0x4C14C00uww
#define PCIE_EWBI_WW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PCIE_EWBI_WW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPCIE_EWBI_WW_MSTW_IF_COWE_WBW_BASE 0x4C14D80uww
#define PCIE_EWBI_WW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PCIE_EWBI_WW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPCIE_EWBI_WW_MSTW_IF_SPECIAW_BASE 0x4C14E80uww
#define PCIE_EWBI_WW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_EWBI_WW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPCIE_MSTW_WW_MSTW_IF_WW_SHWD_HBW_BASE 0x4C15000uww
#define PCIE_MSTW_WW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PCIE_MSTW_WW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPCIE_MSTW_WW_MSTW_IF_WW_PWVT_HBW_BASE 0x4C15200uww
#define PCIE_MSTW_WW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_MSTW_WW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPCIE_MSTW_WW_MSTW_IF_WW_SHWD_WBW_BASE 0x4C15400uww
#define PCIE_MSTW_WW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PCIE_MSTW_WW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPCIE_MSTW_WW_MSTW_IF_WW_PWVT_WBW_BASE 0x4C15600uww
#define PCIE_MSTW_WW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PCIE_MSTW_WW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPCIE_MSTW_WW_MSTW_IF_E2E_CWDT_BASE 0x4C15800uww
#define PCIE_MSTW_WW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PCIE_MSTW_WW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPCIE_MSTW_WW_MSTW_IF_AXUSEW_BASE 0x4C15A80uww
#define PCIE_MSTW_WW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PCIE_MSTW_WW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPCIE_MSTW_WW_MSTW_IF_DBG_HBW_BASE 0x4C15B00uww
#define PCIE_MSTW_WW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_MSTW_WW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPCIE_MSTW_WW_MSTW_IF_DBG_WBW_BASE 0x4C15B80uww
#define PCIE_MSTW_WW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PCIE_MSTW_WW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPCIE_MSTW_WW_MSTW_IF_COWE_HBW_BASE 0x4C15C00uww
#define PCIE_MSTW_WW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PCIE_MSTW_WW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPCIE_MSTW_WW_MSTW_IF_COWE_WBW_BASE 0x4C15D80uww
#define PCIE_MSTW_WW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PCIE_MSTW_WW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPCIE_MSTW_WW_MSTW_IF_SPECIAW_BASE 0x4C15E80uww
#define PCIE_MSTW_WW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_MSTW_WW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPCIE_WBW_WW_MSTW_IF_WW_SHWD_HBW_BASE 0x4C16000uww
#define PCIE_WBW_WW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PCIE_WBW_WW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPCIE_WBW_WW_MSTW_IF_WW_PWVT_HBW_BASE 0x4C16200uww
#define PCIE_WBW_WW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_WBW_WW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPCIE_WBW_WW_MSTW_IF_WW_SHWD_WBW_BASE 0x4C16400uww
#define PCIE_WBW_WW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PCIE_WBW_WW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPCIE_WBW_WW_MSTW_IF_WW_PWVT_WBW_BASE 0x4C16600uww
#define PCIE_WBW_WW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PCIE_WBW_WW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPCIE_WBW_WW_MSTW_IF_E2E_CWDT_BASE 0x4C16800uww
#define PCIE_WBW_WW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PCIE_WBW_WW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPCIE_WBW_WW_MSTW_IF_AXUSEW_BASE 0x4C16A80uww
#define PCIE_WBW_WW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PCIE_WBW_WW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPCIE_WBW_WW_MSTW_IF_DBG_HBW_BASE 0x4C16B00uww
#define PCIE_WBW_WW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_WBW_WW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPCIE_WBW_WW_MSTW_IF_DBG_WBW_BASE 0x4C16B80uww
#define PCIE_WBW_WW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PCIE_WBW_WW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPCIE_WBW_WW_MSTW_IF_COWE_HBW_BASE 0x4C16C00uww
#define PCIE_WBW_WW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PCIE_WBW_WW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPCIE_WBW_WW_MSTW_IF_COWE_WBW_BASE 0x4C16D80uww
#define PCIE_WBW_WW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PCIE_WBW_WW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPCIE_WBW_WW_MSTW_IF_SPECIAW_BASE 0x4C16E80uww
#define PCIE_WBW_WW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_WBW_WW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPCIE_MSIX_BASE 0x4C17000uww
#define PCIE_MSIX_MAX_OFFSET 0x4000
#define PCIE_MSIX_SECTION 0x29000
#define mmPSOC_I2C_M0_BASE 0x4C40000uww
#define PSOC_I2C_M0_MAX_OFFSET 0x1000
#define PSOC_I2C_M0_SECTION 0x1000
#define mmPSOC_I2C_M1_BASE 0x4C41000uww
#define PSOC_I2C_M1_MAX_OFFSET 0x1000
#define PSOC_I2C_M1_SECTION 0x1000
#define mmPSOC_I2C_S_BASE 0x4C42000uww
#define PSOC_I2C_S_MAX_OFFSET 0x1000
#define PSOC_I2C_S_SECTION 0x1000
#define mmPSOC_SPI_BASE 0x4C43000uww
#define PSOC_SPI_MAX_OFFSET 0x1000
#define PSOC_SPI_SECTION 0x1000
#define mmPSOC_QSPI_BASE 0x4C44000uww
#define PSOC_QSPI_MAX_OFFSET 0x1000
#define PSOC_QSPI_SECTION 0x1000
#define mmPSOC_UAWT_0_BASE 0x4C45000uww
#define PSOC_UAWT_0_MAX_OFFSET 0x1000
#define PSOC_UAWT_0_SECTION 0x1000
#define mmPSOC_UAWT_1_BASE 0x4C46000uww
#define PSOC_UAWT_1_MAX_OFFSET 0x1000
#define PSOC_UAWT_1_SECTION 0x1000
#define mmPSOC_TIMEW_BASE 0x4C47000uww
#define PSOC_TIMEW_MAX_OFFSET 0x1000
#define PSOC_TIMEW_SECTION 0x1000
#define mmPSOC_WDOG_BASE 0x4C48000uww
#define PSOC_WDOG_MAX_OFFSET 0x1000
#define PSOC_WDOG_SECTION 0x1000
#define mmPSOC_TIMESTAMP_BASE 0x4C49000uww
#define PSOC_TIMESTAMP_MAX_OFFSET 0x1000
#define PSOC_TIMESTAMP_SECTION 0x1000
#define mmPSOC_EFUSE_BASE 0x4C4A000uww
#define PSOC_EFUSE_MAX_OFFSET 0x1000
#define PSOC_EFUSE_SECTION 0xE800
#define mmPSOC_EFUSE_SPECIAW_BASE 0x4C4AE80uww
#define PSOC_EFUSE_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_EFUSE_SPECIAW_SECTION 0x1800
#define mmPSOC_GWOBAW_CONF_BASE 0x4C4B000uww
#define PSOC_GWOBAW_CONF_MAX_OFFSET 0x1000
#define PSOC_GWOBAW_CONF_SECTION 0xE800
#define mmPSOC_GWOBAW_CONF_SPECIAW_BASE 0x4C4BE80uww
#define PSOC_GWOBAW_CONF_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_GWOBAW_CONF_SPECIAW_SECTION 0x1800
#define mmPSOC_GPIO0_BASE 0x4C4C000uww
#define PSOC_GPIO0_MAX_OFFSET 0x1000
#define PSOC_GPIO0_SECTION 0x1000
#define mmPSOC_GPIO1_BASE 0x4C4D000uww
#define PSOC_GPIO1_MAX_OFFSET 0x1000
#define PSOC_GPIO1_SECTION 0x1000
#define mmPSOC_BTW_BASE 0x4C4E000uww
#define PSOC_BTW_MAX_OFFSET 0x1000
#define PSOC_BTW_SECTION 0xE800
#define mmPSOC_BTW_SPECIAW_BASE 0x4C4EE80uww
#define PSOC_BTW_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_BTW_SPECIAW_SECTION 0x1800
#define mmPSOC_CS_TWACE_BASE 0x4C4F000uww
#define PSOC_CS_TWACE_MAX_OFFSET 0x1000
#define PSOC_CS_TWACE_SECTION 0xE800
#define mmPSOC_CS_TWACE_SPECIAW_BASE 0x4C4FE80uww
#define PSOC_CS_TWACE_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_CS_TWACE_SPECIAW_SECTION 0x1800
#define mmPSOC_GPIO2_BASE 0x4C50000uww
#define PSOC_GPIO2_MAX_OFFSET 0x1000
#define PSOC_GPIO2_SECTION 0x1000
#define mmPSOC_GPIO3_BASE 0x4C51000uww
#define PSOC_GPIO3_MAX_OFFSET 0x1000
#define PSOC_GPIO3_SECTION 0x2000
#define mmPSOC_DFT_EFUSE_BASE 0x4C53000uww
#define PSOC_DFT_EFUSE_MAX_OFFSET 0x1000
#define PSOC_DFT_EFUSE_SECTION 0xE800
#define mmPSOC_DFT_EFUSE_SPECIAW_BASE 0x4C53E80uww
#define PSOC_DFT_EFUSE_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_DFT_EFUSE_SPECIAW_SECTION 0x1800
#define mmPSOC_WPM_0_BASE 0x4C54000uww
#define PSOC_WPM_0_MAX_OFFSET 0x1000
#define PSOC_WPM_0_SECTION 0xE800
#define mmPSOC_WPM_0_SPECIAW_BASE 0x4C54E80uww
#define PSOC_WPM_0_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_WPM_0_SPECIAW_SECTION 0x1800
#define mmPSOC_WPM_1_BASE 0x4C55000uww
#define PSOC_WPM_1_MAX_OFFSET 0x1000
#define PSOC_WPM_1_SECTION 0xE800
#define mmPSOC_WPM_1_SPECIAW_BASE 0x4C55E80uww
#define PSOC_WPM_1_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_WPM_1_SPECIAW_SECTION 0x1800
#define mmPSOC_GPIO4_BASE 0x4C56000uww
#define PSOC_GPIO4_MAX_OFFSET 0x1000
#define PSOC_GPIO4_SECTION 0x1000
#define mmPSOC_GPIO5_BASE 0x4C57000uww
#define PSOC_GPIO5_MAX_OFFSET 0x1000
#define PSOC_GPIO5_SECTION 0x1000
#define mmPSOC_PID_BASE 0x4C58000uww
#define PSOC_PID_MAX_OFFSET 0x1000
#define PSOC_PID_SECTION 0xE800
#define mmPSOC_PID_SPECIAW_BASE 0x4C58E80uww
#define PSOC_PID_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_PID_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC0_CFG_BASE 0x4C59000uww
#define PSOC_AWC0_CFG_MAX_OFFSET 0x1000
#define PSOC_AWC0_CFG_SECTION 0xE800
#define mmPSOC_AWC0_CFG_SPECIAW_BASE 0x4C59E80uww
#define PSOC_AWC0_CFG_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC0_CFG_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC0_MSTW_IF_WW_SHWD_HBW_BASE 0x4C5A000uww
#define PSOC_AWC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PSOC_AWC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPSOC_AWC0_MSTW_IF_WW_PWVT_HBW_BASE 0x4C5A200uww
#define PSOC_AWC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_AWC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPSOC_AWC0_MSTW_IF_WW_SHWD_WBW_BASE 0x4C5A400uww
#define PSOC_AWC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PSOC_AWC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPSOC_AWC0_MSTW_IF_WW_PWVT_WBW_BASE 0x4C5A600uww
#define PSOC_AWC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PSOC_AWC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPSOC_AWC0_MSTW_IF_E2E_CWDT_BASE 0x4C5A800uww
#define PSOC_AWC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PSOC_AWC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPSOC_AWC0_MSTW_IF_AXUSEW_BASE 0x4C5AA80uww
#define PSOC_AWC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PSOC_AWC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPSOC_AWC0_MSTW_IF_DBG_HBW_BASE 0x4C5AB00uww
#define PSOC_AWC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_AWC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPSOC_AWC0_MSTW_IF_DBG_WBW_BASE 0x4C5AB80uww
#define PSOC_AWC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PSOC_AWC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPSOC_AWC0_MSTW_IF_COWE_HBW_BASE 0x4C5AC00uww
#define PSOC_AWC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PSOC_AWC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPSOC_AWC0_MSTW_IF_COWE_WBW_BASE 0x4C5AD80uww
#define PSOC_AWC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PSOC_AWC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPSOC_AWC0_MSTW_IF_SPECIAW_BASE 0x4C5AE80uww
#define PSOC_AWC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC0_AUX_BASE 0x4C5B000uww
#define PSOC_AWC0_AUX_MAX_OFFSET 0x1000
#define PSOC_AWC0_AUX_SECTION 0xE800
#define mmPSOC_AWC0_AUX_SPECIAW_BASE 0x4C5BE80uww
#define PSOC_AWC0_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC0_AUX_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC1_CFG_BASE 0x4C5C000uww
#define PSOC_AWC1_CFG_MAX_OFFSET 0x1000
#define PSOC_AWC1_CFG_SECTION 0xE800
#define mmPSOC_AWC1_CFG_SPECIAW_BASE 0x4C5CE80uww
#define PSOC_AWC1_CFG_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC1_CFG_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC1_MSTW_IF_WW_SHWD_HBW_BASE 0x4C5D000uww
#define PSOC_AWC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PSOC_AWC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPSOC_AWC1_MSTW_IF_WW_PWVT_HBW_BASE 0x4C5D200uww
#define PSOC_AWC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_AWC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPSOC_AWC1_MSTW_IF_WW_SHWD_WBW_BASE 0x4C5D400uww
#define PSOC_AWC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PSOC_AWC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPSOC_AWC1_MSTW_IF_WW_PWVT_WBW_BASE 0x4C5D600uww
#define PSOC_AWC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PSOC_AWC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPSOC_AWC1_MSTW_IF_E2E_CWDT_BASE 0x4C5D800uww
#define PSOC_AWC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PSOC_AWC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPSOC_AWC1_MSTW_IF_AXUSEW_BASE 0x4C5DA80uww
#define PSOC_AWC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PSOC_AWC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPSOC_AWC1_MSTW_IF_DBG_HBW_BASE 0x4C5DB00uww
#define PSOC_AWC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_AWC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPSOC_AWC1_MSTW_IF_DBG_WBW_BASE 0x4C5DB80uww
#define PSOC_AWC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PSOC_AWC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPSOC_AWC1_MSTW_IF_COWE_HBW_BASE 0x4C5DC00uww
#define PSOC_AWC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PSOC_AWC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPSOC_AWC1_MSTW_IF_COWE_WBW_BASE 0x4C5DD80uww
#define PSOC_AWC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PSOC_AWC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPSOC_AWC1_MSTW_IF_SPECIAW_BASE 0x4C5DE80uww
#define PSOC_AWC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPSOC_AWC1_AUX_BASE 0x4C5E000uww
#define PSOC_AWC1_AUX_MAX_OFFSET 0x1000
#define PSOC_AWC1_AUX_SECTION 0xE800
#define mmPSOC_AWC1_AUX_SPECIAW_BASE 0x4C5EE80uww
#define PSOC_AWC1_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AWC1_AUX_SPECIAW_SECTION 0x1180
#define mmPSOC_SECUWITY_BASE 0x4C60000uww
#define PSOC_SECUWITY_MAX_OFFSET 0x1000
#define PSOC_SECUWITY_SECTION 0xE800
#define mmPSOC_SECUWITY_SPECIAW_BASE 0x4C60E80uww
#define PSOC_SECUWITY_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_SECUWITY_SPECIAW_SECTION 0x1800
#define mmJT_MSTW_IF_WW_SHWD_HBW_BASE 0x4C61000uww
#define JT_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define JT_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmJT_MSTW_IF_WW_PWVT_HBW_BASE 0x4C61200uww
#define JT_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define JT_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmJT_MSTW_IF_WW_SHWD_WBW_BASE 0x4C61400uww
#define JT_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define JT_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmJT_MSTW_IF_WW_PWVT_WBW_BASE 0x4C61600uww
#define JT_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define JT_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmJT_MSTW_IF_E2E_CWDT_BASE 0x4C61800uww
#define JT_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define JT_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmJT_MSTW_IF_AXUSEW_BASE 0x4C61A80uww
#define JT_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define JT_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmJT_MSTW_IF_DBG_HBW_BASE 0x4C61B00uww
#define JT_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define JT_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmJT_MSTW_IF_DBG_WBW_BASE 0x4C61B80uww
#define JT_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define JT_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmJT_MSTW_IF_COWE_HBW_BASE 0x4C61C00uww
#define JT_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define JT_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmJT_MSTW_IF_COWE_WBW_BASE 0x4C61D80uww
#define JT_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define JT_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmJT_MSTW_IF_SPECIAW_BASE 0x4C61E80uww
#define JT_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define JT_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSMI_MSTW_IF_WW_SHWD_HBW_BASE 0x4C62000uww
#define SMI_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SMI_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSMI_MSTW_IF_WW_PWVT_HBW_BASE 0x4C62200uww
#define SMI_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SMI_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSMI_MSTW_IF_WW_SHWD_WBW_BASE 0x4C62400uww
#define SMI_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SMI_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSMI_MSTW_IF_WW_PWVT_WBW_BASE 0x4C62600uww
#define SMI_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SMI_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSMI_MSTW_IF_E2E_CWDT_BASE 0x4C62800uww
#define SMI_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SMI_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSMI_MSTW_IF_AXUSEW_BASE 0x4C62A80uww
#define SMI_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SMI_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSMI_MSTW_IF_DBG_HBW_BASE 0x4C62B00uww
#define SMI_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SMI_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSMI_MSTW_IF_DBG_WBW_BASE 0x4C62B80uww
#define SMI_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SMI_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSMI_MSTW_IF_COWE_HBW_BASE 0x4C62C00uww
#define SMI_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SMI_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSMI_MSTW_IF_COWE_WBW_BASE 0x4C62D80uww
#define SMI_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SMI_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSMI_MSTW_IF_SPECIAW_BASE 0x4C62E80uww
#define SMI_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SMI_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmI2C_S_MSTW_IF_WW_SHWD_HBW_BASE 0x4C63000uww
#define I2C_S_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define I2C_S_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmI2C_S_MSTW_IF_WW_PWVT_HBW_BASE 0x4C63200uww
#define I2C_S_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define I2C_S_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmI2C_S_MSTW_IF_WW_SHWD_WBW_BASE 0x4C63400uww
#define I2C_S_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define I2C_S_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmI2C_S_MSTW_IF_WW_PWVT_WBW_BASE 0x4C63600uww
#define I2C_S_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define I2C_S_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmI2C_S_MSTW_IF_E2E_CWDT_BASE 0x4C63800uww
#define I2C_S_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define I2C_S_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmI2C_S_MSTW_IF_AXUSEW_BASE 0x4C63A80uww
#define I2C_S_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define I2C_S_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmI2C_S_MSTW_IF_DBG_HBW_BASE 0x4C63B00uww
#define I2C_S_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define I2C_S_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmI2C_S_MSTW_IF_DBG_WBW_BASE 0x4C63B80uww
#define I2C_S_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define I2C_S_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmI2C_S_MSTW_IF_COWE_HBW_BASE 0x4C63C00uww
#define I2C_S_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define I2C_S_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmI2C_S_MSTW_IF_COWE_WBW_BASE 0x4C63D80uww
#define I2C_S_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define I2C_S_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmI2C_S_MSTW_IF_SPECIAW_BASE 0x4C63E80uww
#define I2C_S_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define I2C_S_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPSOC_SVID0_BASE 0x4C64000uww
#define PSOC_SVID0_MAX_OFFSET 0x1000
#define PSOC_SVID0_SECTION 0xE800
#define mmPSOC_SVID0_SPECIAW_BASE 0x4C64E80uww
#define PSOC_SVID0_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_SVID0_SPECIAW_SECTION 0x1800
#define mmPSOC_SVID1_BASE 0x4C65000uww
#define PSOC_SVID1_MAX_OFFSET 0x1000
#define PSOC_SVID1_SECTION 0xE800
#define mmPSOC_SVID1_SPECIAW_BASE 0x4C65E80uww
#define PSOC_SVID1_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_SVID1_SPECIAW_SECTION 0x1800
#define mmPSOC_SVID2_BASE 0x4C66000uww
#define PSOC_SVID2_MAX_OFFSET 0x1000
#define PSOC_SVID2_SECTION 0xE800
#define mmPSOC_SVID2_SPECIAW_BASE 0x4C66E80uww
#define PSOC_SVID2_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_SVID2_SPECIAW_SECTION 0x5180
#define mmPSOC_MME_PWW_CTWW_BASE 0x4C6C000uww
#define PSOC_MME_PWW_CTWW_MAX_OFFSET 0x3540
#define PSOC_MME_PWW_CTWW_SECTION 0x3600
#define mmPSOC_MME_PWW_ASIF_SWV_BASE 0x4C6C360uww
#define PSOC_MME_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define PSOC_MME_PWW_ASIF_SWV_SECTION 0xA000
#define mmPSOC_MME_PWW_DIV_0_WWX_BASE 0x4C6C400uww
#define PSOC_MME_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define PSOC_MME_PWW_DIV_0_WWX_SECTION 0x4000
#define mmPSOC_MME_PWW_DIV_1_WWX_BASE 0x4C6C800uww
#define PSOC_MME_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define PSOC_MME_PWW_DIV_1_WWX_SECTION 0x2000
#define mmPSOC_MME_PWW_DIV_2_WWX_BASE 0x4C6CA00uww
#define PSOC_MME_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define PSOC_MME_PWW_DIV_2_WWX_SECTION 0x2000
#define mmPSOC_MME_PWW_DIV_3_WWX_BASE 0x4C6CC00uww
#define PSOC_MME_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define PSOC_MME_PWW_DIV_3_WWX_SECTION 0x2800
#define mmPSOC_MME_PWW_SPECIAW_BASE 0x4C6CE80uww
#define PSOC_MME_PWW_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_MME_PWW_SPECIAW_SECTION 0x1800
#define mmPSOC_CPU_PWW_CTWW_BASE 0x4C6D000uww
#define PSOC_CPU_PWW_CTWW_MAX_OFFSET 0x3540
#define PSOC_CPU_PWW_CTWW_SECTION 0x3600
#define mmPSOC_CPU_PWW_ASIF_SWV_BASE 0x4C6D360uww
#define PSOC_CPU_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define PSOC_CPU_PWW_ASIF_SWV_SECTION 0xA000
#define mmPSOC_CPU_PWW_DIV_0_WWX_BASE 0x4C6D400uww
#define PSOC_CPU_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define PSOC_CPU_PWW_DIV_0_WWX_SECTION 0x4000
#define mmPSOC_CPU_PWW_DIV_1_WWX_BASE 0x4C6D800uww
#define PSOC_CPU_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define PSOC_CPU_PWW_DIV_1_WWX_SECTION 0x2000
#define mmPSOC_CPU_PWW_DIV_2_WWX_BASE 0x4C6DA00uww
#define PSOC_CPU_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define PSOC_CPU_PWW_DIV_2_WWX_SECTION 0x2000
#define mmPSOC_CPU_PWW_DIV_3_WWX_BASE 0x4C6DC00uww
#define PSOC_CPU_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define PSOC_CPU_PWW_DIV_3_WWX_SECTION 0x2800
#define mmPSOC_CPU_PWW_SPECIAW_BASE 0x4C6DE80uww
#define PSOC_CPU_PWW_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_CPU_PWW_SPECIAW_SECTION 0x1800
#define mmPSOC_VID_PWW_CTWW_BASE 0x4C6E000uww
#define PSOC_VID_PWW_CTWW_MAX_OFFSET 0x3540
#define PSOC_VID_PWW_CTWW_SECTION 0x3600
#define mmPSOC_VID_PWW_ASIF_SWV_BASE 0x4C6E360uww
#define PSOC_VID_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define PSOC_VID_PWW_ASIF_SWV_SECTION 0xA000
#define mmPSOC_VID_PWW_DIV_0_WWX_BASE 0x4C6E400uww
#define PSOC_VID_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define PSOC_VID_PWW_DIV_0_WWX_SECTION 0x4000
#define mmPSOC_VID_PWW_DIV_1_WWX_BASE 0x4C6E800uww
#define PSOC_VID_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define PSOC_VID_PWW_DIV_1_WWX_SECTION 0x2000
#define mmPSOC_VID_PWW_DIV_2_WWX_BASE 0x4C6EA00uww
#define PSOC_VID_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define PSOC_VID_PWW_DIV_2_WWX_SECTION 0x2000
#define mmPSOC_VID_PWW_DIV_3_WWX_BASE 0x4C6EC00uww
#define PSOC_VID_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define PSOC_VID_PWW_DIV_3_WWX_SECTION 0x2800
#define mmPSOC_VID_PWW_SPECIAW_BASE 0x4C6EE80uww
#define PSOC_VID_PWW_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_VID_PWW_SPECIAW_SECTION 0x5180
#define mmPSOC_WESET_CONF_BASE 0x4C74000uww
#define PSOC_WESET_CONF_MAX_OFFSET 0x1000
#define PSOC_WESET_CONF_SECTION 0xE800
#define mmPSOC_WESET_CONF_SPECIAW_BASE 0x4C74E80uww
#define PSOC_WESET_CONF_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_WESET_CONF_SPECIAW_SECTION 0x1800
#define mmPSOC_DFT_APB_BASE 0x4C75000uww
#define PSOC_DFT_APB_MAX_OFFSET 0x8000
#define PSOC_DFT_APB_SECTION 0x1000
#define mmPSOC_AVS0_BASE 0x4C76000uww
#define PSOC_AVS0_MAX_OFFSET 0x1000
#define PSOC_AVS0_SECTION 0xE800
#define mmPSOC_AVS0_SPECIAW_BASE 0x4C76E80uww
#define PSOC_AVS0_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AVS0_SPECIAW_SECTION 0x1800
#define mmPSOC_AVS1_BASE 0x4C77000uww
#define PSOC_AVS1_MAX_OFFSET 0x1000
#define PSOC_AVS1_SECTION 0xE800
#define mmPSOC_AVS1_SPECIAW_BASE 0x4C77E80uww
#define PSOC_AVS1_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AVS1_SPECIAW_SECTION 0x1800
#define mmPSOC_AVS2_BASE 0x4C78000uww
#define PSOC_AVS2_MAX_OFFSET 0x1000
#define PSOC_AVS2_SECTION 0xE800
#define mmPSOC_AVS2_SPECIAW_BASE 0x4C78E80uww
#define PSOC_AVS2_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_AVS2_SPECIAW_SECTION 0x1800
#define mmPSOC_PWM0_BASE 0x4C79000uww
#define PSOC_PWM0_MAX_OFFSET 0x1000
#define PSOC_PWM0_SECTION 0xE800
#define mmPSOC_PWM0_SPECIAW_BASE 0x4C79E80uww
#define PSOC_PWM0_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_PWM0_SPECIAW_SECTION 0x1800
#define mmPSOC_PWM1_BASE 0x4C7A000uww
#define PSOC_PWM1_MAX_OFFSET 0x1000
#define PSOC_PWM1_SECTION 0xE800
#define mmPSOC_PWM1_SPECIAW_BASE 0x4C7AE80uww
#define PSOC_PWM1_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_PWM1_SPECIAW_SECTION 0x1800
#define mmSVID0_AC_BASE 0x4C7B000uww
#define SVID0_AC_MAX_OFFSET 0x1000
#define SVID0_AC_SECTION 0xE800
#define mmSVID0_AC_SPECIAW_BASE 0x4C7BE80uww
#define SVID0_AC_SPECIAW_MAX_OFFSET 0x1800
#define SVID0_AC_SPECIAW_SECTION 0x1800
#define mmSVID1_AC_BASE 0x4C7C000uww
#define SVID1_AC_MAX_OFFSET 0x1000
#define SVID1_AC_SECTION 0xE800
#define mmSVID1_AC_SPECIAW_BASE 0x4C7CE80uww
#define SVID1_AC_SPECIAW_MAX_OFFSET 0x1800
#define SVID1_AC_SPECIAW_SECTION 0x1800
#define mmSVID2_AC_BASE 0x4C7D000uww
#define SVID2_AC_MAX_OFFSET 0x1000
#define SVID2_AC_SECTION 0xE800
#define mmSVID2_AC_SPECIAW_BASE 0x4C7DE80uww
#define SVID2_AC_SPECIAW_MAX_OFFSET 0x1800
#define SVID2_AC_SPECIAW_SECTION 0x1180
#define mmPSOC_MSTW_IF_WW_SHWD_HBW_BASE 0x4C7F000uww
#define PSOC_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PSOC_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPSOC_MSTW_IF_WW_PWVT_HBW_BASE 0x4C7F200uww
#define PSOC_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PSOC_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPSOC_MSTW_IF_WW_SHWD_WBW_BASE 0x4C7F400uww
#define PSOC_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PSOC_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPSOC_MSTW_IF_WW_PWVT_WBW_BASE 0x4C7F600uww
#define PSOC_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PSOC_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPSOC_MSTW_IF_E2E_CWDT_BASE 0x4C7F800uww
#define PSOC_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PSOC_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPSOC_MSTW_IF_AXUSEW_BASE 0x4C7FA80uww
#define PSOC_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PSOC_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPSOC_MSTW_IF_DBG_HBW_BASE 0x4C7FB00uww
#define PSOC_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PSOC_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPSOC_MSTW_IF_DBG_WBW_BASE 0x4C7FB80uww
#define PSOC_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PSOC_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPSOC_MSTW_IF_COWE_HBW_BASE 0x4C7FC00uww
#define PSOC_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PSOC_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPSOC_MSTW_IF_COWE_WBW_BASE 0x4C7FD80uww
#define PSOC_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PSOC_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPSOC_MSTW_IF_SPECIAW_BASE 0x4C7FE80uww
#define PSOC_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PSOC_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPDMA0_QM_AWC_DCCM_BASE 0x4C80000uww
#define PDMA0_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define PDMA0_QM_AWC_DCCM_SECTION 0x8000
#define mmPDMA0_QM_AWC_AUX_BASE 0x4C88000uww
#define PDMA0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define PDMA0_QM_AWC_AUX_SECTION 0xE800
#define mmPDMA0_QM_AWC_AUX_SPECIAW_BASE 0x4C88E80uww
#define PDMA0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PDMA0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmPDMA0_QM_BASE 0x4C8A000uww
#define PDMA0_QM_MAX_OFFSET 0x1000
#define PDMA0_QM_SECTION 0x9000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x4C8A900uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x4C8A908uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x4C8A910uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x4C8A918uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x4C8A920uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x4C8A928uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x4C8A930uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x4C8A938uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x4C8A940uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x4C8A948uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x4C8A950uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x4C8A958uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x4C8A960uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x4C8A968uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x4C8A970uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmPDMA0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x4C8A978uww
#define PDMA0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define PDMA0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmPDMA0_QM_AXUSEW_SECUWED_BASE 0x4C8AB00uww
#define PDMA0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define PDMA0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmPDMA0_QM_AXUSEW_NONSECUWED_BASE 0x4C8AB80uww
#define PDMA0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define PDMA0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmPDMA0_QM_DBG_HBW_BASE 0x4C8AC00uww
#define PDMA0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA0_QM_DBG_HBW_SECTION 0x8000
#define mmPDMA0_QM_DBG_WBW_BASE 0x4C8AC80uww
#define PDMA0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define PDMA0_QM_DBG_WBW_SECTION 0x1000
#define mmPDMA0_QM_CGM_BASE 0x4C8AD80uww
#define PDMA0_QM_CGM_MAX_OFFSET 0xC000
#define PDMA0_QM_CGM_SECTION 0x1000
#define mmPDMA0_QM_SPECIAW_BASE 0x4C8AE80uww
#define PDMA0_QM_SPECIAW_MAX_OFFSET 0x1800
#define PDMA0_QM_SPECIAW_SECTION 0x1800
#define mmPDMA0_COWE_BASE 0x4C8B000uww
#define PDMA0_COWE_MAX_OFFSET 0x1000
#define PDMA0_COWE_SECTION 0x8000
#define mmPDMA0_COWE_CTX_AXUSEW_BASE 0x4C8B800uww
#define PDMA0_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define PDMA0_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmPDMA0_COWE_CTX_BASE 0x4C8B860uww
#define PDMA0_COWE_CTX_MAX_OFFSET 0x9000
#define PDMA0_COWE_CTX_SECTION 0x5A00
#define mmPDMA0_COWE_KDMA_CGM_BASE 0x4C8BE00uww
#define PDMA0_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define PDMA0_COWE_KDMA_CGM_SECTION 0x8000
#define mmPDMA0_COWE_SPECIAW_BASE 0x4C8BE80uww
#define PDMA0_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PDMA0_COWE_SPECIAW_SECTION 0x1800
#define mmPDMA0_MSTW_IF_WW_SHWD_HBW_BASE 0x4C8C000uww
#define PDMA0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PDMA0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPDMA0_MSTW_IF_WW_PWVT_HBW_BASE 0x4C8C200uww
#define PDMA0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PDMA0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPDMA0_MSTW_IF_WW_SHWD_WBW_BASE 0x4C8C400uww
#define PDMA0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PDMA0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPDMA0_MSTW_IF_WW_PWVT_WBW_BASE 0x4C8C600uww
#define PDMA0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PDMA0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPDMA0_MSTW_IF_E2E_CWDT_BASE 0x4C8C800uww
#define PDMA0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PDMA0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPDMA0_MSTW_IF_AXUSEW_BASE 0x4C8CA80uww
#define PDMA0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PDMA0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPDMA0_MSTW_IF_DBG_HBW_BASE 0x4C8CB00uww
#define PDMA0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPDMA0_MSTW_IF_DBG_WBW_BASE 0x4C8CB80uww
#define PDMA0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PDMA0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPDMA0_MSTW_IF_COWE_HBW_BASE 0x4C8CC00uww
#define PDMA0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PDMA0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPDMA0_MSTW_IF_COWE_WBW_BASE 0x4C8CD80uww
#define PDMA0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PDMA0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPDMA0_MSTW_IF_SPECIAW_BASE 0x4C8CE80uww
#define PDMA0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PDMA0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmPDMA1_QM_AWC_DCCM_BASE 0x4C90000uww
#define PDMA1_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define PDMA1_QM_AWC_DCCM_SECTION 0x8000
#define mmPDMA1_QM_AWC_AUX_BASE 0x4C98000uww
#define PDMA1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define PDMA1_QM_AWC_AUX_SECTION 0xE800
#define mmPDMA1_QM_AWC_AUX_SPECIAW_BASE 0x4C98E80uww
#define PDMA1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PDMA1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmPDMA1_QM_BASE 0x4C9A000uww
#define PDMA1_QM_MAX_OFFSET 0x1000
#define PDMA1_QM_SECTION 0x9000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x4C9A900uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x4C9A908uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x4C9A910uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x4C9A918uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x4C9A920uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x4C9A928uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x4C9A930uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x4C9A938uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x4C9A940uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x4C9A948uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x4C9A950uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x4C9A958uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x4C9A960uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x4C9A968uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x4C9A970uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmPDMA1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x4C9A978uww
#define PDMA1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define PDMA1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmPDMA1_QM_AXUSEW_SECUWED_BASE 0x4C9AB00uww
#define PDMA1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define PDMA1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmPDMA1_QM_AXUSEW_NONSECUWED_BASE 0x4C9AB80uww
#define PDMA1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define PDMA1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmPDMA1_QM_DBG_HBW_BASE 0x4C9AC00uww
#define PDMA1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA1_QM_DBG_HBW_SECTION 0x8000
#define mmPDMA1_QM_DBG_WBW_BASE 0x4C9AC80uww
#define PDMA1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define PDMA1_QM_DBG_WBW_SECTION 0x1000
#define mmPDMA1_QM_CGM_BASE 0x4C9AD80uww
#define PDMA1_QM_CGM_MAX_OFFSET 0xC000
#define PDMA1_QM_CGM_SECTION 0x1000
#define mmPDMA1_QM_SPECIAW_BASE 0x4C9AE80uww
#define PDMA1_QM_SPECIAW_MAX_OFFSET 0x1800
#define PDMA1_QM_SPECIAW_SECTION 0x1800
#define mmPDMA1_COWE_BASE 0x4C9B000uww
#define PDMA1_COWE_MAX_OFFSET 0x1000
#define PDMA1_COWE_SECTION 0x8000
#define mmPDMA1_COWE_CTX_AXUSEW_BASE 0x4C9B800uww
#define PDMA1_COWE_CTX_AXUSEW_MAX_OFFSET 0x5000
#define PDMA1_COWE_CTX_AXUSEW_SECTION 0x6000
#define mmPDMA1_COWE_CTX_BASE 0x4C9B860uww
#define PDMA1_COWE_CTX_MAX_OFFSET 0x9000
#define PDMA1_COWE_CTX_SECTION 0x5A00
#define mmPDMA1_COWE_KDMA_CGM_BASE 0x4C9BE00uww
#define PDMA1_COWE_KDMA_CGM_MAX_OFFSET 0xC000
#define PDMA1_COWE_KDMA_CGM_SECTION 0x8000
#define mmPDMA1_COWE_SPECIAW_BASE 0x4C9BE80uww
#define PDMA1_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PDMA1_COWE_SPECIAW_SECTION 0x1800
#define mmPDMA1_MSTW_IF_WW_SHWD_HBW_BASE 0x4C9C000uww
#define PDMA1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PDMA1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPDMA1_MSTW_IF_WW_PWVT_HBW_BASE 0x4C9C200uww
#define PDMA1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PDMA1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPDMA1_MSTW_IF_WW_SHWD_WBW_BASE 0x4C9C400uww
#define PDMA1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PDMA1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPDMA1_MSTW_IF_WW_PWVT_WBW_BASE 0x4C9C600uww
#define PDMA1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PDMA1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPDMA1_MSTW_IF_E2E_CWDT_BASE 0x4C9C800uww
#define PDMA1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PDMA1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPDMA1_MSTW_IF_AXUSEW_BASE 0x4C9CA80uww
#define PDMA1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PDMA1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPDMA1_MSTW_IF_DBG_HBW_BASE 0x4C9CB00uww
#define PDMA1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PDMA1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPDMA1_MSTW_IF_DBG_WBW_BASE 0x4C9CB80uww
#define PDMA1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PDMA1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPDMA1_MSTW_IF_COWE_HBW_BASE 0x4C9CC00uww
#define PDMA1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PDMA1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPDMA1_MSTW_IF_COWE_WBW_BASE 0x4C9CD80uww
#define PDMA1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PDMA1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPDMA1_MSTW_IF_SPECIAW_BASE 0x4C9CE80uww
#define PDMA1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PDMA1_MSTW_IF_SPECIAW_SECTION 0x23180
#define mmCPU_CA53_CFG_BASE 0x4CC0000uww
#define CPU_CA53_CFG_MAX_OFFSET 0x1000
#define CPU_CA53_CFG_SECTION 0xE800
#define mmCPU_CA53_CFG_SPECIAW_BASE 0x4CC0E80uww
#define CPU_CA53_CFG_SPECIAW_MAX_OFFSET 0x1800
#define CPU_CA53_CFG_SPECIAW_SECTION 0x1800
#define mmCPU_IF_BASE 0x4CC1000uww
#define CPU_IF_MAX_OFFSET 0x1000
#define CPU_IF_SECTION 0xE800
#define mmCPU_IF_SPECIAW_BASE 0x4CC1E80uww
#define CPU_IF_SPECIAW_MAX_OFFSET 0x1800
#define CPU_IF_SPECIAW_SECTION 0x1800
#define mmCPU_TIMESTAMP_BASE 0x4CC2000uww
#define CPU_TIMESTAMP_MAX_OFFSET 0x1000
#define CPU_TIMESTAMP_SECTION 0x1000
#define mmCPU_MSTW_IF_WW_SHWD_HBW_BASE 0x4CC3000uww
#define CPU_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define CPU_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmCPU_MSTW_IF_WW_PWVT_HBW_BASE 0x4CC3200uww
#define CPU_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define CPU_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmCPU_MSTW_IF_WW_SHWD_WBW_BASE 0x4CC3400uww
#define CPU_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define CPU_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmCPU_MSTW_IF_WW_PWVT_WBW_BASE 0x4CC3600uww
#define CPU_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define CPU_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmCPU_MSTW_IF_E2E_CWDT_BASE 0x4CC3800uww
#define CPU_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define CPU_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmCPU_MSTW_IF_AXUSEW_BASE 0x4CC3A80uww
#define CPU_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define CPU_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmCPU_MSTW_IF_DBG_HBW_BASE 0x4CC3B00uww
#define CPU_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define CPU_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmCPU_MSTW_IF_DBG_WBW_BASE 0x4CC3B80uww
#define CPU_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define CPU_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmCPU_MSTW_IF_COWE_HBW_BASE 0x4CC3C00uww
#define CPU_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define CPU_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmCPU_MSTW_IF_COWE_WBW_BASE 0x4CC3D80uww
#define CPU_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define CPU_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmCPU_MSTW_IF_SPECIAW_BASE 0x4CC3E80uww
#define CPU_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define CPU_MSTW_IF_SPECIAW_SECTION 0x3C180
#define mmPMMU_HBW_MMU_BASE 0x4D00000uww
#define PMMU_HBW_MMU_MAX_OFFSET 0x1000
#define PMMU_HBW_MMU_SECTION 0xE800
#define mmPMMU_HBW_MMU_SPECIAW_BASE 0x4D00E80uww
#define PMMU_HBW_MMU_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_HBW_MMU_SPECIAW_SECTION 0x1800
#define mmPMMU_HBW_STWB_BASE 0x4D01000uww
#define PMMU_HBW_STWB_MAX_OFFSET 0x1000
#define PMMU_HBW_STWB_SECTION 0xE800
#define mmPMMU_HBW_STWB_SPECIAW_BASE 0x4D01E80uww
#define PMMU_HBW_STWB_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_HBW_STWB_SPECIAW_SECTION 0x1800
#define mmPMMU_HBW_MSTW_IF_WW_SHWD_HBW_BASE 0x4D02000uww
#define PMMU_HBW_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PMMU_HBW_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPMMU_HBW_MSTW_IF_WW_PWVT_HBW_BASE 0x4D02200uww
#define PMMU_HBW_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PMMU_HBW_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPMMU_HBW_MSTW_IF_WW_SHWD_WBW_BASE 0x4D02400uww
#define PMMU_HBW_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PMMU_HBW_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPMMU_HBW_MSTW_IF_WW_PWVT_WBW_BASE 0x4D02600uww
#define PMMU_HBW_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PMMU_HBW_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPMMU_HBW_MSTW_IF_E2E_CWDT_BASE 0x4D02800uww
#define PMMU_HBW_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PMMU_HBW_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPMMU_HBW_MSTW_IF_AXUSEW_BASE 0x4D02A80uww
#define PMMU_HBW_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PMMU_HBW_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPMMU_HBW_MSTW_IF_DBG_HBW_BASE 0x4D02B00uww
#define PMMU_HBW_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PMMU_HBW_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPMMU_HBW_MSTW_IF_DBG_WBW_BASE 0x4D02B80uww
#define PMMU_HBW_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PMMU_HBW_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPMMU_HBW_MSTW_IF_COWE_HBW_BASE 0x4D02C00uww
#define PMMU_HBW_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PMMU_HBW_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPMMU_HBW_MSTW_IF_COWE_WBW_BASE 0x4D02D80uww
#define PMMU_HBW_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PMMU_HBW_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPMMU_HBW_MSTW_IF_SPECIAW_BASE 0x4D02E80uww
#define PMMU_HBW_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_HBW_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmPMMU_PIF_BASE 0x4D03000uww
#define PMMU_PIF_MAX_OFFSET 0x1000
#define PMMU_PIF_SECTION 0xE800
#define mmPMMU_PIF_SPECIAW_BASE 0x4D03E80uww
#define PMMU_PIF_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_PIF_SPECIAW_SECTION 0x1800
#define mmPMMU_MME_PWW_CTWW_BASE 0x4D04000uww
#define PMMU_MME_PWW_CTWW_MAX_OFFSET 0x3540
#define PMMU_MME_PWW_CTWW_SECTION 0x3600
#define mmPMMU_MME_PWW_ASIF_SWV_BASE 0x4D04360uww
#define PMMU_MME_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define PMMU_MME_PWW_ASIF_SWV_SECTION 0xA000
#define mmPMMU_MME_PWW_DIV_0_WWX_BASE 0x4D04400uww
#define PMMU_MME_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define PMMU_MME_PWW_DIV_0_WWX_SECTION 0x4000
#define mmPMMU_MME_PWW_DIV_1_WWX_BASE 0x4D04800uww
#define PMMU_MME_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define PMMU_MME_PWW_DIV_1_WWX_SECTION 0x2000
#define mmPMMU_MME_PWW_DIV_2_WWX_BASE 0x4D04A00uww
#define PMMU_MME_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define PMMU_MME_PWW_DIV_2_WWX_SECTION 0x2000
#define mmPMMU_MME_PWW_DIV_3_WWX_BASE 0x4D04C00uww
#define PMMU_MME_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define PMMU_MME_PWW_DIV_3_WWX_SECTION 0x2800
#define mmPMMU_MME_PWW_SPECIAW_BASE 0x4D04E80uww
#define PMMU_MME_PWW_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_MME_PWW_SPECIAW_SECTION 0x1800
#define mmPMMU_VID_PWW_CTWW_BASE 0x4D05000uww
#define PMMU_VID_PWW_CTWW_MAX_OFFSET 0x3540
#define PMMU_VID_PWW_CTWW_SECTION 0x3600
#define mmPMMU_VID_PWW_ASIF_SWV_BASE 0x4D05360uww
#define PMMU_VID_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define PMMU_VID_PWW_ASIF_SWV_SECTION 0xA000
#define mmPMMU_VID_PWW_DIV_0_WWX_BASE 0x4D05400uww
#define PMMU_VID_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define PMMU_VID_PWW_DIV_0_WWX_SECTION 0x4000
#define mmPMMU_VID_PWW_DIV_1_WWX_BASE 0x4D05800uww
#define PMMU_VID_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define PMMU_VID_PWW_DIV_1_WWX_SECTION 0x2000
#define mmPMMU_VID_PWW_DIV_2_WWX_BASE 0x4D05A00uww
#define PMMU_VID_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define PMMU_VID_PWW_DIV_2_WWX_SECTION 0x2000
#define mmPMMU_VID_PWW_DIV_3_WWX_BASE 0x4D05C00uww
#define PMMU_VID_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define PMMU_VID_PWW_DIV_3_WWX_SECTION 0x2800
#define mmPMMU_VID_PWW_SPECIAW_BASE 0x4D05E80uww
#define PMMU_VID_PWW_SPECIAW_MAX_OFFSET 0x1800
#define PMMU_VID_PWW_SPECIAW_SECTION 0x3A180
#define mmXBAW_MID_0_BASE 0x4D40000uww
#define XBAW_MID_0_MAX_OFFSET 0x1000
#define XBAW_MID_0_SECTION 0xE800
#define mmXBAW_MID_0_SPECIAW_BASE 0x4D40E80uww
#define XBAW_MID_0_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_MID_0_SPECIAW_SECTION 0x1800
#define mmDCOWE0_XBAW_DMA_PWW_CTWW_BASE 0x4D41000uww
#define DCOWE0_XBAW_DMA_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_XBAW_DMA_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_XBAW_DMA_PWW_ASIF_SWV_BASE 0x4D41360uww
#define DCOWE0_XBAW_DMA_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_XBAW_DMA_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_XBAW_DMA_PWW_DIV_0_WWX_BASE 0x4D41400uww
#define DCOWE0_XBAW_DMA_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_DMA_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_XBAW_DMA_PWW_DIV_1_WWX_BASE 0x4D41800uww
#define DCOWE0_XBAW_DMA_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_DMA_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_DMA_PWW_DIV_2_WWX_BASE 0x4D41A00uww
#define DCOWE0_XBAW_DMA_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_DMA_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_DMA_PWW_DIV_3_WWX_BASE 0x4D41C00uww
#define DCOWE0_XBAW_DMA_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_DMA_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_XBAW_DMA_PWW_SPECIAW_BASE 0x4D41E80uww
#define DCOWE0_XBAW_DMA_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_DMA_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_XBAW_MMU_PWW_CTWW_BASE 0x4D42000uww
#define DCOWE0_XBAW_MMU_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_XBAW_MMU_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_XBAW_MMU_PWW_ASIF_SWV_BASE 0x4D42360uww
#define DCOWE0_XBAW_MMU_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_XBAW_MMU_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_XBAW_MMU_PWW_DIV_0_WWX_BASE 0x4D42400uww
#define DCOWE0_XBAW_MMU_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_MMU_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_XBAW_MMU_PWW_DIV_1_WWX_BASE 0x4D42800uww
#define DCOWE0_XBAW_MMU_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MMU_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_MMU_PWW_DIV_2_WWX_BASE 0x4D42A00uww
#define DCOWE0_XBAW_MMU_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MMU_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_MMU_PWW_DIV_3_WWX_BASE 0x4D42C00uww
#define DCOWE0_XBAW_MMU_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MMU_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_XBAW_MMU_PWW_SPECIAW_BASE 0x4D42E80uww
#define DCOWE0_XBAW_MMU_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_MMU_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_XBAW_IF_PWW_CTWW_BASE 0x4D43000uww
#define DCOWE0_XBAW_IF_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_XBAW_IF_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_XBAW_IF_PWW_ASIF_SWV_BASE 0x4D43360uww
#define DCOWE0_XBAW_IF_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_XBAW_IF_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_XBAW_IF_PWW_DIV_0_WWX_BASE 0x4D43400uww
#define DCOWE0_XBAW_IF_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_IF_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_XBAW_IF_PWW_DIV_1_WWX_BASE 0x4D43800uww
#define DCOWE0_XBAW_IF_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_IF_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_IF_PWW_DIV_2_WWX_BASE 0x4D43A00uww
#define DCOWE0_XBAW_IF_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_IF_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_IF_PWW_DIV_3_WWX_BASE 0x4D43C00uww
#define DCOWE0_XBAW_IF_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_IF_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_XBAW_IF_PWW_SPECIAW_BASE 0x4D43E80uww
#define DCOWE0_XBAW_IF_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_IF_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_XBAW_MESH_PWW_CTWW_BASE 0x4D44000uww
#define DCOWE0_XBAW_MESH_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_XBAW_MESH_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_XBAW_MESH_PWW_ASIF_SWV_BASE 0x4D44360uww
#define DCOWE0_XBAW_MESH_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_XBAW_MESH_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_XBAW_MESH_PWW_DIV_0_WWX_BASE 0x4D44400uww
#define DCOWE0_XBAW_MESH_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_MESH_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_XBAW_MESH_PWW_DIV_1_WWX_BASE 0x4D44800uww
#define DCOWE0_XBAW_MESH_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MESH_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_MESH_PWW_DIV_2_WWX_BASE 0x4D44A00uww
#define DCOWE0_XBAW_MESH_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MESH_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_XBAW_MESH_PWW_DIV_3_WWX_BASE 0x4D44C00uww
#define DCOWE0_XBAW_MESH_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_XBAW_MESH_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_XBAW_MESH_PWW_SPECIAW_BASE 0x4D44E80uww
#define DCOWE0_XBAW_MESH_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_XBAW_MESH_PWW_SPECIAW_SECTION 0x3180
#define mmXBAW_EDGE_0_BASE 0x4D48000uww
#define XBAW_EDGE_0_MAX_OFFSET 0x1000
#define XBAW_EDGE_0_SECTION 0xE800
#define mmXBAW_EDGE_0_SPECIAW_BASE 0x4D48E80uww
#define XBAW_EDGE_0_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_EDGE_0_SPECIAW_SECTION 0x7180
#define mmXBAW_MID_1_BASE 0x4D50000uww
#define XBAW_MID_1_MAX_OFFSET 0x1000
#define XBAW_MID_1_SECTION 0xE800
#define mmXBAW_MID_1_SPECIAW_BASE 0x4D50E80uww
#define XBAW_MID_1_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_MID_1_SPECIAW_SECTION 0x1800
#define mmDCOWE1_XBAW_DMA_PWW_CTWW_BASE 0x4D51000uww
#define DCOWE1_XBAW_DMA_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_XBAW_DMA_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_XBAW_DMA_PWW_ASIF_SWV_BASE 0x4D51360uww
#define DCOWE1_XBAW_DMA_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_XBAW_DMA_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_XBAW_DMA_PWW_DIV_0_WWX_BASE 0x4D51400uww
#define DCOWE1_XBAW_DMA_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_DMA_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_XBAW_DMA_PWW_DIV_1_WWX_BASE 0x4D51800uww
#define DCOWE1_XBAW_DMA_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_DMA_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_DMA_PWW_DIV_2_WWX_BASE 0x4D51A00uww
#define DCOWE1_XBAW_DMA_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_DMA_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_DMA_PWW_DIV_3_WWX_BASE 0x4D51C00uww
#define DCOWE1_XBAW_DMA_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_DMA_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_XBAW_DMA_PWW_SPECIAW_BASE 0x4D51E80uww
#define DCOWE1_XBAW_DMA_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_DMA_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_XBAW_MMU_PWW_CTWW_BASE 0x4D52000uww
#define DCOWE1_XBAW_MMU_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_XBAW_MMU_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_XBAW_MMU_PWW_ASIF_SWV_BASE 0x4D52360uww
#define DCOWE1_XBAW_MMU_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_XBAW_MMU_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_XBAW_MMU_PWW_DIV_0_WWX_BASE 0x4D52400uww
#define DCOWE1_XBAW_MMU_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_MMU_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_XBAW_MMU_PWW_DIV_1_WWX_BASE 0x4D52800uww
#define DCOWE1_XBAW_MMU_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MMU_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_MMU_PWW_DIV_2_WWX_BASE 0x4D52A00uww
#define DCOWE1_XBAW_MMU_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MMU_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_MMU_PWW_DIV_3_WWX_BASE 0x4D52C00uww
#define DCOWE1_XBAW_MMU_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MMU_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_XBAW_MMU_PWW_SPECIAW_BASE 0x4D52E80uww
#define DCOWE1_XBAW_MMU_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_MMU_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_XBAW_IF_PWW_CTWW_BASE 0x4D53000uww
#define DCOWE1_XBAW_IF_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_XBAW_IF_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_XBAW_IF_PWW_ASIF_SWV_BASE 0x4D53360uww
#define DCOWE1_XBAW_IF_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_XBAW_IF_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_XBAW_IF_PWW_DIV_0_WWX_BASE 0x4D53400uww
#define DCOWE1_XBAW_IF_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_IF_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_XBAW_IF_PWW_DIV_1_WWX_BASE 0x4D53800uww
#define DCOWE1_XBAW_IF_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_IF_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_IF_PWW_DIV_2_WWX_BASE 0x4D53A00uww
#define DCOWE1_XBAW_IF_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_IF_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_IF_PWW_DIV_3_WWX_BASE 0x4D53C00uww
#define DCOWE1_XBAW_IF_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_IF_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_XBAW_IF_PWW_SPECIAW_BASE 0x4D53E80uww
#define DCOWE1_XBAW_IF_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_IF_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_XBAW_MESH_PWW_CTWW_BASE 0x4D54000uww
#define DCOWE1_XBAW_MESH_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_XBAW_MESH_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_XBAW_MESH_PWW_ASIF_SWV_BASE 0x4D54360uww
#define DCOWE1_XBAW_MESH_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_XBAW_MESH_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_XBAW_MESH_PWW_DIV_0_WWX_BASE 0x4D54400uww
#define DCOWE1_XBAW_MESH_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_MESH_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_XBAW_MESH_PWW_DIV_1_WWX_BASE 0x4D54800uww
#define DCOWE1_XBAW_MESH_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MESH_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_MESH_PWW_DIV_2_WWX_BASE 0x4D54A00uww
#define DCOWE1_XBAW_MESH_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MESH_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_MESH_PWW_DIV_3_WWX_BASE 0x4D54C00uww
#define DCOWE1_XBAW_MESH_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_MESH_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_XBAW_MESH_PWW_SPECIAW_BASE 0x4D54E80uww
#define DCOWE1_XBAW_MESH_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_MESH_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_XBAW_HBM_PWW_CTWW_BASE 0x4D55000uww
#define DCOWE1_XBAW_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_XBAW_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_XBAW_HBM_PWW_ASIF_SWV_BASE 0x4D55360uww
#define DCOWE1_XBAW_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_XBAW_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_XBAW_HBM_PWW_DIV_0_WWX_BASE 0x4D55400uww
#define DCOWE1_XBAW_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_XBAW_HBM_PWW_DIV_1_WWX_BASE 0x4D55800uww
#define DCOWE1_XBAW_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_HBM_PWW_DIV_2_WWX_BASE 0x4D55A00uww
#define DCOWE1_XBAW_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_XBAW_HBM_PWW_DIV_3_WWX_BASE 0x4D55C00uww
#define DCOWE1_XBAW_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_XBAW_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_XBAW_HBM_PWW_SPECIAW_BASE 0x4D55E80uww
#define DCOWE1_XBAW_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XBAW_HBM_PWW_SPECIAW_SECTION 0x2180
#define mmXBAW_EDGE_1_BASE 0x4D58000uww
#define XBAW_EDGE_1_MAX_OFFSET 0x1000
#define XBAW_EDGE_1_SECTION 0xE800
#define mmXBAW_EDGE_1_SPECIAW_BASE 0x4D58E80uww
#define XBAW_EDGE_1_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_EDGE_1_SPECIAW_SECTION 0x7180
#define mmXBAW_MID_2_BASE 0x4D60000uww
#define XBAW_MID_2_MAX_OFFSET 0x1000
#define XBAW_MID_2_SECTION 0xE800
#define mmXBAW_MID_2_SPECIAW_BASE 0x4D60E80uww
#define XBAW_MID_2_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_MID_2_SPECIAW_SECTION 0x1800
#define mmDCOWE2_XBAW_DMA_PWW_CTWW_BASE 0x4D61000uww
#define DCOWE2_XBAW_DMA_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_XBAW_DMA_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_XBAW_DMA_PWW_ASIF_SWV_BASE 0x4D61360uww
#define DCOWE2_XBAW_DMA_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_XBAW_DMA_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_XBAW_DMA_PWW_DIV_0_WWX_BASE 0x4D61400uww
#define DCOWE2_XBAW_DMA_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_DMA_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_XBAW_DMA_PWW_DIV_1_WWX_BASE 0x4D61800uww
#define DCOWE2_XBAW_DMA_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_DMA_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_DMA_PWW_DIV_2_WWX_BASE 0x4D61A00uww
#define DCOWE2_XBAW_DMA_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_DMA_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_DMA_PWW_DIV_3_WWX_BASE 0x4D61C00uww
#define DCOWE2_XBAW_DMA_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_DMA_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_XBAW_DMA_PWW_SPECIAW_BASE 0x4D61E80uww
#define DCOWE2_XBAW_DMA_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_DMA_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_XBAW_MMU_PWW_CTWW_BASE 0x4D62000uww
#define DCOWE2_XBAW_MMU_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_XBAW_MMU_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_XBAW_MMU_PWW_ASIF_SWV_BASE 0x4D62360uww
#define DCOWE2_XBAW_MMU_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_XBAW_MMU_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_XBAW_MMU_PWW_DIV_0_WWX_BASE 0x4D62400uww
#define DCOWE2_XBAW_MMU_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_MMU_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_XBAW_MMU_PWW_DIV_1_WWX_BASE 0x4D62800uww
#define DCOWE2_XBAW_MMU_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_MMU_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_MMU_PWW_DIV_2_WWX_BASE 0x4D62A00uww
#define DCOWE2_XBAW_MMU_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_MMU_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_MMU_PWW_DIV_3_WWX_BASE 0x4D62C00uww
#define DCOWE2_XBAW_MMU_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_MMU_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_XBAW_MMU_PWW_SPECIAW_BASE 0x4D62E80uww
#define DCOWE2_XBAW_MMU_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_MMU_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_XBAW_IF_PWW_CTWW_BASE 0x4D63000uww
#define DCOWE2_XBAW_IF_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_XBAW_IF_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_XBAW_IF_PWW_ASIF_SWV_BASE 0x4D63360uww
#define DCOWE2_XBAW_IF_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_XBAW_IF_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_XBAW_IF_PWW_DIV_0_WWX_BASE 0x4D63400uww
#define DCOWE2_XBAW_IF_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_IF_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_XBAW_IF_PWW_DIV_1_WWX_BASE 0x4D63800uww
#define DCOWE2_XBAW_IF_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_IF_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_IF_PWW_DIV_2_WWX_BASE 0x4D63A00uww
#define DCOWE2_XBAW_IF_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_IF_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_IF_PWW_DIV_3_WWX_BASE 0x4D63C00uww
#define DCOWE2_XBAW_IF_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_IF_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_XBAW_IF_PWW_SPECIAW_BASE 0x4D63E80uww
#define DCOWE2_XBAW_IF_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_IF_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_XBAW_BANK_PWW_CTWW_BASE 0x4D64000uww
#define DCOWE2_XBAW_BANK_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_XBAW_BANK_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_XBAW_BANK_PWW_ASIF_SWV_BASE 0x4D64360uww
#define DCOWE2_XBAW_BANK_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_XBAW_BANK_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_XBAW_BANK_PWW_DIV_0_WWX_BASE 0x4D64400uww
#define DCOWE2_XBAW_BANK_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_BANK_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_XBAW_BANK_PWW_DIV_1_WWX_BASE 0x4D64800uww
#define DCOWE2_XBAW_BANK_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_BANK_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_BANK_PWW_DIV_2_WWX_BASE 0x4D64A00uww
#define DCOWE2_XBAW_BANK_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_BANK_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_BANK_PWW_DIV_3_WWX_BASE 0x4D64C00uww
#define DCOWE2_XBAW_BANK_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_BANK_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_XBAW_BANK_PWW_SPECIAW_BASE 0x4D64E80uww
#define DCOWE2_XBAW_BANK_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_BANK_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_XBAW_HBM_PWW_CTWW_BASE 0x4D65000uww
#define DCOWE2_XBAW_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_XBAW_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_XBAW_HBM_PWW_ASIF_SWV_BASE 0x4D65360uww
#define DCOWE2_XBAW_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_XBAW_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_XBAW_HBM_PWW_DIV_0_WWX_BASE 0x4D65400uww
#define DCOWE2_XBAW_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_XBAW_HBM_PWW_DIV_1_WWX_BASE 0x4D65800uww
#define DCOWE2_XBAW_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_HBM_PWW_DIV_2_WWX_BASE 0x4D65A00uww
#define DCOWE2_XBAW_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_XBAW_HBM_PWW_DIV_3_WWX_BASE 0x4D65C00uww
#define DCOWE2_XBAW_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_XBAW_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_XBAW_HBM_PWW_SPECIAW_BASE 0x4D65E80uww
#define DCOWE2_XBAW_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XBAW_HBM_PWW_SPECIAW_SECTION 0x2180
#define mmXBAW_EDGE_2_BASE 0x4D68000uww
#define XBAW_EDGE_2_MAX_OFFSET 0x1000
#define XBAW_EDGE_2_SECTION 0xE800
#define mmXBAW_EDGE_2_SPECIAW_BASE 0x4D68E80uww
#define XBAW_EDGE_2_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_EDGE_2_SPECIAW_SECTION 0x7180
#define mmXBAW_MID_3_BASE 0x4D70000uww
#define XBAW_MID_3_MAX_OFFSET 0x1000
#define XBAW_MID_3_SECTION 0xE800
#define mmXBAW_MID_3_SPECIAW_BASE 0x4D70E80uww
#define XBAW_MID_3_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_MID_3_SPECIAW_SECTION 0x1800
#define mmDCOWE3_XBAW_DMA_PWW_CTWW_BASE 0x4D71000uww
#define DCOWE3_XBAW_DMA_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_XBAW_DMA_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_XBAW_DMA_PWW_ASIF_SWV_BASE 0x4D71360uww
#define DCOWE3_XBAW_DMA_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_XBAW_DMA_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_XBAW_DMA_PWW_DIV_0_WWX_BASE 0x4D71400uww
#define DCOWE3_XBAW_DMA_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_DMA_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_XBAW_DMA_PWW_DIV_1_WWX_BASE 0x4D71800uww
#define DCOWE3_XBAW_DMA_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_DMA_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_DMA_PWW_DIV_2_WWX_BASE 0x4D71A00uww
#define DCOWE3_XBAW_DMA_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_DMA_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_DMA_PWW_DIV_3_WWX_BASE 0x4D71C00uww
#define DCOWE3_XBAW_DMA_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_DMA_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_XBAW_DMA_PWW_SPECIAW_BASE 0x4D71E80uww
#define DCOWE3_XBAW_DMA_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_DMA_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_XBAW_MMU_PWW_CTWW_BASE 0x4D72000uww
#define DCOWE3_XBAW_MMU_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_XBAW_MMU_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_XBAW_MMU_PWW_ASIF_SWV_BASE 0x4D72360uww
#define DCOWE3_XBAW_MMU_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_XBAW_MMU_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_XBAW_MMU_PWW_DIV_0_WWX_BASE 0x4D72400uww
#define DCOWE3_XBAW_MMU_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_MMU_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_XBAW_MMU_PWW_DIV_1_WWX_BASE 0x4D72800uww
#define DCOWE3_XBAW_MMU_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_MMU_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_MMU_PWW_DIV_2_WWX_BASE 0x4D72A00uww
#define DCOWE3_XBAW_MMU_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_MMU_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_MMU_PWW_DIV_3_WWX_BASE 0x4D72C00uww
#define DCOWE3_XBAW_MMU_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_MMU_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_XBAW_MMU_PWW_SPECIAW_BASE 0x4D72E80uww
#define DCOWE3_XBAW_MMU_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_MMU_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_XBAW_IF_PWW_CTWW_BASE 0x4D73000uww
#define DCOWE3_XBAW_IF_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_XBAW_IF_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_XBAW_IF_PWW_ASIF_SWV_BASE 0x4D73360uww
#define DCOWE3_XBAW_IF_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_XBAW_IF_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_XBAW_IF_PWW_DIV_0_WWX_BASE 0x4D73400uww
#define DCOWE3_XBAW_IF_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_IF_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_XBAW_IF_PWW_DIV_1_WWX_BASE 0x4D73800uww
#define DCOWE3_XBAW_IF_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_IF_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_IF_PWW_DIV_2_WWX_BASE 0x4D73A00uww
#define DCOWE3_XBAW_IF_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_IF_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_IF_PWW_DIV_3_WWX_BASE 0x4D73C00uww
#define DCOWE3_XBAW_IF_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_IF_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_XBAW_IF_PWW_SPECIAW_BASE 0x4D73E80uww
#define DCOWE3_XBAW_IF_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_IF_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_XBAW_BANK_PWW_CTWW_BASE 0x4D74000uww
#define DCOWE3_XBAW_BANK_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_XBAW_BANK_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_XBAW_BANK_PWW_ASIF_SWV_BASE 0x4D74360uww
#define DCOWE3_XBAW_BANK_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_XBAW_BANK_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_XBAW_BANK_PWW_DIV_0_WWX_BASE 0x4D74400uww
#define DCOWE3_XBAW_BANK_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_BANK_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_XBAW_BANK_PWW_DIV_1_WWX_BASE 0x4D74800uww
#define DCOWE3_XBAW_BANK_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_BANK_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_BANK_PWW_DIV_2_WWX_BASE 0x4D74A00uww
#define DCOWE3_XBAW_BANK_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_BANK_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_XBAW_BANK_PWW_DIV_3_WWX_BASE 0x4D74C00uww
#define DCOWE3_XBAW_BANK_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_XBAW_BANK_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_XBAW_BANK_PWW_SPECIAW_BASE 0x4D74E80uww
#define DCOWE3_XBAW_BANK_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_XBAW_BANK_PWW_SPECIAW_SECTION 0x3180
#define mmXBAW_EDGE_3_BASE 0x4D78000uww
#define XBAW_EDGE_3_MAX_OFFSET 0x1000
#define XBAW_EDGE_3_SECTION 0xE800
#define mmXBAW_EDGE_3_SPECIAW_BASE 0x4D78E80uww
#define XBAW_EDGE_3_SPECIAW_MAX_OFFSET 0x1800
#define XBAW_EDGE_3_SPECIAW_SECTION 0x7180
#define mmPCIE_PMA_0_BASE 0x4D80000uww
#define PCIE_PMA_0_MAX_OFFSET 0x40000
#define PCIE_PMA_0_SECTION 0x40000
#define mmPCIE_PMA_1_BASE 0x4DC0000uww
#define PCIE_PMA_1_MAX_OFFSET 0x40000
#define PCIE_PMA_1_SECTION 0x40000
#define mmWOT0_QM_AWC_DCCM_BASE 0x4E00000uww
#define WOT0_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define WOT0_QM_AWC_DCCM_SECTION 0x8000
#define mmWOT0_QM_AWC_AUX_BASE 0x4E08000uww
#define WOT0_QM_AWC_AUX_MAX_OFFSET 0x1000
#define WOT0_QM_AWC_AUX_SECTION 0xE800
#define mmWOT0_QM_AWC_AUX_SPECIAW_BASE 0x4E08E80uww
#define WOT0_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define WOT0_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmWOT0_QM_BASE 0x4E0A000uww
#define WOT0_QM_MAX_OFFSET 0x1000
#define WOT0_QM_SECTION 0x9000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW0_BASE 0x4E0A900uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW1_BASE 0x4E0A908uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW2_BASE 0x4E0A910uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW3_BASE 0x4E0A918uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW4_BASE 0x4E0A920uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW5_BASE 0x4E0A928uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW6_BASE 0x4E0A930uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW7_BASE 0x4E0A938uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW8_BASE 0x4E0A940uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW9_BASE 0x4E0A948uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW10_BASE 0x4E0A950uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW11_BASE 0x4E0A958uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW12_BASE 0x4E0A960uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW13_BASE 0x4E0A968uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW14_BASE 0x4E0A970uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmWOT0_QM_QMAN_WW64_BASE_ADDW15_BASE 0x4E0A978uww
#define WOT0_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define WOT0_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmWOT0_QM_AXUSEW_SECUWED_BASE 0x4E0AB00uww
#define WOT0_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define WOT0_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmWOT0_QM_AXUSEW_NONSECUWED_BASE 0x4E0AB80uww
#define WOT0_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define WOT0_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmWOT0_QM_DBG_HBW_BASE 0x4E0AC00uww
#define WOT0_QM_DBG_HBW_MAX_OFFSET 0x5800
#define WOT0_QM_DBG_HBW_SECTION 0x8000
#define mmWOT0_QM_DBG_WBW_BASE 0x4E0AC80uww
#define WOT0_QM_DBG_WBW_MAX_OFFSET 0x5800
#define WOT0_QM_DBG_WBW_SECTION 0x1000
#define mmWOT0_QM_CGM_BASE 0x4E0AD80uww
#define WOT0_QM_CGM_MAX_OFFSET 0xC000
#define WOT0_QM_CGM_SECTION 0x1000
#define mmWOT0_QM_SPECIAW_BASE 0x4E0AE80uww
#define WOT0_QM_SPECIAW_MAX_OFFSET 0x1800
#define WOT0_QM_SPECIAW_SECTION 0x1800
#define mmWOT0_BASE 0x4E0B000uww
#define WOT0_MAX_OFFSET 0x1000
#define WOT0_SECTION 0x1000
#define mmWOT0_DESC_BASE 0x4E0B100uww
#define WOT0_DESC_MAX_OFFSET 0x1080
#define WOT0_DESC_SECTION 0xD800
#define mmWOT0_SPECIAW_BASE 0x4E0BE80uww
#define WOT0_SPECIAW_MAX_OFFSET 0x1800
#define WOT0_SPECIAW_SECTION 0x1800
#define mmWOT0_MSTW_IF_WW_SHWD_HBW_BASE 0x4E0C000uww
#define WOT0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define WOT0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmWOT0_MSTW_IF_WW_PWVT_HBW_BASE 0x4E0C200uww
#define WOT0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define WOT0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmWOT0_MSTW_IF_WW_SHWD_WBW_BASE 0x4E0C400uww
#define WOT0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define WOT0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmWOT0_MSTW_IF_WW_PWVT_WBW_BASE 0x4E0C600uww
#define WOT0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define WOT0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmWOT0_MSTW_IF_E2E_CWDT_BASE 0x4E0C800uww
#define WOT0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define WOT0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmWOT0_MSTW_IF_AXUSEW_BASE 0x4E0CA80uww
#define WOT0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define WOT0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmWOT0_MSTW_IF_DBG_HBW_BASE 0x4E0CB00uww
#define WOT0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define WOT0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmWOT0_MSTW_IF_DBG_WBW_BASE 0x4E0CB80uww
#define WOT0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define WOT0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmWOT0_MSTW_IF_COWE_HBW_BASE 0x4E0CC00uww
#define WOT0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define WOT0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmWOT0_MSTW_IF_COWE_WBW_BASE 0x4E0CD80uww
#define WOT0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define WOT0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmWOT0_MSTW_IF_SPECIAW_BASE 0x4E0CE80uww
#define WOT0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define WOT0_MSTW_IF_SPECIAW_SECTION 0x3180
#define mmWOT1_QM_AWC_DCCM_BASE 0x4E10000uww
#define WOT1_QM_AWC_DCCM_MAX_OFFSET 0x4000
#define WOT1_QM_AWC_DCCM_SECTION 0x8000
#define mmWOT1_QM_AWC_AUX_BASE 0x4E18000uww
#define WOT1_QM_AWC_AUX_MAX_OFFSET 0x1000
#define WOT1_QM_AWC_AUX_SECTION 0xE800
#define mmWOT1_QM_AWC_AUX_SPECIAW_BASE 0x4E18E80uww
#define WOT1_QM_AWC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define WOT1_QM_AWC_AUX_SPECIAW_SECTION 0x1180
#define mmWOT1_QM_BASE 0x4E1A000uww
#define WOT1_QM_MAX_OFFSET 0x1000
#define WOT1_QM_SECTION 0x9000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW0_BASE 0x4E1A900uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW1_BASE 0x4E1A908uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW2_BASE 0x4E1A910uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW3_BASE 0x4E1A918uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW4_BASE 0x4E1A920uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW5_BASE 0x4E1A928uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW6_BASE 0x4E1A930uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW7_BASE 0x4E1A938uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW8_BASE 0x4E1A940uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW9_BASE 0x4E1A948uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW10_BASE 0x4E1A950uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW11_BASE 0x4E1A958uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW12_BASE 0x4E1A960uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW13_BASE 0x4E1A968uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW14_BASE 0x4E1A970uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmWOT1_QM_QMAN_WW64_BASE_ADDW15_BASE 0x4E1A978uww
#define WOT1_QM_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define WOT1_QM_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmWOT1_QM_AXUSEW_SECUWED_BASE 0x4E1AB00uww
#define WOT1_QM_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define WOT1_QM_AXUSEW_SECUWED_SECTION 0x8000
#define mmWOT1_QM_AXUSEW_NONSECUWED_BASE 0x4E1AB80uww
#define WOT1_QM_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define WOT1_QM_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmWOT1_QM_DBG_HBW_BASE 0x4E1AC00uww
#define WOT1_QM_DBG_HBW_MAX_OFFSET 0x5800
#define WOT1_QM_DBG_HBW_SECTION 0x8000
#define mmWOT1_QM_DBG_WBW_BASE 0x4E1AC80uww
#define WOT1_QM_DBG_WBW_MAX_OFFSET 0x5800
#define WOT1_QM_DBG_WBW_SECTION 0x1000
#define mmWOT1_QM_CGM_BASE 0x4E1AD80uww
#define WOT1_QM_CGM_MAX_OFFSET 0xC000
#define WOT1_QM_CGM_SECTION 0x1000
#define mmWOT1_QM_SPECIAW_BASE 0x4E1AE80uww
#define WOT1_QM_SPECIAW_MAX_OFFSET 0x1800
#define WOT1_QM_SPECIAW_SECTION 0x1800
#define mmWOT1_BASE 0x4E1B000uww
#define WOT1_MAX_OFFSET 0x1000
#define WOT1_SECTION 0x1000
#define mmWOT1_DESC_BASE 0x4E1B100uww
#define WOT1_DESC_MAX_OFFSET 0x1080
#define WOT1_DESC_SECTION 0xD800
#define mmWOT1_SPECIAW_BASE 0x4E1BE80uww
#define WOT1_SPECIAW_MAX_OFFSET 0x1800
#define WOT1_SPECIAW_SECTION 0x1800
#define mmWOT1_MSTW_IF_WW_SHWD_HBW_BASE 0x4E1C000uww
#define WOT1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define WOT1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmWOT1_MSTW_IF_WW_PWVT_HBW_BASE 0x4E1C200uww
#define WOT1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define WOT1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmWOT1_MSTW_IF_WW_SHWD_WBW_BASE 0x4E1C400uww
#define WOT1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define WOT1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmWOT1_MSTW_IF_WW_PWVT_WBW_BASE 0x4E1C600uww
#define WOT1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define WOT1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmWOT1_MSTW_IF_E2E_CWDT_BASE 0x4E1C800uww
#define WOT1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define WOT1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmWOT1_MSTW_IF_AXUSEW_BASE 0x4E1CA80uww
#define WOT1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define WOT1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmWOT1_MSTW_IF_DBG_HBW_BASE 0x4E1CB00uww
#define WOT1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define WOT1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmWOT1_MSTW_IF_DBG_WBW_BASE 0x4E1CB80uww
#define WOT1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define WOT1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmWOT1_MSTW_IF_COWE_HBW_BASE 0x4E1CC00uww
#define WOT1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define WOT1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmWOT1_MSTW_IF_COWE_WBW_BASE 0x4E1CD80uww
#define WOT1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define WOT1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmWOT1_MSTW_IF_SPECIAW_BASE 0x4E1CE80uww
#define WOT1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define WOT1_MSTW_IF_SPECIAW_SECTION 0x23180
#define mmSFT0_HBW_WTW_IF0_WTW_CTWW_BASE 0x4E40000uww
#define SFT0_HBW_WTW_IF0_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT0_HBW_WTW_IF0_WTW_CTWW_SECTION 0xE800
#define mmSFT0_HBW_WTW_IF0_WTW_CTWW_SPECIAW_BASE 0x4E40E80uww
#define SFT0_HBW_WTW_IF0_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF0_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF0_WTW_H3_BASE 0x4E41000uww
#define SFT0_HBW_WTW_IF0_WTW_H3_MAX_OFFSET 0x1000
#define SFT0_HBW_WTW_IF0_WTW_H3_SECTION 0xE800
#define mmSFT0_HBW_WTW_IF0_WTW_H3_SPECIAW_BASE 0x4E41E80uww
#define SFT0_HBW_WTW_IF0_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF0_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_BASE 0x4E42000uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_BASE 0x4E42200uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_BASE 0x4E42400uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_BASE 0x4E42600uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_BASE 0x4E42800uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT0_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_AXUSEW_BASE 0x4E42A80uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT0_HBW_WTW_IF0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_DBG_HBW_BASE 0x4E42B00uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_HBW_WTW_IF0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_DBG_WBW_BASE 0x4E42B80uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT0_HBW_WTW_IF0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_COWE_HBW_BASE 0x4E42C00uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT0_HBW_WTW_IF0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_COWE_WBW_BASE 0x4E42D80uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT0_HBW_WTW_IF0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT0_HBW_WTW_IF0_MSTW_IF_SPECIAW_BASE 0x4E42E80uww
#define SFT0_HBW_WTW_IF0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF0_ADDW_DEC_HBW_BASE 0x4E43000uww
#define SFT0_HBW_WTW_IF0_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_HBW_WTW_IF0_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT0_HBW_WTW_IF0_ADDW_DEC_WBW_BASE 0x4E43400uww
#define SFT0_HBW_WTW_IF0_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT0_HBW_WTW_IF0_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT0_HBW_WTW_IF0_ADDW_DEC_SPECIAW_BASE 0x4E43E80uww
#define SFT0_HBW_WTW_IF0_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF0_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF1_WTW_CTWW_BASE 0x4E44000uww
#define SFT0_HBW_WTW_IF1_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT0_HBW_WTW_IF1_WTW_CTWW_SECTION 0xE800
#define mmSFT0_HBW_WTW_IF1_WTW_CTWW_SPECIAW_BASE 0x4E44E80uww
#define SFT0_HBW_WTW_IF1_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF1_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF1_WTW_H3_BASE 0x4E45000uww
#define SFT0_HBW_WTW_IF1_WTW_H3_MAX_OFFSET 0x1000
#define SFT0_HBW_WTW_IF1_WTW_H3_SECTION 0xE800
#define mmSFT0_HBW_WTW_IF1_WTW_H3_SPECIAW_BASE 0x4E45E80uww
#define SFT0_HBW_WTW_IF1_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF1_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_BASE 0x4E46000uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_BASE 0x4E46200uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_BASE 0x4E46400uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_BASE 0x4E46600uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT0_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_BASE 0x4E46800uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT0_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_AXUSEW_BASE 0x4E46A80uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT0_HBW_WTW_IF1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_DBG_HBW_BASE 0x4E46B00uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_HBW_WTW_IF1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_DBG_WBW_BASE 0x4E46B80uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT0_HBW_WTW_IF1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_COWE_HBW_BASE 0x4E46C00uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT0_HBW_WTW_IF1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_COWE_WBW_BASE 0x4E46D80uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT0_HBW_WTW_IF1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT0_HBW_WTW_IF1_MSTW_IF_SPECIAW_BASE 0x4E46E80uww
#define SFT0_HBW_WTW_IF1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT0_HBW_WTW_IF1_ADDW_DEC_HBW_BASE 0x4E47000uww
#define SFT0_HBW_WTW_IF1_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_HBW_WTW_IF1_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT0_HBW_WTW_IF1_ADDW_DEC_WBW_BASE 0x4E47400uww
#define SFT0_HBW_WTW_IF1_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT0_HBW_WTW_IF1_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT0_HBW_WTW_IF1_ADDW_DEC_SPECIAW_BASE 0x4E47E80uww
#define SFT0_HBW_WTW_IF1_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_HBW_WTW_IF1_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT0_WBW_WTW_IF_WTW_CTWW_BASE 0x4E48000uww
#define SFT0_WBW_WTW_IF_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT0_WBW_WTW_IF_WTW_CTWW_SECTION 0xE800
#define mmSFT0_WBW_WTW_IF_WTW_CTWW_SPECIAW_BASE 0x4E48E80uww
#define SFT0_WBW_WTW_IF_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_WBW_WTW_IF_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT0_WBW_WTW_IF_WTW_H3_BASE 0x4E49000uww
#define SFT0_WBW_WTW_IF_WTW_H3_MAX_OFFSET 0x1000
#define SFT0_WBW_WTW_IF_WTW_H3_SECTION 0xE800
#define mmSFT0_WBW_WTW_IF_WTW_H3_SPECIAW_BASE 0x4E49E80uww
#define SFT0_WBW_WTW_IF_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_WBW_WTW_IF_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_BASE 0x4E4A000uww
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_BASE 0x4E4A200uww
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_BASE 0x4E4A400uww
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_BASE 0x4E4A600uww
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT0_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_E2E_CWDT_BASE 0x4E4A800uww
#define SFT0_WBW_WTW_IF_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT0_WBW_WTW_IF_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT0_WBW_WTW_IF_MSTW_IF_AXUSEW_BASE 0x4E4AA80uww
#define SFT0_WBW_WTW_IF_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT0_WBW_WTW_IF_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_DBG_HBW_BASE 0x4E4AB00uww
#define SFT0_WBW_WTW_IF_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT0_WBW_WTW_IF_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_DBG_WBW_BASE 0x4E4AB80uww
#define SFT0_WBW_WTW_IF_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT0_WBW_WTW_IF_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_COWE_HBW_BASE 0x4E4AC00uww
#define SFT0_WBW_WTW_IF_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT0_WBW_WTW_IF_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT0_WBW_WTW_IF_MSTW_IF_COWE_WBW_BASE 0x4E4AD80uww
#define SFT0_WBW_WTW_IF_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT0_WBW_WTW_IF_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT0_WBW_WTW_IF_MSTW_IF_SPECIAW_BASE 0x4E4AE80uww
#define SFT0_WBW_WTW_IF_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_WBW_WTW_IF_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT0_WBW_WTW_IF_ADDW_DEC_HBW_BASE 0x4E4B000uww
#define SFT0_WBW_WTW_IF_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT0_WBW_WTW_IF_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT0_WBW_WTW_IF_ADDW_DEC_WBW_BASE 0x4E4B400uww
#define SFT0_WBW_WTW_IF_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT0_WBW_WTW_IF_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT0_WBW_WTW_IF_ADDW_DEC_SPECIAW_BASE 0x4E4BE80uww
#define SFT0_WBW_WTW_IF_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_WBW_WTW_IF_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT0_BASE 0x4E4C000uww
#define SFT0_MAX_OFFSET 0x1000
#define SFT0_SECTION 0xE800
#define mmSFT0_SPECIAW_BASE 0x4E4CE80uww
#define SFT0_SPECIAW_MAX_OFFSET 0x1800
#define SFT0_SPECIAW_SECTION 0x3180
#define mmSFT1_HBW_WTW_IF0_WTW_CTWW_BASE 0x4E50000uww
#define SFT1_HBW_WTW_IF0_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT1_HBW_WTW_IF0_WTW_CTWW_SECTION 0xE800
#define mmSFT1_HBW_WTW_IF0_WTW_CTWW_SPECIAW_BASE 0x4E50E80uww
#define SFT1_HBW_WTW_IF0_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF0_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF0_WTW_H3_BASE 0x4E51000uww
#define SFT1_HBW_WTW_IF0_WTW_H3_MAX_OFFSET 0x1000
#define SFT1_HBW_WTW_IF0_WTW_H3_SECTION 0xE800
#define mmSFT1_HBW_WTW_IF0_WTW_H3_SPECIAW_BASE 0x4E51E80uww
#define SFT1_HBW_WTW_IF0_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF0_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_BASE 0x4E52000uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_BASE 0x4E52200uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_BASE 0x4E52400uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_BASE 0x4E52600uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_BASE 0x4E52800uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT1_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_AXUSEW_BASE 0x4E52A80uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT1_HBW_WTW_IF0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_DBG_HBW_BASE 0x4E52B00uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_HBW_WTW_IF0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_DBG_WBW_BASE 0x4E52B80uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT1_HBW_WTW_IF0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_COWE_HBW_BASE 0x4E52C00uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT1_HBW_WTW_IF0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_COWE_WBW_BASE 0x4E52D80uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT1_HBW_WTW_IF0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT1_HBW_WTW_IF0_MSTW_IF_SPECIAW_BASE 0x4E52E80uww
#define SFT1_HBW_WTW_IF0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF0_ADDW_DEC_HBW_BASE 0x4E53000uww
#define SFT1_HBW_WTW_IF0_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_HBW_WTW_IF0_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT1_HBW_WTW_IF0_ADDW_DEC_WBW_BASE 0x4E53400uww
#define SFT1_HBW_WTW_IF0_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT1_HBW_WTW_IF0_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT1_HBW_WTW_IF0_ADDW_DEC_SPECIAW_BASE 0x4E53E80uww
#define SFT1_HBW_WTW_IF0_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF0_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF1_WTW_CTWW_BASE 0x4E54000uww
#define SFT1_HBW_WTW_IF1_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT1_HBW_WTW_IF1_WTW_CTWW_SECTION 0xE800
#define mmSFT1_HBW_WTW_IF1_WTW_CTWW_SPECIAW_BASE 0x4E54E80uww
#define SFT1_HBW_WTW_IF1_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF1_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF1_WTW_H3_BASE 0x4E55000uww
#define SFT1_HBW_WTW_IF1_WTW_H3_MAX_OFFSET 0x1000
#define SFT1_HBW_WTW_IF1_WTW_H3_SECTION 0xE800
#define mmSFT1_HBW_WTW_IF1_WTW_H3_SPECIAW_BASE 0x4E55E80uww
#define SFT1_HBW_WTW_IF1_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF1_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_BASE 0x4E56000uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_BASE 0x4E56200uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_BASE 0x4E56400uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_BASE 0x4E56600uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT1_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_BASE 0x4E56800uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT1_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_AXUSEW_BASE 0x4E56A80uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT1_HBW_WTW_IF1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_DBG_HBW_BASE 0x4E56B00uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_HBW_WTW_IF1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_DBG_WBW_BASE 0x4E56B80uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT1_HBW_WTW_IF1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_COWE_HBW_BASE 0x4E56C00uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT1_HBW_WTW_IF1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_COWE_WBW_BASE 0x4E56D80uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT1_HBW_WTW_IF1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT1_HBW_WTW_IF1_MSTW_IF_SPECIAW_BASE 0x4E56E80uww
#define SFT1_HBW_WTW_IF1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT1_HBW_WTW_IF1_ADDW_DEC_HBW_BASE 0x4E57000uww
#define SFT1_HBW_WTW_IF1_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_HBW_WTW_IF1_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT1_HBW_WTW_IF1_ADDW_DEC_WBW_BASE 0x4E57400uww
#define SFT1_HBW_WTW_IF1_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT1_HBW_WTW_IF1_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT1_HBW_WTW_IF1_ADDW_DEC_SPECIAW_BASE 0x4E57E80uww
#define SFT1_HBW_WTW_IF1_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_HBW_WTW_IF1_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT1_WBW_WTW_IF_WTW_CTWW_BASE 0x4E58000uww
#define SFT1_WBW_WTW_IF_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT1_WBW_WTW_IF_WTW_CTWW_SECTION 0xE800
#define mmSFT1_WBW_WTW_IF_WTW_CTWW_SPECIAW_BASE 0x4E58E80uww
#define SFT1_WBW_WTW_IF_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_WBW_WTW_IF_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT1_WBW_WTW_IF_WTW_H3_BASE 0x4E59000uww
#define SFT1_WBW_WTW_IF_WTW_H3_MAX_OFFSET 0x1000
#define SFT1_WBW_WTW_IF_WTW_H3_SECTION 0xE800
#define mmSFT1_WBW_WTW_IF_WTW_H3_SPECIAW_BASE 0x4E59E80uww
#define SFT1_WBW_WTW_IF_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_WBW_WTW_IF_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_BASE 0x4E5A000uww
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_BASE 0x4E5A200uww
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_BASE 0x4E5A400uww
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_BASE 0x4E5A600uww
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT1_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_E2E_CWDT_BASE 0x4E5A800uww
#define SFT1_WBW_WTW_IF_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT1_WBW_WTW_IF_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT1_WBW_WTW_IF_MSTW_IF_AXUSEW_BASE 0x4E5AA80uww
#define SFT1_WBW_WTW_IF_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT1_WBW_WTW_IF_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_DBG_HBW_BASE 0x4E5AB00uww
#define SFT1_WBW_WTW_IF_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT1_WBW_WTW_IF_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_DBG_WBW_BASE 0x4E5AB80uww
#define SFT1_WBW_WTW_IF_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT1_WBW_WTW_IF_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_COWE_HBW_BASE 0x4E5AC00uww
#define SFT1_WBW_WTW_IF_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT1_WBW_WTW_IF_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT1_WBW_WTW_IF_MSTW_IF_COWE_WBW_BASE 0x4E5AD80uww
#define SFT1_WBW_WTW_IF_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT1_WBW_WTW_IF_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT1_WBW_WTW_IF_MSTW_IF_SPECIAW_BASE 0x4E5AE80uww
#define SFT1_WBW_WTW_IF_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_WBW_WTW_IF_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT1_WBW_WTW_IF_ADDW_DEC_HBW_BASE 0x4E5B000uww
#define SFT1_WBW_WTW_IF_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT1_WBW_WTW_IF_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT1_WBW_WTW_IF_ADDW_DEC_WBW_BASE 0x4E5B400uww
#define SFT1_WBW_WTW_IF_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT1_WBW_WTW_IF_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT1_WBW_WTW_IF_ADDW_DEC_SPECIAW_BASE 0x4E5BE80uww
#define SFT1_WBW_WTW_IF_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_WBW_WTW_IF_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT1_BASE 0x4E5C000uww
#define SFT1_MAX_OFFSET 0x1000
#define SFT1_SECTION 0xE800
#define mmSFT1_SPECIAW_BASE 0x4E5CE80uww
#define SFT1_SPECIAW_MAX_OFFSET 0x1800
#define SFT1_SPECIAW_SECTION 0x3180
#define mmSFT2_HBW_WTW_IF0_WTW_CTWW_BASE 0x4E60000uww
#define SFT2_HBW_WTW_IF0_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT2_HBW_WTW_IF0_WTW_CTWW_SECTION 0xE800
#define mmSFT2_HBW_WTW_IF0_WTW_CTWW_SPECIAW_BASE 0x4E60E80uww
#define SFT2_HBW_WTW_IF0_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF0_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF0_WTW_H3_BASE 0x4E61000uww
#define SFT2_HBW_WTW_IF0_WTW_H3_MAX_OFFSET 0x1000
#define SFT2_HBW_WTW_IF0_WTW_H3_SECTION 0xE800
#define mmSFT2_HBW_WTW_IF0_WTW_H3_SPECIAW_BASE 0x4E61E80uww
#define SFT2_HBW_WTW_IF0_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF0_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_BASE 0x4E62000uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_BASE 0x4E62200uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_BASE 0x4E62400uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_BASE 0x4E62600uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_BASE 0x4E62800uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT2_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_AXUSEW_BASE 0x4E62A80uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT2_HBW_WTW_IF0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_DBG_HBW_BASE 0x4E62B00uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_HBW_WTW_IF0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_DBG_WBW_BASE 0x4E62B80uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT2_HBW_WTW_IF0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_COWE_HBW_BASE 0x4E62C00uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT2_HBW_WTW_IF0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_COWE_WBW_BASE 0x4E62D80uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT2_HBW_WTW_IF0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT2_HBW_WTW_IF0_MSTW_IF_SPECIAW_BASE 0x4E62E80uww
#define SFT2_HBW_WTW_IF0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF0_ADDW_DEC_HBW_BASE 0x4E63000uww
#define SFT2_HBW_WTW_IF0_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_HBW_WTW_IF0_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT2_HBW_WTW_IF0_ADDW_DEC_WBW_BASE 0x4E63400uww
#define SFT2_HBW_WTW_IF0_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT2_HBW_WTW_IF0_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT2_HBW_WTW_IF0_ADDW_DEC_SPECIAW_BASE 0x4E63E80uww
#define SFT2_HBW_WTW_IF0_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF0_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF1_WTW_CTWW_BASE 0x4E64000uww
#define SFT2_HBW_WTW_IF1_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT2_HBW_WTW_IF1_WTW_CTWW_SECTION 0xE800
#define mmSFT2_HBW_WTW_IF1_WTW_CTWW_SPECIAW_BASE 0x4E64E80uww
#define SFT2_HBW_WTW_IF1_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF1_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF1_WTW_H3_BASE 0x4E65000uww
#define SFT2_HBW_WTW_IF1_WTW_H3_MAX_OFFSET 0x1000
#define SFT2_HBW_WTW_IF1_WTW_H3_SECTION 0xE800
#define mmSFT2_HBW_WTW_IF1_WTW_H3_SPECIAW_BASE 0x4E65E80uww
#define SFT2_HBW_WTW_IF1_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF1_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_BASE 0x4E66000uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_BASE 0x4E66200uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_BASE 0x4E66400uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_BASE 0x4E66600uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT2_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_BASE 0x4E66800uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT2_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_AXUSEW_BASE 0x4E66A80uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT2_HBW_WTW_IF1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_DBG_HBW_BASE 0x4E66B00uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_HBW_WTW_IF1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_DBG_WBW_BASE 0x4E66B80uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT2_HBW_WTW_IF1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_COWE_HBW_BASE 0x4E66C00uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT2_HBW_WTW_IF1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_COWE_WBW_BASE 0x4E66D80uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT2_HBW_WTW_IF1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT2_HBW_WTW_IF1_MSTW_IF_SPECIAW_BASE 0x4E66E80uww
#define SFT2_HBW_WTW_IF1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT2_HBW_WTW_IF1_ADDW_DEC_HBW_BASE 0x4E67000uww
#define SFT2_HBW_WTW_IF1_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_HBW_WTW_IF1_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT2_HBW_WTW_IF1_ADDW_DEC_WBW_BASE 0x4E67400uww
#define SFT2_HBW_WTW_IF1_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT2_HBW_WTW_IF1_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT2_HBW_WTW_IF1_ADDW_DEC_SPECIAW_BASE 0x4E67E80uww
#define SFT2_HBW_WTW_IF1_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_HBW_WTW_IF1_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT2_WBW_WTW_IF_WTW_CTWW_BASE 0x4E68000uww
#define SFT2_WBW_WTW_IF_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT2_WBW_WTW_IF_WTW_CTWW_SECTION 0xE800
#define mmSFT2_WBW_WTW_IF_WTW_CTWW_SPECIAW_BASE 0x4E68E80uww
#define SFT2_WBW_WTW_IF_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_WBW_WTW_IF_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT2_WBW_WTW_IF_WTW_H3_BASE 0x4E69000uww
#define SFT2_WBW_WTW_IF_WTW_H3_MAX_OFFSET 0x1000
#define SFT2_WBW_WTW_IF_WTW_H3_SECTION 0xE800
#define mmSFT2_WBW_WTW_IF_WTW_H3_SPECIAW_BASE 0x4E69E80uww
#define SFT2_WBW_WTW_IF_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_WBW_WTW_IF_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_BASE 0x4E6A000uww
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_BASE 0x4E6A200uww
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_BASE 0x4E6A400uww
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_BASE 0x4E6A600uww
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT2_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_E2E_CWDT_BASE 0x4E6A800uww
#define SFT2_WBW_WTW_IF_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT2_WBW_WTW_IF_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT2_WBW_WTW_IF_MSTW_IF_AXUSEW_BASE 0x4E6AA80uww
#define SFT2_WBW_WTW_IF_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT2_WBW_WTW_IF_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_DBG_HBW_BASE 0x4E6AB00uww
#define SFT2_WBW_WTW_IF_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT2_WBW_WTW_IF_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_DBG_WBW_BASE 0x4E6AB80uww
#define SFT2_WBW_WTW_IF_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT2_WBW_WTW_IF_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_COWE_HBW_BASE 0x4E6AC00uww
#define SFT2_WBW_WTW_IF_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT2_WBW_WTW_IF_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT2_WBW_WTW_IF_MSTW_IF_COWE_WBW_BASE 0x4E6AD80uww
#define SFT2_WBW_WTW_IF_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT2_WBW_WTW_IF_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT2_WBW_WTW_IF_MSTW_IF_SPECIAW_BASE 0x4E6AE80uww
#define SFT2_WBW_WTW_IF_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_WBW_WTW_IF_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT2_WBW_WTW_IF_ADDW_DEC_HBW_BASE 0x4E6B000uww
#define SFT2_WBW_WTW_IF_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT2_WBW_WTW_IF_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT2_WBW_WTW_IF_ADDW_DEC_WBW_BASE 0x4E6B400uww
#define SFT2_WBW_WTW_IF_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT2_WBW_WTW_IF_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT2_WBW_WTW_IF_ADDW_DEC_SPECIAW_BASE 0x4E6BE80uww
#define SFT2_WBW_WTW_IF_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_WBW_WTW_IF_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT2_BASE 0x4E6C000uww
#define SFT2_MAX_OFFSET 0x1000
#define SFT2_SECTION 0xE800
#define mmSFT2_SPECIAW_BASE 0x4E6CE80uww
#define SFT2_SPECIAW_MAX_OFFSET 0x1800
#define SFT2_SPECIAW_SECTION 0x3180
#define mmSFT3_HBW_WTW_IF0_WTW_CTWW_BASE 0x4E70000uww
#define SFT3_HBW_WTW_IF0_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT3_HBW_WTW_IF0_WTW_CTWW_SECTION 0xE800
#define mmSFT3_HBW_WTW_IF0_WTW_CTWW_SPECIAW_BASE 0x4E70E80uww
#define SFT3_HBW_WTW_IF0_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF0_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF0_WTW_H3_BASE 0x4E71000uww
#define SFT3_HBW_WTW_IF0_WTW_H3_MAX_OFFSET 0x1000
#define SFT3_HBW_WTW_IF0_WTW_H3_SECTION 0xE800
#define mmSFT3_HBW_WTW_IF0_WTW_H3_SPECIAW_BASE 0x4E71E80uww
#define SFT3_HBW_WTW_IF0_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF0_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_BASE 0x4E72000uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_BASE 0x4E72200uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_BASE 0x4E72400uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_BASE 0x4E72600uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_WTW_IF0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_BASE 0x4E72800uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT3_HBW_WTW_IF0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_AXUSEW_BASE 0x4E72A80uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT3_HBW_WTW_IF0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_DBG_HBW_BASE 0x4E72B00uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_HBW_WTW_IF0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_DBG_WBW_BASE 0x4E72B80uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT3_HBW_WTW_IF0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_COWE_HBW_BASE 0x4E72C00uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT3_HBW_WTW_IF0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_COWE_WBW_BASE 0x4E72D80uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT3_HBW_WTW_IF0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT3_HBW_WTW_IF0_MSTW_IF_SPECIAW_BASE 0x4E72E80uww
#define SFT3_HBW_WTW_IF0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF0_ADDW_DEC_HBW_BASE 0x4E73000uww
#define SFT3_HBW_WTW_IF0_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_HBW_WTW_IF0_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT3_HBW_WTW_IF0_ADDW_DEC_WBW_BASE 0x4E73400uww
#define SFT3_HBW_WTW_IF0_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT3_HBW_WTW_IF0_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT3_HBW_WTW_IF0_ADDW_DEC_SPECIAW_BASE 0x4E73E80uww
#define SFT3_HBW_WTW_IF0_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF0_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF1_WTW_CTWW_BASE 0x4E74000uww
#define SFT3_HBW_WTW_IF1_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT3_HBW_WTW_IF1_WTW_CTWW_SECTION 0xE800
#define mmSFT3_HBW_WTW_IF1_WTW_CTWW_SPECIAW_BASE 0x4E74E80uww
#define SFT3_HBW_WTW_IF1_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF1_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF1_WTW_H3_BASE 0x4E75000uww
#define SFT3_HBW_WTW_IF1_WTW_H3_MAX_OFFSET 0x1000
#define SFT3_HBW_WTW_IF1_WTW_H3_SECTION 0xE800
#define mmSFT3_HBW_WTW_IF1_WTW_H3_SPECIAW_BASE 0x4E75E80uww
#define SFT3_HBW_WTW_IF1_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF1_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_BASE 0x4E76000uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_BASE 0x4E76200uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_BASE 0x4E76400uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_BASE 0x4E76600uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT3_HBW_WTW_IF1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_BASE 0x4E76800uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT3_HBW_WTW_IF1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_AXUSEW_BASE 0x4E76A80uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT3_HBW_WTW_IF1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_DBG_HBW_BASE 0x4E76B00uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_HBW_WTW_IF1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_DBG_WBW_BASE 0x4E76B80uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT3_HBW_WTW_IF1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_COWE_HBW_BASE 0x4E76C00uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT3_HBW_WTW_IF1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_COWE_WBW_BASE 0x4E76D80uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT3_HBW_WTW_IF1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT3_HBW_WTW_IF1_MSTW_IF_SPECIAW_BASE 0x4E76E80uww
#define SFT3_HBW_WTW_IF1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT3_HBW_WTW_IF1_ADDW_DEC_HBW_BASE 0x4E77000uww
#define SFT3_HBW_WTW_IF1_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_HBW_WTW_IF1_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT3_HBW_WTW_IF1_ADDW_DEC_WBW_BASE 0x4E77400uww
#define SFT3_HBW_WTW_IF1_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT3_HBW_WTW_IF1_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT3_HBW_WTW_IF1_ADDW_DEC_SPECIAW_BASE 0x4E77E80uww
#define SFT3_HBW_WTW_IF1_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_HBW_WTW_IF1_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT3_WBW_WTW_IF_WTW_CTWW_BASE 0x4E78000uww
#define SFT3_WBW_WTW_IF_WTW_CTWW_MAX_OFFSET 0x1000
#define SFT3_WBW_WTW_IF_WTW_CTWW_SECTION 0xE800
#define mmSFT3_WBW_WTW_IF_WTW_CTWW_SPECIAW_BASE 0x4E78E80uww
#define SFT3_WBW_WTW_IF_WTW_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_WBW_WTW_IF_WTW_CTWW_SPECIAW_SECTION 0x1800
#define mmSFT3_WBW_WTW_IF_WTW_H3_BASE 0x4E79000uww
#define SFT3_WBW_WTW_IF_WTW_H3_MAX_OFFSET 0x1000
#define SFT3_WBW_WTW_IF_WTW_H3_SECTION 0xE800
#define mmSFT3_WBW_WTW_IF_WTW_H3_SPECIAW_BASE 0x4E79E80uww
#define SFT3_WBW_WTW_IF_WTW_H3_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_WBW_WTW_IF_WTW_H3_SPECIAW_SECTION 0x1800
#define mmSFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_BASE 0x4E7A000uww
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_BASE 0x4E7A200uww
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_BASE 0x4E7A400uww
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_BASE 0x4E7A600uww
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define SFT3_WBW_WTW_IF_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_E2E_CWDT_BASE 0x4E7A800uww
#define SFT3_WBW_WTW_IF_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define SFT3_WBW_WTW_IF_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmSFT3_WBW_WTW_IF_MSTW_IF_AXUSEW_BASE 0x4E7AA80uww
#define SFT3_WBW_WTW_IF_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define SFT3_WBW_WTW_IF_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_DBG_HBW_BASE 0x4E7AB00uww
#define SFT3_WBW_WTW_IF_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define SFT3_WBW_WTW_IF_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_DBG_WBW_BASE 0x4E7AB80uww
#define SFT3_WBW_WTW_IF_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define SFT3_WBW_WTW_IF_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_COWE_HBW_BASE 0x4E7AC00uww
#define SFT3_WBW_WTW_IF_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define SFT3_WBW_WTW_IF_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmSFT3_WBW_WTW_IF_MSTW_IF_COWE_WBW_BASE 0x4E7AD80uww
#define SFT3_WBW_WTW_IF_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define SFT3_WBW_WTW_IF_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmSFT3_WBW_WTW_IF_MSTW_IF_SPECIAW_BASE 0x4E7AE80uww
#define SFT3_WBW_WTW_IF_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_WBW_WTW_IF_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmSFT3_WBW_WTW_IF_ADDW_DEC_HBW_BASE 0x4E7B000uww
#define SFT3_WBW_WTW_IF_ADDW_DEC_HBW_MAX_OFFSET 0x4000
#define SFT3_WBW_WTW_IF_ADDW_DEC_HBW_SECTION 0x4000
#define mmSFT3_WBW_WTW_IF_ADDW_DEC_WBW_BASE 0x4E7B400uww
#define SFT3_WBW_WTW_IF_ADDW_DEC_WBW_MAX_OFFSET 0xA600
#define SFT3_WBW_WTW_IF_ADDW_DEC_WBW_SECTION 0xA800
#define mmSFT3_WBW_WTW_IF_ADDW_DEC_SPECIAW_BASE 0x4E7BE80uww
#define SFT3_WBW_WTW_IF_ADDW_DEC_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_WBW_WTW_IF_ADDW_DEC_SPECIAW_SECTION 0x1800
#define mmSFT3_BASE 0x4E7C000uww
#define SFT3_MAX_OFFSET 0x1000
#define SFT3_SECTION 0xE800
#define mmSFT3_SPECIAW_BASE 0x4E7CE80uww
#define SFT3_SPECIAW_MAX_OFFSET 0x1800
#define SFT3_SPECIAW_SECTION 0x4180
#define mmAWC_FAWM_FAWM_BASE 0x4E81000uww
#define AWC_FAWM_FAWM_MAX_OFFSET 0x1000
#define AWC_FAWM_FAWM_SECTION 0xE800
#define mmAWC_FAWM_FAWM_SPECIAW_BASE 0x4E81E80uww
#define AWC_FAWM_FAWM_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_FAWM_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_FAWM_MSTW_IF_WW_SHWD_HBW_BASE 0x4E82000uww
#define AWC_FAWM_FAWM_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define AWC_FAWM_FAWM_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmAWC_FAWM_FAWM_MSTW_IF_WW_PWVT_HBW_BASE 0x4E82200uww
#define AWC_FAWM_FAWM_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define AWC_FAWM_FAWM_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmAWC_FAWM_FAWM_MSTW_IF_WW_SHWD_WBW_BASE 0x4E82400uww
#define AWC_FAWM_FAWM_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define AWC_FAWM_FAWM_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmAWC_FAWM_FAWM_MSTW_IF_WW_PWVT_WBW_BASE 0x4E82600uww
#define AWC_FAWM_FAWM_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define AWC_FAWM_FAWM_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmAWC_FAWM_FAWM_MSTW_IF_E2E_CWDT_BASE 0x4E82800uww
#define AWC_FAWM_FAWM_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define AWC_FAWM_FAWM_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmAWC_FAWM_FAWM_MSTW_IF_AXUSEW_BASE 0x4E82A80uww
#define AWC_FAWM_FAWM_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_FAWM_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmAWC_FAWM_FAWM_MSTW_IF_DBG_HBW_BASE 0x4E82B00uww
#define AWC_FAWM_FAWM_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define AWC_FAWM_FAWM_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmAWC_FAWM_FAWM_MSTW_IF_DBG_WBW_BASE 0x4E82B80uww
#define AWC_FAWM_FAWM_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define AWC_FAWM_FAWM_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmAWC_FAWM_FAWM_MSTW_IF_COWE_HBW_BASE 0x4E82C00uww
#define AWC_FAWM_FAWM_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define AWC_FAWM_FAWM_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmAWC_FAWM_FAWM_MSTW_IF_COWE_WBW_BASE 0x4E82D80uww
#define AWC_FAWM_FAWM_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define AWC_FAWM_FAWM_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmAWC_FAWM_FAWM_MSTW_IF_SPECIAW_BASE 0x4E82E80uww
#define AWC_FAWM_FAWM_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_FAWM_MSTW_IF_SPECIAW_SECTION 0x5180
#define mmAWC_FAWM_AWC0_AUX_BASE 0x4E88000uww
#define AWC_FAWM_AWC0_AUX_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC0_AUX_SECTION 0xE800
#define mmAWC_FAWM_AWC0_AUX_SPECIAW_BASE 0x4E88E80uww
#define AWC_FAWM_AWC0_AUX_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC0_AUX_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC0_DUP_ENG_BASE 0x4E89000uww
#define AWC_FAWM_AWC0_DUP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC0_DUP_ENG_SECTION 0x9000
#define mmAWC_FAWM_AWC0_DUP_ENG_AXUSEW_BASE 0x4E89900uww
#define AWC_FAWM_AWC0_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_AWC0_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmAWC_FAWM_AWC0_DUP_ENG_SPECIAW_BASE 0x4E89E80uww
#define AWC_FAWM_AWC0_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC0_DUP_ENG_SPECIAW_SECTION 0x1180
#define mmAWC_FAWM_KDMA_BASE 0x4E8B000uww
#define AWC_FAWM_KDMA_MAX_OFFSET 0x1000
#define AWC_FAWM_KDMA_SECTION 0x8000
#define mmAWC_FAWM_KDMA_CTX_AXUSEW_BASE 0x4E8B800uww
#define AWC_FAWM_KDMA_CTX_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_KDMA_CTX_AXUSEW_SECTION 0x6000
#define mmAWC_FAWM_KDMA_CTX_BASE 0x4E8B860uww
#define AWC_FAWM_KDMA_CTX_MAX_OFFSET 0x9000
#define AWC_FAWM_KDMA_CTX_SECTION 0x5A00
#define mmAWC_FAWM_KDMA_KDMA_CGM_BASE 0x4E8BE00uww
#define AWC_FAWM_KDMA_KDMA_CGM_MAX_OFFSET 0xC000
#define AWC_FAWM_KDMA_KDMA_CGM_SECTION 0x8000
#define mmAWC_FAWM_KDMA_SPECIAW_BASE 0x4E8BE80uww
#define AWC_FAWM_KDMA_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_KDMA_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_KDMA_MSTW_IF_WW_SHWD_HBW_BASE 0x4E8C000uww
#define AWC_FAWM_KDMA_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define AWC_FAWM_KDMA_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmAWC_FAWM_KDMA_MSTW_IF_WW_PWVT_HBW_BASE 0x4E8C200uww
#define AWC_FAWM_KDMA_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define AWC_FAWM_KDMA_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmAWC_FAWM_KDMA_MSTW_IF_WW_SHWD_WBW_BASE 0x4E8C400uww
#define AWC_FAWM_KDMA_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define AWC_FAWM_KDMA_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmAWC_FAWM_KDMA_MSTW_IF_WW_PWVT_WBW_BASE 0x4E8C600uww
#define AWC_FAWM_KDMA_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define AWC_FAWM_KDMA_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmAWC_FAWM_KDMA_MSTW_IF_E2E_CWDT_BASE 0x4E8C800uww
#define AWC_FAWM_KDMA_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define AWC_FAWM_KDMA_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmAWC_FAWM_KDMA_MSTW_IF_AXUSEW_BASE 0x4E8CA80uww
#define AWC_FAWM_KDMA_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_KDMA_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmAWC_FAWM_KDMA_MSTW_IF_DBG_HBW_BASE 0x4E8CB00uww
#define AWC_FAWM_KDMA_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define AWC_FAWM_KDMA_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmAWC_FAWM_KDMA_MSTW_IF_DBG_WBW_BASE 0x4E8CB80uww
#define AWC_FAWM_KDMA_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define AWC_FAWM_KDMA_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmAWC_FAWM_KDMA_MSTW_IF_COWE_HBW_BASE 0x4E8CC00uww
#define AWC_FAWM_KDMA_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define AWC_FAWM_KDMA_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmAWC_FAWM_KDMA_MSTW_IF_COWE_WBW_BASE 0x4E8CD80uww
#define AWC_FAWM_KDMA_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define AWC_FAWM_KDMA_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmAWC_FAWM_KDMA_MSTW_IF_SPECIAW_BASE 0x4E8CE80uww
#define AWC_FAWM_KDMA_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_KDMA_MSTW_IF_SPECIAW_SECTION 0x2180
#define mmAWC_FAWM_AWC0_ACP_ENG_BASE 0x4E8F000uww
#define AWC_FAWM_AWC0_ACP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC0_ACP_ENG_SECTION 0xE800
#define mmAWC_FAWM_AWC0_ACP_ENG_SPECIAW_BASE 0x4E8FE80uww
#define AWC_FAWM_AWC0_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC0_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC0_DCCM0_BASE 0x4E90000uww
#define AWC_FAWM_AWC0_DCCM0_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC0_DCCM0_SECTION 0x8000
#define mmAWC_FAWM_AWC0_DCCM1_BASE 0x4E98000uww
#define AWC_FAWM_AWC0_DCCM1_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC0_DCCM1_SECTION 0x10000
#define mmAWC_FAWM_AWC1_AUX_BASE 0x4EA8000uww
#define AWC_FAWM_AWC1_AUX_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC1_AUX_SECTION 0xE800
#define mmAWC_FAWM_AWC1_AUX_SPECIAW_BASE 0x4EA8E80uww
#define AWC_FAWM_AWC1_AUX_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC1_AUX_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC1_DUP_ENG_BASE 0x4EA9000uww
#define AWC_FAWM_AWC1_DUP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC1_DUP_ENG_SECTION 0x9000
#define mmAWC_FAWM_AWC1_DUP_ENG_AXUSEW_BASE 0x4EA9900uww
#define AWC_FAWM_AWC1_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_AWC1_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmAWC_FAWM_AWC1_DUP_ENG_SPECIAW_BASE 0x4EA9E80uww
#define AWC_FAWM_AWC1_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC1_DUP_ENG_SPECIAW_SECTION 0x5180
#define mmAWC_FAWM_AWC1_ACP_ENG_BASE 0x4EAF000uww
#define AWC_FAWM_AWC1_ACP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC1_ACP_ENG_SECTION 0xE800
#define mmAWC_FAWM_AWC1_ACP_ENG_SPECIAW_BASE 0x4EAFE80uww
#define AWC_FAWM_AWC1_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC1_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC1_DCCM0_BASE 0x4EB0000uww
#define AWC_FAWM_AWC1_DCCM0_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC1_DCCM0_SECTION 0x8000
#define mmAWC_FAWM_AWC1_DCCM1_BASE 0x4EB8000uww
#define AWC_FAWM_AWC1_DCCM1_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC1_DCCM1_SECTION 0x10000
#define mmAWC_FAWM_AWC2_AUX_BASE 0x4EC8000uww
#define AWC_FAWM_AWC2_AUX_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC2_AUX_SECTION 0xE800
#define mmAWC_FAWM_AWC2_AUX_SPECIAW_BASE 0x4EC8E80uww
#define AWC_FAWM_AWC2_AUX_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC2_AUX_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC2_DUP_ENG_BASE 0x4EC9000uww
#define AWC_FAWM_AWC2_DUP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC2_DUP_ENG_SECTION 0x9000
#define mmAWC_FAWM_AWC2_DUP_ENG_AXUSEW_BASE 0x4EC9900uww
#define AWC_FAWM_AWC2_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_AWC2_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmAWC_FAWM_AWC2_DUP_ENG_SPECIAW_BASE 0x4EC9E80uww
#define AWC_FAWM_AWC2_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC2_DUP_ENG_SPECIAW_SECTION 0x5180
#define mmAWC_FAWM_AWC2_ACP_ENG_BASE 0x4ECF000uww
#define AWC_FAWM_AWC2_ACP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC2_ACP_ENG_SECTION 0xE800
#define mmAWC_FAWM_AWC2_ACP_ENG_SPECIAW_BASE 0x4ECFE80uww
#define AWC_FAWM_AWC2_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC2_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC2_DCCM0_BASE 0x4ED0000uww
#define AWC_FAWM_AWC2_DCCM0_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC2_DCCM0_SECTION 0x8000
#define mmAWC_FAWM_AWC2_DCCM1_BASE 0x4ED8000uww
#define AWC_FAWM_AWC2_DCCM1_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC2_DCCM1_SECTION 0x10000
#define mmAWC_FAWM_AWC3_AUX_BASE 0x4EE8000uww
#define AWC_FAWM_AWC3_AUX_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC3_AUX_SECTION 0xE800
#define mmAWC_FAWM_AWC3_AUX_SPECIAW_BASE 0x4EE8E80uww
#define AWC_FAWM_AWC3_AUX_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC3_AUX_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC3_DUP_ENG_BASE 0x4EE9000uww
#define AWC_FAWM_AWC3_DUP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC3_DUP_ENG_SECTION 0x9000
#define mmAWC_FAWM_AWC3_DUP_ENG_AXUSEW_BASE 0x4EE9900uww
#define AWC_FAWM_AWC3_DUP_ENG_AXUSEW_MAX_OFFSET 0x5000
#define AWC_FAWM_AWC3_DUP_ENG_AXUSEW_SECTION 0x5800
#define mmAWC_FAWM_AWC3_DUP_ENG_SPECIAW_BASE 0x4EE9E80uww
#define AWC_FAWM_AWC3_DUP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC3_DUP_ENG_SPECIAW_SECTION 0x5180
#define mmAWC_FAWM_AWC3_ACP_ENG_BASE 0x4EEF000uww
#define AWC_FAWM_AWC3_ACP_ENG_MAX_OFFSET 0x1000
#define AWC_FAWM_AWC3_ACP_ENG_SECTION 0xE800
#define mmAWC_FAWM_AWC3_ACP_ENG_SPECIAW_BASE 0x4EEFE80uww
#define AWC_FAWM_AWC3_ACP_ENG_SPECIAW_MAX_OFFSET 0x1800
#define AWC_FAWM_AWC3_ACP_ENG_SPECIAW_SECTION 0x1800
#define mmAWC_FAWM_AWC3_DCCM0_BASE 0x4EF0000uww
#define AWC_FAWM_AWC3_DCCM0_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC3_DCCM0_SECTION 0x8000
#define mmAWC_FAWM_AWC3_DCCM1_BASE 0x4EF8000uww
#define AWC_FAWM_AWC3_DCCM1_MAX_OFFSET 0x4000
#define AWC_FAWM_AWC3_DCCM1_SECTION 0x8000
#define mmPCIE_DEC0_CMD_BASE 0x4F00000uww
#define PCIE_DEC0_CMD_MAX_OFFSET 0x1100
#define PCIE_DEC0_CMD_SECTION 0x1000
#define mmPCIE_DEC0_VSI_BASE 0x4F01000uww
#define PCIE_DEC0_VSI_MAX_OFFSET 0x6FC0
#define PCIE_DEC0_VSI_SECTION 0x1000
#define mmPCIE_DEC0_W2C_BASE 0x4F02000uww
#define PCIE_DEC0_W2C_MAX_OFFSET 0x39C0
#define PCIE_DEC0_W2C_SECTION 0x1000
#define mmPCIE_VDEC0_BWDG_CTWW_BASE 0x4F03000uww
#define PCIE_VDEC0_BWDG_CTWW_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BWDG_CTWW_SECTION 0x8000
#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x4F03800uww
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x4F03900uww
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x4F03A00uww
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x4F03B00uww
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmPCIE_VDEC0_BWDG_CTWW_AXUSEW_DEC_BASE 0x4F03C00uww
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define PCIE_VDEC0_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmPCIE_VDEC0_BWDG_CTWW_SPECIAW_BASE 0x4F03E80uww
#define PCIE_VDEC0_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC0_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmPCIE_VDEC0_CTWW_BASE 0x4F04000uww
#define PCIE_VDEC0_CTWW_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CTWW_SECTION 0xE800
#define mmPCIE_VDEC0_CTWW_SPECIAW_BASE 0x4F04E80uww
#define PCIE_VDEC0_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC0_CTWW_SPECIAW_SECTION 0x1800
#define mmPCIE_VDEC0_MSTW_IF_WW_SHWD_HBW_BASE 0x4F05000uww
#define PCIE_VDEC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPCIE_VDEC0_MSTW_IF_WW_PWVT_HBW_BASE 0x4F05200uww
#define PCIE_VDEC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPCIE_VDEC0_MSTW_IF_WW_SHWD_WBW_BASE 0x4F05400uww
#define PCIE_VDEC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPCIE_VDEC0_MSTW_IF_WW_PWVT_WBW_BASE 0x4F05600uww
#define PCIE_VDEC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPCIE_VDEC0_MSTW_IF_E2E_CWDT_BASE 0x4F05800uww
#define PCIE_VDEC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PCIE_VDEC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPCIE_VDEC0_MSTW_IF_AXUSEW_BASE 0x4F05A80uww
#define PCIE_VDEC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PCIE_VDEC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPCIE_VDEC0_MSTW_IF_DBG_HBW_BASE 0x4F05B00uww
#define PCIE_VDEC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_VDEC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPCIE_VDEC0_MSTW_IF_DBG_WBW_BASE 0x4F05B80uww
#define PCIE_VDEC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PCIE_VDEC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPCIE_VDEC0_MSTW_IF_COWE_HBW_BASE 0x4F05C00uww
#define PCIE_VDEC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PCIE_VDEC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPCIE_VDEC0_MSTW_IF_COWE_WBW_BASE 0x4F05D80uww
#define PCIE_VDEC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PCIE_VDEC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPCIE_VDEC0_MSTW_IF_SPECIAW_BASE 0x4F05E80uww
#define PCIE_VDEC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC0_MSTW_IF_SPECIAW_SECTION 0xA180
#define mmPCIE_DEC1_CMD_BASE 0x4F10000uww
#define PCIE_DEC1_CMD_MAX_OFFSET 0x1100
#define PCIE_DEC1_CMD_SECTION 0x1000
#define mmPCIE_DEC1_VSI_BASE 0x4F11000uww
#define PCIE_DEC1_VSI_MAX_OFFSET 0x6FC0
#define PCIE_DEC1_VSI_SECTION 0x1000
#define mmPCIE_DEC1_W2C_BASE 0x4F12000uww
#define PCIE_DEC1_W2C_MAX_OFFSET 0x39C0
#define PCIE_DEC1_W2C_SECTION 0x1000
#define mmPCIE_VDEC1_BWDG_CTWW_BASE 0x4F13000uww
#define PCIE_VDEC1_BWDG_CTWW_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BWDG_CTWW_SECTION 0x8000
#define mmPCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_BASE 0x4F13800uww
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_VCD_SECTION 0x1000
#define mmPCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_BASE 0x4F13900uww
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_W2C_SECTION 0x1000
#define mmPCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_BASE 0x4F13A00uww
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_NWM_SECTION 0x1000
#define mmPCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_BASE 0x4F13B00uww
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_MSIX_ABNWM_SECTION 0x1000
#define mmPCIE_VDEC1_BWDG_CTWW_AXUSEW_DEC_BASE 0x4F13C00uww
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_DEC_MAX_OFFSET 0x5000
#define PCIE_VDEC1_BWDG_CTWW_AXUSEW_DEC_SECTION 0x2800
#define mmPCIE_VDEC1_BWDG_CTWW_SPECIAW_BASE 0x4F13E80uww
#define PCIE_VDEC1_BWDG_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC1_BWDG_CTWW_SPECIAW_SECTION 0x1800
#define mmPCIE_VDEC1_CTWW_BASE 0x4F14000uww
#define PCIE_VDEC1_CTWW_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CTWW_SECTION 0xE800
#define mmPCIE_VDEC1_CTWW_SPECIAW_BASE 0x4F14E80uww
#define PCIE_VDEC1_CTWW_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC1_CTWW_SPECIAW_SECTION 0x1800
#define mmPCIE_VDEC1_MSTW_IF_WW_SHWD_HBW_BASE 0x4F15000uww
#define PCIE_VDEC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmPCIE_VDEC1_MSTW_IF_WW_PWVT_HBW_BASE 0x4F15200uww
#define PCIE_VDEC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define PCIE_VDEC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmPCIE_VDEC1_MSTW_IF_WW_SHWD_WBW_BASE 0x4F15400uww
#define PCIE_VDEC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmPCIE_VDEC1_MSTW_IF_WW_PWVT_WBW_BASE 0x4F15600uww
#define PCIE_VDEC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define PCIE_VDEC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmPCIE_VDEC1_MSTW_IF_E2E_CWDT_BASE 0x4F15800uww
#define PCIE_VDEC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define PCIE_VDEC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmPCIE_VDEC1_MSTW_IF_AXUSEW_BASE 0x4F15A80uww
#define PCIE_VDEC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define PCIE_VDEC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmPCIE_VDEC1_MSTW_IF_DBG_HBW_BASE 0x4F15B00uww
#define PCIE_VDEC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define PCIE_VDEC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmPCIE_VDEC1_MSTW_IF_DBG_WBW_BASE 0x4F15B80uww
#define PCIE_VDEC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define PCIE_VDEC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmPCIE_VDEC1_MSTW_IF_COWE_HBW_BASE 0x4F15C00uww
#define PCIE_VDEC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define PCIE_VDEC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmPCIE_VDEC1_MSTW_IF_COWE_WBW_BASE 0x4F15D80uww
#define PCIE_VDEC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define PCIE_VDEC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmPCIE_VDEC1_MSTW_IF_SPECIAW_BASE 0x4F15E80uww
#define PCIE_VDEC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define PCIE_VDEC1_MSTW_IF_SPECIAW_SECTION 0x2A180
#define mmDCOWE0_XFT_BASE 0x4F40000uww
#define DCOWE0_XFT_MAX_OFFSET 0x1000
#define DCOWE0_XFT_SECTION 0xE800
#define mmDCOWE0_XFT_SPECIAW_BASE 0x4F40E80uww
#define DCOWE0_XFT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_XFT_SPECIAW_SECTION 0x1800
#define mmDCOWE0_HBM_PWW_CTWW_BASE 0x4F41000uww
#define DCOWE0_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_HBM_PWW_ASIF_SWV_BASE 0x4F41360uww
#define DCOWE0_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_HBM_PWW_DIV_0_WWX_BASE 0x4F41400uww
#define DCOWE0_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_HBM_PWW_DIV_1_WWX_BASE 0x4F41800uww
#define DCOWE0_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_HBM_PWW_DIV_2_WWX_BASE 0x4F41A00uww
#define DCOWE0_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_HBM_PWW_DIV_3_WWX_BASE 0x4F41C00uww
#define DCOWE0_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_HBM_PWW_SPECIAW_BASE 0x4F41E80uww
#define DCOWE0_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_HBM_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_TPC_PWW_CTWW_BASE 0x4F42000uww
#define DCOWE0_TPC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_TPC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_TPC_PWW_ASIF_SWV_BASE 0x4F42360uww
#define DCOWE0_TPC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_TPC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_TPC_PWW_DIV_0_WWX_BASE 0x4F42400uww
#define DCOWE0_TPC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_TPC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_TPC_PWW_DIV_1_WWX_BASE 0x4F42800uww
#define DCOWE0_TPC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_TPC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_TPC_PWW_DIV_2_WWX_BASE 0x4F42A00uww
#define DCOWE0_TPC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_TPC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_TPC_PWW_DIV_3_WWX_BASE 0x4F42C00uww
#define DCOWE0_TPC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_TPC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_TPC_PWW_SPECIAW_BASE 0x4F42E80uww
#define DCOWE0_TPC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_TPC_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE0_PCI_PWW_CTWW_BASE 0x4F43000uww
#define DCOWE0_PCI_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE0_PCI_PWW_CTWW_SECTION 0x3600
#define mmDCOWE0_PCI_PWW_ASIF_SWV_BASE 0x4F43360uww
#define DCOWE0_PCI_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_PCI_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE0_PCI_PWW_DIV_0_WWX_BASE 0x4F43400uww
#define DCOWE0_PCI_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE0_PCI_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE0_PCI_PWW_DIV_1_WWX_BASE 0x4F43800uww
#define DCOWE0_PCI_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE0_PCI_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE0_PCI_PWW_DIV_2_WWX_BASE 0x4F43A00uww
#define DCOWE0_PCI_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE0_PCI_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE0_PCI_PWW_DIV_3_WWX_BASE 0x4F43C00uww
#define DCOWE0_PCI_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE0_PCI_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE0_PCI_PWW_SPECIAW_BASE 0x4F43E80uww
#define DCOWE0_PCI_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE0_PCI_PWW_SPECIAW_SECTION 0x1180
#define mmDCOWE0_TSTDVS_BASE 0x4F45000uww
#define DCOWE0_TSTDVS_MAX_OFFSET 0x7800
#define DCOWE0_TSTDVS_SECTION 0x1000
#define mmDCOWE0_TS_WWAP_BASE 0x4F46000uww
#define DCOWE0_TS_WWAP_MAX_OFFSET 0x2380
#define DCOWE0_TS_WWAP_SECTION 0x2000
#define mmDCOWE0_TS_WWAP_ASIF_SWV_BASE 0x4F46200uww
#define DCOWE0_TS_WWAP_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE0_TS_WWAP_ASIF_SWV_SECTION 0x9E00
#define mmDCOWE1_XFT_BASE 0x4F50000uww
#define DCOWE1_XFT_MAX_OFFSET 0x1000
#define DCOWE1_XFT_SECTION 0xE800
#define mmDCOWE1_XFT_SPECIAW_BASE 0x4F50E80uww
#define DCOWE1_XFT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_XFT_SPECIAW_SECTION 0x1800
#define mmDCOWE1_HBM_PWW_CTWW_BASE 0x4F51000uww
#define DCOWE1_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_HBM_PWW_ASIF_SWV_BASE 0x4F51360uww
#define DCOWE1_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_HBM_PWW_DIV_0_WWX_BASE 0x4F51400uww
#define DCOWE1_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_HBM_PWW_DIV_1_WWX_BASE 0x4F51800uww
#define DCOWE1_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_HBM_PWW_DIV_2_WWX_BASE 0x4F51A00uww
#define DCOWE1_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_HBM_PWW_DIV_3_WWX_BASE 0x4F51C00uww
#define DCOWE1_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_HBM_PWW_SPECIAW_BASE 0x4F51E80uww
#define DCOWE1_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_HBM_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_TPC_PWW_CTWW_BASE 0x4F52000uww
#define DCOWE1_TPC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_TPC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_TPC_PWW_ASIF_SWV_BASE 0x4F52360uww
#define DCOWE1_TPC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_TPC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_TPC_PWW_DIV_0_WWX_BASE 0x4F52400uww
#define DCOWE1_TPC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_TPC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_TPC_PWW_DIV_1_WWX_BASE 0x4F52800uww
#define DCOWE1_TPC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_TPC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_TPC_PWW_DIV_2_WWX_BASE 0x4F52A00uww
#define DCOWE1_TPC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_TPC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_TPC_PWW_DIV_3_WWX_BASE 0x4F52C00uww
#define DCOWE1_TPC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_TPC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_TPC_PWW_SPECIAW_BASE 0x4F52E80uww
#define DCOWE1_TPC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_TPC_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE1_NIC_PWW_CTWW_BASE 0x4F53000uww
#define DCOWE1_NIC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE1_NIC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE1_NIC_PWW_ASIF_SWV_BASE 0x4F53360uww
#define DCOWE1_NIC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_NIC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE1_NIC_PWW_DIV_0_WWX_BASE 0x4F53400uww
#define DCOWE1_NIC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE1_NIC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE1_NIC_PWW_DIV_1_WWX_BASE 0x4F53800uww
#define DCOWE1_NIC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE1_NIC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE1_NIC_PWW_DIV_2_WWX_BASE 0x4F53A00uww
#define DCOWE1_NIC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE1_NIC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE1_NIC_PWW_DIV_3_WWX_BASE 0x4F53C00uww
#define DCOWE1_NIC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE1_NIC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE1_NIC_PWW_SPECIAW_BASE 0x4F53E80uww
#define DCOWE1_NIC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE1_NIC_PWW_SPECIAW_SECTION 0x1180
#define mmDCOWE1_TSTDVS_BASE 0x4F55000uww
#define DCOWE1_TSTDVS_MAX_OFFSET 0x7800
#define DCOWE1_TSTDVS_SECTION 0x1000
#define mmDCOWE1_TS_WWAP_BASE 0x4F56000uww
#define DCOWE1_TS_WWAP_MAX_OFFSET 0x2380
#define DCOWE1_TS_WWAP_SECTION 0x2000
#define mmDCOWE1_TS_WWAP_ASIF_SWV_BASE 0x4F56200uww
#define DCOWE1_TS_WWAP_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE1_TS_WWAP_ASIF_SWV_SECTION 0x9E00
#define mmDCOWE2_XFT_BASE 0x4F60000uww
#define DCOWE2_XFT_MAX_OFFSET 0x1000
#define DCOWE2_XFT_SECTION 0xE800
#define mmDCOWE2_XFT_SPECIAW_BASE 0x4F60E80uww
#define DCOWE2_XFT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_XFT_SPECIAW_SECTION 0x1800
#define mmDCOWE2_HBM_PWW_CTWW_BASE 0x4F61000uww
#define DCOWE2_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_HBM_PWW_ASIF_SWV_BASE 0x4F61360uww
#define DCOWE2_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_HBM_PWW_DIV_0_WWX_BASE 0x4F61400uww
#define DCOWE2_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_HBM_PWW_DIV_1_WWX_BASE 0x4F61800uww
#define DCOWE2_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_HBM_PWW_DIV_2_WWX_BASE 0x4F61A00uww
#define DCOWE2_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_HBM_PWW_DIV_3_WWX_BASE 0x4F61C00uww
#define DCOWE2_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_HBM_PWW_SPECIAW_BASE 0x4F61E80uww
#define DCOWE2_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_HBM_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE2_TPC_PWW_CTWW_BASE 0x4F62000uww
#define DCOWE2_TPC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE2_TPC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE2_TPC_PWW_ASIF_SWV_BASE 0x4F62360uww
#define DCOWE2_TPC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_TPC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE2_TPC_PWW_DIV_0_WWX_BASE 0x4F62400uww
#define DCOWE2_TPC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE2_TPC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE2_TPC_PWW_DIV_1_WWX_BASE 0x4F62800uww
#define DCOWE2_TPC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE2_TPC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE2_TPC_PWW_DIV_2_WWX_BASE 0x4F62A00uww
#define DCOWE2_TPC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE2_TPC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE2_TPC_PWW_DIV_3_WWX_BASE 0x4F62C00uww
#define DCOWE2_TPC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE2_TPC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE2_TPC_PWW_SPECIAW_BASE 0x4F62E80uww
#define DCOWE2_TPC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE2_TPC_PWW_SPECIAW_SECTION 0x2180
#define mmDCOWE2_TSTDVS_BASE 0x4F65000uww
#define DCOWE2_TSTDVS_MAX_OFFSET 0x7800
#define DCOWE2_TSTDVS_SECTION 0x1000
#define mmDCOWE2_TS_WWAP_BASE 0x4F66000uww
#define DCOWE2_TS_WWAP_MAX_OFFSET 0x2380
#define DCOWE2_TS_WWAP_SECTION 0x2000
#define mmDCOWE2_TS_WWAP_ASIF_SWV_BASE 0x4F66200uww
#define DCOWE2_TS_WWAP_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE2_TS_WWAP_ASIF_SWV_SECTION 0x9E00
#define mmDCOWE3_XFT_BASE 0x4F70000uww
#define DCOWE3_XFT_MAX_OFFSET 0x1000
#define DCOWE3_XFT_SECTION 0xE800
#define mmDCOWE3_XFT_SPECIAW_BASE 0x4F70E80uww
#define DCOWE3_XFT_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_XFT_SPECIAW_SECTION 0x1800
#define mmDCOWE3_HBM_PWW_CTWW_BASE 0x4F71000uww
#define DCOWE3_HBM_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_HBM_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_HBM_PWW_ASIF_SWV_BASE 0x4F71360uww
#define DCOWE3_HBM_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_HBM_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_HBM_PWW_DIV_0_WWX_BASE 0x4F71400uww
#define DCOWE3_HBM_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_HBM_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_HBM_PWW_DIV_1_WWX_BASE 0x4F71800uww
#define DCOWE3_HBM_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_HBM_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_HBM_PWW_DIV_2_WWX_BASE 0x4F71A00uww
#define DCOWE3_HBM_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_HBM_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_HBM_PWW_DIV_3_WWX_BASE 0x4F71C00uww
#define DCOWE3_HBM_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_HBM_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_HBM_PWW_SPECIAW_BASE 0x4F71E80uww
#define DCOWE3_HBM_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_HBM_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_TPC_PWW_CTWW_BASE 0x4F72000uww
#define DCOWE3_TPC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_TPC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_TPC_PWW_ASIF_SWV_BASE 0x4F72360uww
#define DCOWE3_TPC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_TPC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_TPC_PWW_DIV_0_WWX_BASE 0x4F72400uww
#define DCOWE3_TPC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_TPC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_TPC_PWW_DIV_1_WWX_BASE 0x4F72800uww
#define DCOWE3_TPC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_TPC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_TPC_PWW_DIV_2_WWX_BASE 0x4F72A00uww
#define DCOWE3_TPC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_TPC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_TPC_PWW_DIV_3_WWX_BASE 0x4F72C00uww
#define DCOWE3_TPC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_TPC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_TPC_PWW_SPECIAW_BASE 0x4F72E80uww
#define DCOWE3_TPC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_TPC_PWW_SPECIAW_SECTION 0x1800
#define mmDCOWE3_NIC_PWW_CTWW_BASE 0x4F73000uww
#define DCOWE3_NIC_PWW_CTWW_MAX_OFFSET 0x3540
#define DCOWE3_NIC_PWW_CTWW_SECTION 0x3600
#define mmDCOWE3_NIC_PWW_ASIF_SWV_BASE 0x4F73360uww
#define DCOWE3_NIC_PWW_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_NIC_PWW_ASIF_SWV_SECTION 0xA000
#define mmDCOWE3_NIC_PWW_DIV_0_WWX_BASE 0x4F73400uww
#define DCOWE3_NIC_PWW_DIV_0_WWX_MAX_OFFSET 0x1800
#define DCOWE3_NIC_PWW_DIV_0_WWX_SECTION 0x4000
#define mmDCOWE3_NIC_PWW_DIV_1_WWX_BASE 0x4F73800uww
#define DCOWE3_NIC_PWW_DIV_1_WWX_MAX_OFFSET 0xC000
#define DCOWE3_NIC_PWW_DIV_1_WWX_SECTION 0x2000
#define mmDCOWE3_NIC_PWW_DIV_2_WWX_BASE 0x4F73A00uww
#define DCOWE3_NIC_PWW_DIV_2_WWX_MAX_OFFSET 0xC000
#define DCOWE3_NIC_PWW_DIV_2_WWX_SECTION 0x2000
#define mmDCOWE3_NIC_PWW_DIV_3_WWX_BASE 0x4F73C00uww
#define DCOWE3_NIC_PWW_DIV_3_WWX_MAX_OFFSET 0xC000
#define DCOWE3_NIC_PWW_DIV_3_WWX_SECTION 0x2800
#define mmDCOWE3_NIC_PWW_SPECIAW_BASE 0x4F73E80uww
#define DCOWE3_NIC_PWW_SPECIAW_MAX_OFFSET 0x1800
#define DCOWE3_NIC_PWW_SPECIAW_SECTION 0x1180
#define mmDCOWE3_TSTDVS_BASE 0x4F75000uww
#define DCOWE3_TSTDVS_MAX_OFFSET 0x7800
#define DCOWE3_TSTDVS_SECTION 0x1000
#define mmDCOWE3_TS_WWAP_BASE 0x4F76000uww
#define DCOWE3_TS_WWAP_MAX_OFFSET 0x2380
#define DCOWE3_TS_WWAP_SECTION 0x2000
#define mmDCOWE3_TS_WWAP_ASIF_SWV_BASE 0x4F76200uww
#define DCOWE3_TS_WWAP_ASIF_SWV_MAX_OFFSET 0x3800
#define DCOWE3_TS_WWAP_ASIF_SWV_SECTION 0x9E00
#define mmPCIE_PMA_2_BASE 0x4F80000uww
#define PCIE_PMA_2_MAX_OFFSET 0x40000
#define PCIE_PMA_2_SECTION 0x40000
#define mmPCIE_PMA_3_BASE 0x4FC0000uww
#define PCIE_PMA_3_MAX_OFFSET 0x40000
#define PCIE_PMA_3_SECTION 0x40000
#define mmHBM0_MC0_BASE 0x5000000uww
#define HBM0_MC0_MAX_OFFSET 0x1000
#define HBM0_MC0_SECTION 0xE800
#define mmHBM0_MC0_SPECIAW_BASE 0x5000E80uww
#define HBM0_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST0_BASE 0x5001000uww
#define HBM0_MC0BIST0_MAX_OFFSET 0x1000
#define HBM0_MC0BIST0_SECTION 0xE800
#define mmHBM0_MC0BIST0_SPECIAW_BASE 0x5001E80uww
#define HBM0_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST1_BASE 0x5002000uww
#define HBM0_MC0BIST1_MAX_OFFSET 0x1000
#define HBM0_MC0BIST1_SECTION 0xE800
#define mmHBM0_MC0BIST1_SPECIAW_BASE 0x5002E80uww
#define HBM0_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST2_BASE 0x5003000uww
#define HBM0_MC0BIST2_MAX_OFFSET 0x1000
#define HBM0_MC0BIST2_SECTION 0xE800
#define mmHBM0_MC0BIST2_SPECIAW_BASE 0x5003E80uww
#define HBM0_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST3_BASE 0x5004000uww
#define HBM0_MC0BIST3_MAX_OFFSET 0x1000
#define HBM0_MC0BIST3_SECTION 0xE800
#define mmHBM0_MC0BIST3_SPECIAW_BASE 0x5004E80uww
#define HBM0_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST4_BASE 0x5005000uww
#define HBM0_MC0BIST4_MAX_OFFSET 0x1000
#define HBM0_MC0BIST4_SECTION 0xE800
#define mmHBM0_MC0BIST4_SPECIAW_BASE 0x5005E80uww
#define HBM0_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST5_BASE 0x5006000uww
#define HBM0_MC0BIST5_MAX_OFFSET 0x1000
#define HBM0_MC0BIST5_SECTION 0xE800
#define mmHBM0_MC0BIST5_SPECIAW_BASE 0x5006E80uww
#define HBM0_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST6_BASE 0x5007000uww
#define HBM0_MC0BIST6_MAX_OFFSET 0x1000
#define HBM0_MC0BIST6_SECTION 0xE800
#define mmHBM0_MC0BIST6_SPECIAW_BASE 0x5007E80uww
#define HBM0_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST7_BASE 0x5008000uww
#define HBM0_MC0BIST7_MAX_OFFSET 0x1000
#define HBM0_MC0BIST7_SECTION 0xE800
#define mmHBM0_MC0BIST7_SPECIAW_BASE 0x5008E80uww
#define HBM0_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM0_MC0BIST8_MEM_BASE 0x5009000uww
#define HBM0_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM0_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM0_MC0BIST8_MEM_SPECIAW_BASE 0x5009E80uww
#define HBM0_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM0_MC1_BASE 0x5020000uww
#define HBM0_MC1_MAX_OFFSET 0x1000
#define HBM0_MC1_SECTION 0xE800
#define mmHBM0_MC1_SPECIAW_BASE 0x5020E80uww
#define HBM0_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST0_BASE 0x5021000uww
#define HBM0_MC1BIST0_MAX_OFFSET 0x1000
#define HBM0_MC1BIST0_SECTION 0xE800
#define mmHBM0_MC1BIST0_SPECIAW_BASE 0x5021E80uww
#define HBM0_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST1_BASE 0x5022000uww
#define HBM0_MC1BIST1_MAX_OFFSET 0x1000
#define HBM0_MC1BIST1_SECTION 0xE800
#define mmHBM0_MC1BIST1_SPECIAW_BASE 0x5022E80uww
#define HBM0_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST2_BASE 0x5023000uww
#define HBM0_MC1BIST2_MAX_OFFSET 0x1000
#define HBM0_MC1BIST2_SECTION 0xE800
#define mmHBM0_MC1BIST2_SPECIAW_BASE 0x5023E80uww
#define HBM0_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST3_BASE 0x5024000uww
#define HBM0_MC1BIST3_MAX_OFFSET 0x1000
#define HBM0_MC1BIST3_SECTION 0xE800
#define mmHBM0_MC1BIST3_SPECIAW_BASE 0x5024E80uww
#define HBM0_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST4_BASE 0x5025000uww
#define HBM0_MC1BIST4_MAX_OFFSET 0x1000
#define HBM0_MC1BIST4_SECTION 0xE800
#define mmHBM0_MC1BIST4_SPECIAW_BASE 0x5025E80uww
#define HBM0_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST5_BASE 0x5026000uww
#define HBM0_MC1BIST5_MAX_OFFSET 0x1000
#define HBM0_MC1BIST5_SECTION 0xE800
#define mmHBM0_MC1BIST5_SPECIAW_BASE 0x5026E80uww
#define HBM0_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST6_BASE 0x5027000uww
#define HBM0_MC1BIST6_MAX_OFFSET 0x1000
#define HBM0_MC1BIST6_SECTION 0xE800
#define mmHBM0_MC1BIST6_SPECIAW_BASE 0x5027E80uww
#define HBM0_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST7_BASE 0x5028000uww
#define HBM0_MC1BIST7_MAX_OFFSET 0x1000
#define HBM0_MC1BIST7_SECTION 0xE800
#define mmHBM0_MC1BIST7_SPECIAW_BASE 0x5028E80uww
#define HBM0_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM0_MC1BIST8_MEM_BASE 0x5029000uww
#define HBM0_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM0_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM0_MC1BIST8_MEM_SPECIAW_BASE 0x5029E80uww
#define HBM0_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM0_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM0_PHY_BASE 0x5040000uww
#define HBM0_PHY_MAX_OFFSET 0x4000
#define HBM0_PHY_SECTION 0x40000
#define mmHBM1_MC0_BASE 0x5080000uww
#define HBM1_MC0_MAX_OFFSET 0x1000
#define HBM1_MC0_SECTION 0xE800
#define mmHBM1_MC0_SPECIAW_BASE 0x5080E80uww
#define HBM1_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST0_BASE 0x5081000uww
#define HBM1_MC0BIST0_MAX_OFFSET 0x1000
#define HBM1_MC0BIST0_SECTION 0xE800
#define mmHBM1_MC0BIST0_SPECIAW_BASE 0x5081E80uww
#define HBM1_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST1_BASE 0x5082000uww
#define HBM1_MC0BIST1_MAX_OFFSET 0x1000
#define HBM1_MC0BIST1_SECTION 0xE800
#define mmHBM1_MC0BIST1_SPECIAW_BASE 0x5082E80uww
#define HBM1_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST2_BASE 0x5083000uww
#define HBM1_MC0BIST2_MAX_OFFSET 0x1000
#define HBM1_MC0BIST2_SECTION 0xE800
#define mmHBM1_MC0BIST2_SPECIAW_BASE 0x5083E80uww
#define HBM1_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST3_BASE 0x5084000uww
#define HBM1_MC0BIST3_MAX_OFFSET 0x1000
#define HBM1_MC0BIST3_SECTION 0xE800
#define mmHBM1_MC0BIST3_SPECIAW_BASE 0x5084E80uww
#define HBM1_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST4_BASE 0x5085000uww
#define HBM1_MC0BIST4_MAX_OFFSET 0x1000
#define HBM1_MC0BIST4_SECTION 0xE800
#define mmHBM1_MC0BIST4_SPECIAW_BASE 0x5085E80uww
#define HBM1_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST5_BASE 0x5086000uww
#define HBM1_MC0BIST5_MAX_OFFSET 0x1000
#define HBM1_MC0BIST5_SECTION 0xE800
#define mmHBM1_MC0BIST5_SPECIAW_BASE 0x5086E80uww
#define HBM1_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST6_BASE 0x5087000uww
#define HBM1_MC0BIST6_MAX_OFFSET 0x1000
#define HBM1_MC0BIST6_SECTION 0xE800
#define mmHBM1_MC0BIST6_SPECIAW_BASE 0x5087E80uww
#define HBM1_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST7_BASE 0x5088000uww
#define HBM1_MC0BIST7_MAX_OFFSET 0x1000
#define HBM1_MC0BIST7_SECTION 0xE800
#define mmHBM1_MC0BIST7_SPECIAW_BASE 0x5088E80uww
#define HBM1_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM1_MC0BIST8_MEM_BASE 0x5089000uww
#define HBM1_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM1_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM1_MC0BIST8_MEM_SPECIAW_BASE 0x5089E80uww
#define HBM1_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM1_MC1_BASE 0x50A0000uww
#define HBM1_MC1_MAX_OFFSET 0x1000
#define HBM1_MC1_SECTION 0xE800
#define mmHBM1_MC1_SPECIAW_BASE 0x50A0E80uww
#define HBM1_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST0_BASE 0x50A1000uww
#define HBM1_MC1BIST0_MAX_OFFSET 0x1000
#define HBM1_MC1BIST0_SECTION 0xE800
#define mmHBM1_MC1BIST0_SPECIAW_BASE 0x50A1E80uww
#define HBM1_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST1_BASE 0x50A2000uww
#define HBM1_MC1BIST1_MAX_OFFSET 0x1000
#define HBM1_MC1BIST1_SECTION 0xE800
#define mmHBM1_MC1BIST1_SPECIAW_BASE 0x50A2E80uww
#define HBM1_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST2_BASE 0x50A3000uww
#define HBM1_MC1BIST2_MAX_OFFSET 0x1000
#define HBM1_MC1BIST2_SECTION 0xE800
#define mmHBM1_MC1BIST2_SPECIAW_BASE 0x50A3E80uww
#define HBM1_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST3_BASE 0x50A4000uww
#define HBM1_MC1BIST3_MAX_OFFSET 0x1000
#define HBM1_MC1BIST3_SECTION 0xE800
#define mmHBM1_MC1BIST3_SPECIAW_BASE 0x50A4E80uww
#define HBM1_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST4_BASE 0x50A5000uww
#define HBM1_MC1BIST4_MAX_OFFSET 0x1000
#define HBM1_MC1BIST4_SECTION 0xE800
#define mmHBM1_MC1BIST4_SPECIAW_BASE 0x50A5E80uww
#define HBM1_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST5_BASE 0x50A6000uww
#define HBM1_MC1BIST5_MAX_OFFSET 0x1000
#define HBM1_MC1BIST5_SECTION 0xE800
#define mmHBM1_MC1BIST5_SPECIAW_BASE 0x50A6E80uww
#define HBM1_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST6_BASE 0x50A7000uww
#define HBM1_MC1BIST6_MAX_OFFSET 0x1000
#define HBM1_MC1BIST6_SECTION 0xE800
#define mmHBM1_MC1BIST6_SPECIAW_BASE 0x50A7E80uww
#define HBM1_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST7_BASE 0x50A8000uww
#define HBM1_MC1BIST7_MAX_OFFSET 0x1000
#define HBM1_MC1BIST7_SECTION 0xE800
#define mmHBM1_MC1BIST7_SPECIAW_BASE 0x50A8E80uww
#define HBM1_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM1_MC1BIST8_MEM_BASE 0x50A9000uww
#define HBM1_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM1_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM1_MC1BIST8_MEM_SPECIAW_BASE 0x50A9E80uww
#define HBM1_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM1_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM1_PHY_BASE 0x50C0000uww
#define HBM1_PHY_MAX_OFFSET 0x4000
#define HBM1_PHY_SECTION 0x40000
#define mmHBM2_MC0_BASE 0x5100000uww
#define HBM2_MC0_MAX_OFFSET 0x1000
#define HBM2_MC0_SECTION 0xE800
#define mmHBM2_MC0_SPECIAW_BASE 0x5100E80uww
#define HBM2_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST0_BASE 0x5101000uww
#define HBM2_MC0BIST0_MAX_OFFSET 0x1000
#define HBM2_MC0BIST0_SECTION 0xE800
#define mmHBM2_MC0BIST0_SPECIAW_BASE 0x5101E80uww
#define HBM2_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST1_BASE 0x5102000uww
#define HBM2_MC0BIST1_MAX_OFFSET 0x1000
#define HBM2_MC0BIST1_SECTION 0xE800
#define mmHBM2_MC0BIST1_SPECIAW_BASE 0x5102E80uww
#define HBM2_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST2_BASE 0x5103000uww
#define HBM2_MC0BIST2_MAX_OFFSET 0x1000
#define HBM2_MC0BIST2_SECTION 0xE800
#define mmHBM2_MC0BIST2_SPECIAW_BASE 0x5103E80uww
#define HBM2_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST3_BASE 0x5104000uww
#define HBM2_MC0BIST3_MAX_OFFSET 0x1000
#define HBM2_MC0BIST3_SECTION 0xE800
#define mmHBM2_MC0BIST3_SPECIAW_BASE 0x5104E80uww
#define HBM2_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST4_BASE 0x5105000uww
#define HBM2_MC0BIST4_MAX_OFFSET 0x1000
#define HBM2_MC0BIST4_SECTION 0xE800
#define mmHBM2_MC0BIST4_SPECIAW_BASE 0x5105E80uww
#define HBM2_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST5_BASE 0x5106000uww
#define HBM2_MC0BIST5_MAX_OFFSET 0x1000
#define HBM2_MC0BIST5_SECTION 0xE800
#define mmHBM2_MC0BIST5_SPECIAW_BASE 0x5106E80uww
#define HBM2_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST6_BASE 0x5107000uww
#define HBM2_MC0BIST6_MAX_OFFSET 0x1000
#define HBM2_MC0BIST6_SECTION 0xE800
#define mmHBM2_MC0BIST6_SPECIAW_BASE 0x5107E80uww
#define HBM2_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST7_BASE 0x5108000uww
#define HBM2_MC0BIST7_MAX_OFFSET 0x1000
#define HBM2_MC0BIST7_SECTION 0xE800
#define mmHBM2_MC0BIST7_SPECIAW_BASE 0x5108E80uww
#define HBM2_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM2_MC0BIST8_MEM_BASE 0x5109000uww
#define HBM2_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM2_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM2_MC0BIST8_MEM_SPECIAW_BASE 0x5109E80uww
#define HBM2_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM2_MC1_BASE 0x5120000uww
#define HBM2_MC1_MAX_OFFSET 0x1000
#define HBM2_MC1_SECTION 0xE800
#define mmHBM2_MC1_SPECIAW_BASE 0x5120E80uww
#define HBM2_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST0_BASE 0x5121000uww
#define HBM2_MC1BIST0_MAX_OFFSET 0x1000
#define HBM2_MC1BIST0_SECTION 0xE800
#define mmHBM2_MC1BIST0_SPECIAW_BASE 0x5121E80uww
#define HBM2_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST1_BASE 0x5122000uww
#define HBM2_MC1BIST1_MAX_OFFSET 0x1000
#define HBM2_MC1BIST1_SECTION 0xE800
#define mmHBM2_MC1BIST1_SPECIAW_BASE 0x5122E80uww
#define HBM2_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST2_BASE 0x5123000uww
#define HBM2_MC1BIST2_MAX_OFFSET 0x1000
#define HBM2_MC1BIST2_SECTION 0xE800
#define mmHBM2_MC1BIST2_SPECIAW_BASE 0x5123E80uww
#define HBM2_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST3_BASE 0x5124000uww
#define HBM2_MC1BIST3_MAX_OFFSET 0x1000
#define HBM2_MC1BIST3_SECTION 0xE800
#define mmHBM2_MC1BIST3_SPECIAW_BASE 0x5124E80uww
#define HBM2_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST4_BASE 0x5125000uww
#define HBM2_MC1BIST4_MAX_OFFSET 0x1000
#define HBM2_MC1BIST4_SECTION 0xE800
#define mmHBM2_MC1BIST4_SPECIAW_BASE 0x5125E80uww
#define HBM2_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST5_BASE 0x5126000uww
#define HBM2_MC1BIST5_MAX_OFFSET 0x1000
#define HBM2_MC1BIST5_SECTION 0xE800
#define mmHBM2_MC1BIST5_SPECIAW_BASE 0x5126E80uww
#define HBM2_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST6_BASE 0x5127000uww
#define HBM2_MC1BIST6_MAX_OFFSET 0x1000
#define HBM2_MC1BIST6_SECTION 0xE800
#define mmHBM2_MC1BIST6_SPECIAW_BASE 0x5127E80uww
#define HBM2_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST7_BASE 0x5128000uww
#define HBM2_MC1BIST7_MAX_OFFSET 0x1000
#define HBM2_MC1BIST7_SECTION 0xE800
#define mmHBM2_MC1BIST7_SPECIAW_BASE 0x5128E80uww
#define HBM2_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM2_MC1BIST8_MEM_BASE 0x5129000uww
#define HBM2_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM2_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM2_MC1BIST8_MEM_SPECIAW_BASE 0x5129E80uww
#define HBM2_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM2_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM2_PHY_BASE 0x5140000uww
#define HBM2_PHY_MAX_OFFSET 0x4000
#define HBM2_PHY_SECTION 0x40000
#define mmHBM3_MC0_BASE 0x5180000uww
#define HBM3_MC0_MAX_OFFSET 0x1000
#define HBM3_MC0_SECTION 0xE800
#define mmHBM3_MC0_SPECIAW_BASE 0x5180E80uww
#define HBM3_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST0_BASE 0x5181000uww
#define HBM3_MC0BIST0_MAX_OFFSET 0x1000
#define HBM3_MC0BIST0_SECTION 0xE800
#define mmHBM3_MC0BIST0_SPECIAW_BASE 0x5181E80uww
#define HBM3_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST1_BASE 0x5182000uww
#define HBM3_MC0BIST1_MAX_OFFSET 0x1000
#define HBM3_MC0BIST1_SECTION 0xE800
#define mmHBM3_MC0BIST1_SPECIAW_BASE 0x5182E80uww
#define HBM3_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST2_BASE 0x5183000uww
#define HBM3_MC0BIST2_MAX_OFFSET 0x1000
#define HBM3_MC0BIST2_SECTION 0xE800
#define mmHBM3_MC0BIST2_SPECIAW_BASE 0x5183E80uww
#define HBM3_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST3_BASE 0x5184000uww
#define HBM3_MC0BIST3_MAX_OFFSET 0x1000
#define HBM3_MC0BIST3_SECTION 0xE800
#define mmHBM3_MC0BIST3_SPECIAW_BASE 0x5184E80uww
#define HBM3_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST4_BASE 0x5185000uww
#define HBM3_MC0BIST4_MAX_OFFSET 0x1000
#define HBM3_MC0BIST4_SECTION 0xE800
#define mmHBM3_MC0BIST4_SPECIAW_BASE 0x5185E80uww
#define HBM3_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST5_BASE 0x5186000uww
#define HBM3_MC0BIST5_MAX_OFFSET 0x1000
#define HBM3_MC0BIST5_SECTION 0xE800
#define mmHBM3_MC0BIST5_SPECIAW_BASE 0x5186E80uww
#define HBM3_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST6_BASE 0x5187000uww
#define HBM3_MC0BIST6_MAX_OFFSET 0x1000
#define HBM3_MC0BIST6_SECTION 0xE800
#define mmHBM3_MC0BIST6_SPECIAW_BASE 0x5187E80uww
#define HBM3_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST7_BASE 0x5188000uww
#define HBM3_MC0BIST7_MAX_OFFSET 0x1000
#define HBM3_MC0BIST7_SECTION 0xE800
#define mmHBM3_MC0BIST7_SPECIAW_BASE 0x5188E80uww
#define HBM3_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM3_MC0BIST8_MEM_BASE 0x5189000uww
#define HBM3_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM3_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM3_MC0BIST8_MEM_SPECIAW_BASE 0x5189E80uww
#define HBM3_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM3_MC1_BASE 0x51A0000uww
#define HBM3_MC1_MAX_OFFSET 0x1000
#define HBM3_MC1_SECTION 0xE800
#define mmHBM3_MC1_SPECIAW_BASE 0x51A0E80uww
#define HBM3_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST0_BASE 0x51A1000uww
#define HBM3_MC1BIST0_MAX_OFFSET 0x1000
#define HBM3_MC1BIST0_SECTION 0xE800
#define mmHBM3_MC1BIST0_SPECIAW_BASE 0x51A1E80uww
#define HBM3_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST1_BASE 0x51A2000uww
#define HBM3_MC1BIST1_MAX_OFFSET 0x1000
#define HBM3_MC1BIST1_SECTION 0xE800
#define mmHBM3_MC1BIST1_SPECIAW_BASE 0x51A2E80uww
#define HBM3_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST2_BASE 0x51A3000uww
#define HBM3_MC1BIST2_MAX_OFFSET 0x1000
#define HBM3_MC1BIST2_SECTION 0xE800
#define mmHBM3_MC1BIST2_SPECIAW_BASE 0x51A3E80uww
#define HBM3_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST3_BASE 0x51A4000uww
#define HBM3_MC1BIST3_MAX_OFFSET 0x1000
#define HBM3_MC1BIST3_SECTION 0xE800
#define mmHBM3_MC1BIST3_SPECIAW_BASE 0x51A4E80uww
#define HBM3_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST4_BASE 0x51A5000uww
#define HBM3_MC1BIST4_MAX_OFFSET 0x1000
#define HBM3_MC1BIST4_SECTION 0xE800
#define mmHBM3_MC1BIST4_SPECIAW_BASE 0x51A5E80uww
#define HBM3_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST5_BASE 0x51A6000uww
#define HBM3_MC1BIST5_MAX_OFFSET 0x1000
#define HBM3_MC1BIST5_SECTION 0xE800
#define mmHBM3_MC1BIST5_SPECIAW_BASE 0x51A6E80uww
#define HBM3_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST6_BASE 0x51A7000uww
#define HBM3_MC1BIST6_MAX_OFFSET 0x1000
#define HBM3_MC1BIST6_SECTION 0xE800
#define mmHBM3_MC1BIST6_SPECIAW_BASE 0x51A7E80uww
#define HBM3_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST7_BASE 0x51A8000uww
#define HBM3_MC1BIST7_MAX_OFFSET 0x1000
#define HBM3_MC1BIST7_SECTION 0xE800
#define mmHBM3_MC1BIST7_SPECIAW_BASE 0x51A8E80uww
#define HBM3_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM3_MC1BIST8_MEM_BASE 0x51A9000uww
#define HBM3_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM3_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM3_MC1BIST8_MEM_SPECIAW_BASE 0x51A9E80uww
#define HBM3_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM3_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM3_PHY_BASE 0x51C0000uww
#define HBM3_PHY_MAX_OFFSET 0x4000
#define HBM3_PHY_SECTION 0x40000
#define mmHBM4_MC0_BASE 0x5200000uww
#define HBM4_MC0_MAX_OFFSET 0x1000
#define HBM4_MC0_SECTION 0xE800
#define mmHBM4_MC0_SPECIAW_BASE 0x5200E80uww
#define HBM4_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST0_BASE 0x5201000uww
#define HBM4_MC0BIST0_MAX_OFFSET 0x1000
#define HBM4_MC0BIST0_SECTION 0xE800
#define mmHBM4_MC0BIST0_SPECIAW_BASE 0x5201E80uww
#define HBM4_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST1_BASE 0x5202000uww
#define HBM4_MC0BIST1_MAX_OFFSET 0x1000
#define HBM4_MC0BIST1_SECTION 0xE800
#define mmHBM4_MC0BIST1_SPECIAW_BASE 0x5202E80uww
#define HBM4_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST2_BASE 0x5203000uww
#define HBM4_MC0BIST2_MAX_OFFSET 0x1000
#define HBM4_MC0BIST2_SECTION 0xE800
#define mmHBM4_MC0BIST2_SPECIAW_BASE 0x5203E80uww
#define HBM4_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST3_BASE 0x5204000uww
#define HBM4_MC0BIST3_MAX_OFFSET 0x1000
#define HBM4_MC0BIST3_SECTION 0xE800
#define mmHBM4_MC0BIST3_SPECIAW_BASE 0x5204E80uww
#define HBM4_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST4_BASE 0x5205000uww
#define HBM4_MC0BIST4_MAX_OFFSET 0x1000
#define HBM4_MC0BIST4_SECTION 0xE800
#define mmHBM4_MC0BIST4_SPECIAW_BASE 0x5205E80uww
#define HBM4_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST5_BASE 0x5206000uww
#define HBM4_MC0BIST5_MAX_OFFSET 0x1000
#define HBM4_MC0BIST5_SECTION 0xE800
#define mmHBM4_MC0BIST5_SPECIAW_BASE 0x5206E80uww
#define HBM4_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST6_BASE 0x5207000uww
#define HBM4_MC0BIST6_MAX_OFFSET 0x1000
#define HBM4_MC0BIST6_SECTION 0xE800
#define mmHBM4_MC0BIST6_SPECIAW_BASE 0x5207E80uww
#define HBM4_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST7_BASE 0x5208000uww
#define HBM4_MC0BIST7_MAX_OFFSET 0x1000
#define HBM4_MC0BIST7_SECTION 0xE800
#define mmHBM4_MC0BIST7_SPECIAW_BASE 0x5208E80uww
#define HBM4_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM4_MC0BIST8_MEM_BASE 0x5209000uww
#define HBM4_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM4_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM4_MC0BIST8_MEM_SPECIAW_BASE 0x5209E80uww
#define HBM4_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM4_MC1_BASE 0x5220000uww
#define HBM4_MC1_MAX_OFFSET 0x1000
#define HBM4_MC1_SECTION 0xE800
#define mmHBM4_MC1_SPECIAW_BASE 0x5220E80uww
#define HBM4_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST0_BASE 0x5221000uww
#define HBM4_MC1BIST0_MAX_OFFSET 0x1000
#define HBM4_MC1BIST0_SECTION 0xE800
#define mmHBM4_MC1BIST0_SPECIAW_BASE 0x5221E80uww
#define HBM4_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST1_BASE 0x5222000uww
#define HBM4_MC1BIST1_MAX_OFFSET 0x1000
#define HBM4_MC1BIST1_SECTION 0xE800
#define mmHBM4_MC1BIST1_SPECIAW_BASE 0x5222E80uww
#define HBM4_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST2_BASE 0x5223000uww
#define HBM4_MC1BIST2_MAX_OFFSET 0x1000
#define HBM4_MC1BIST2_SECTION 0xE800
#define mmHBM4_MC1BIST2_SPECIAW_BASE 0x5223E80uww
#define HBM4_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST3_BASE 0x5224000uww
#define HBM4_MC1BIST3_MAX_OFFSET 0x1000
#define HBM4_MC1BIST3_SECTION 0xE800
#define mmHBM4_MC1BIST3_SPECIAW_BASE 0x5224E80uww
#define HBM4_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST4_BASE 0x5225000uww
#define HBM4_MC1BIST4_MAX_OFFSET 0x1000
#define HBM4_MC1BIST4_SECTION 0xE800
#define mmHBM4_MC1BIST4_SPECIAW_BASE 0x5225E80uww
#define HBM4_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST5_BASE 0x5226000uww
#define HBM4_MC1BIST5_MAX_OFFSET 0x1000
#define HBM4_MC1BIST5_SECTION 0xE800
#define mmHBM4_MC1BIST5_SPECIAW_BASE 0x5226E80uww
#define HBM4_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST6_BASE 0x5227000uww
#define HBM4_MC1BIST6_MAX_OFFSET 0x1000
#define HBM4_MC1BIST6_SECTION 0xE800
#define mmHBM4_MC1BIST6_SPECIAW_BASE 0x5227E80uww
#define HBM4_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST7_BASE 0x5228000uww
#define HBM4_MC1BIST7_MAX_OFFSET 0x1000
#define HBM4_MC1BIST7_SECTION 0xE800
#define mmHBM4_MC1BIST7_SPECIAW_BASE 0x5228E80uww
#define HBM4_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM4_MC1BIST8_MEM_BASE 0x5229000uww
#define HBM4_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM4_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM4_MC1BIST8_MEM_SPECIAW_BASE 0x5229E80uww
#define HBM4_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM4_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM4_PHY_BASE 0x5240000uww
#define HBM4_PHY_MAX_OFFSET 0x4000
#define HBM4_PHY_SECTION 0x40000
#define mmHBM5_MC0_BASE 0x5280000uww
#define HBM5_MC0_MAX_OFFSET 0x1000
#define HBM5_MC0_SECTION 0xE800
#define mmHBM5_MC0_SPECIAW_BASE 0x5280E80uww
#define HBM5_MC0_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST0_BASE 0x5281000uww
#define HBM5_MC0BIST0_MAX_OFFSET 0x1000
#define HBM5_MC0BIST0_SECTION 0xE800
#define mmHBM5_MC0BIST0_SPECIAW_BASE 0x5281E80uww
#define HBM5_MC0BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST0_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST1_BASE 0x5282000uww
#define HBM5_MC0BIST1_MAX_OFFSET 0x1000
#define HBM5_MC0BIST1_SECTION 0xE800
#define mmHBM5_MC0BIST1_SPECIAW_BASE 0x5282E80uww
#define HBM5_MC0BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST1_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST2_BASE 0x5283000uww
#define HBM5_MC0BIST2_MAX_OFFSET 0x1000
#define HBM5_MC0BIST2_SECTION 0xE800
#define mmHBM5_MC0BIST2_SPECIAW_BASE 0x5283E80uww
#define HBM5_MC0BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST2_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST3_BASE 0x5284000uww
#define HBM5_MC0BIST3_MAX_OFFSET 0x1000
#define HBM5_MC0BIST3_SECTION 0xE800
#define mmHBM5_MC0BIST3_SPECIAW_BASE 0x5284E80uww
#define HBM5_MC0BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST3_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST4_BASE 0x5285000uww
#define HBM5_MC0BIST4_MAX_OFFSET 0x1000
#define HBM5_MC0BIST4_SECTION 0xE800
#define mmHBM5_MC0BIST4_SPECIAW_BASE 0x5285E80uww
#define HBM5_MC0BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST4_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST5_BASE 0x5286000uww
#define HBM5_MC0BIST5_MAX_OFFSET 0x1000
#define HBM5_MC0BIST5_SECTION 0xE800
#define mmHBM5_MC0BIST5_SPECIAW_BASE 0x5286E80uww
#define HBM5_MC0BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST5_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST6_BASE 0x5287000uww
#define HBM5_MC0BIST6_MAX_OFFSET 0x1000
#define HBM5_MC0BIST6_SECTION 0xE800
#define mmHBM5_MC0BIST6_SPECIAW_BASE 0x5287E80uww
#define HBM5_MC0BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST6_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST7_BASE 0x5288000uww
#define HBM5_MC0BIST7_MAX_OFFSET 0x1000
#define HBM5_MC0BIST7_SECTION 0xE800
#define mmHBM5_MC0BIST7_SPECIAW_BASE 0x5288E80uww
#define HBM5_MC0BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST7_SPECIAW_SECTION 0x1800
#define mmHBM5_MC0BIST8_MEM_BASE 0x5289000uww
#define HBM5_MC0BIST8_MEM_MAX_OFFSET 0x1000
#define HBM5_MC0BIST8_MEM_SECTION 0xE800
#define mmHBM5_MC0BIST8_MEM_SPECIAW_BASE 0x5289E80uww
#define HBM5_MC0BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC0BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM5_MC1_BASE 0x52A0000uww
#define HBM5_MC1_MAX_OFFSET 0x1000
#define HBM5_MC1_SECTION 0xE800
#define mmHBM5_MC1_SPECIAW_BASE 0x52A0E80uww
#define HBM5_MC1_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST0_BASE 0x52A1000uww
#define HBM5_MC1BIST0_MAX_OFFSET 0x1000
#define HBM5_MC1BIST0_SECTION 0xE800
#define mmHBM5_MC1BIST0_SPECIAW_BASE 0x52A1E80uww
#define HBM5_MC1BIST0_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST0_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST1_BASE 0x52A2000uww
#define HBM5_MC1BIST1_MAX_OFFSET 0x1000
#define HBM5_MC1BIST1_SECTION 0xE800
#define mmHBM5_MC1BIST1_SPECIAW_BASE 0x52A2E80uww
#define HBM5_MC1BIST1_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST1_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST2_BASE 0x52A3000uww
#define HBM5_MC1BIST2_MAX_OFFSET 0x1000
#define HBM5_MC1BIST2_SECTION 0xE800
#define mmHBM5_MC1BIST2_SPECIAW_BASE 0x52A3E80uww
#define HBM5_MC1BIST2_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST2_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST3_BASE 0x52A4000uww
#define HBM5_MC1BIST3_MAX_OFFSET 0x1000
#define HBM5_MC1BIST3_SECTION 0xE800
#define mmHBM5_MC1BIST3_SPECIAW_BASE 0x52A4E80uww
#define HBM5_MC1BIST3_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST3_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST4_BASE 0x52A5000uww
#define HBM5_MC1BIST4_MAX_OFFSET 0x1000
#define HBM5_MC1BIST4_SECTION 0xE800
#define mmHBM5_MC1BIST4_SPECIAW_BASE 0x52A5E80uww
#define HBM5_MC1BIST4_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST4_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST5_BASE 0x52A6000uww
#define HBM5_MC1BIST5_MAX_OFFSET 0x1000
#define HBM5_MC1BIST5_SECTION 0xE800
#define mmHBM5_MC1BIST5_SPECIAW_BASE 0x52A6E80uww
#define HBM5_MC1BIST5_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST5_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST6_BASE 0x52A7000uww
#define HBM5_MC1BIST6_MAX_OFFSET 0x1000
#define HBM5_MC1BIST6_SECTION 0xE800
#define mmHBM5_MC1BIST6_SPECIAW_BASE 0x52A7E80uww
#define HBM5_MC1BIST6_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST6_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST7_BASE 0x52A8000uww
#define HBM5_MC1BIST7_MAX_OFFSET 0x1000
#define HBM5_MC1BIST7_SECTION 0xE800
#define mmHBM5_MC1BIST7_SPECIAW_BASE 0x52A8E80uww
#define HBM5_MC1BIST7_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST7_SPECIAW_SECTION 0x1800
#define mmHBM5_MC1BIST8_MEM_BASE 0x52A9000uww
#define HBM5_MC1BIST8_MEM_MAX_OFFSET 0x1000
#define HBM5_MC1BIST8_MEM_SECTION 0xE800
#define mmHBM5_MC1BIST8_MEM_SPECIAW_BASE 0x52A9E80uww
#define HBM5_MC1BIST8_MEM_SPECIAW_MAX_OFFSET 0x1800
#define HBM5_MC1BIST8_MEM_SPECIAW_SECTION 0x16180
#define mmHBM5_PHY_BASE 0x52C0000uww
#define HBM5_PHY_MAX_OFFSET 0x4000
#define HBM5_PHY_SECTION 0x140000
#define mmNIC0_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5400000uww
#define NIC0_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5400080uww
#define NIC0_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5400100uww
#define NIC0_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5400180uww
#define NIC0_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_0_SPECIAW_BASE 0x5400E80uww
#define NIC0_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5401000uww
#define NIC0_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5401080uww
#define NIC0_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5401100uww
#define NIC0_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5401180uww
#define NIC0_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_1_SPECIAW_BASE 0x5401E80uww
#define NIC0_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5402000uww
#define NIC0_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5402080uww
#define NIC0_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5402100uww
#define NIC0_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5402180uww
#define NIC0_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_2_SPECIAW_BASE 0x5402E80uww
#define NIC0_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5403000uww
#define NIC0_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5403080uww
#define NIC0_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5403100uww
#define NIC0_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5403180uww
#define NIC0_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_3_SPECIAW_BASE 0x5403E80uww
#define NIC0_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5404000uww
#define NIC0_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5404080uww
#define NIC0_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5404100uww
#define NIC0_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5404180uww
#define NIC0_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_4_SPECIAW_BASE 0x5404E80uww
#define NIC0_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5405000uww
#define NIC0_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5405080uww
#define NIC0_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5405100uww
#define NIC0_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5405180uww
#define NIC0_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_5_SPECIAW_BASE 0x5405E80uww
#define NIC0_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5406000uww
#define NIC0_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5406080uww
#define NIC0_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5406100uww
#define NIC0_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5406180uww
#define NIC0_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_6_SPECIAW_BASE 0x5406E80uww
#define NIC0_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5407000uww
#define NIC0_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5407080uww
#define NIC0_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5407100uww
#define NIC0_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5407180uww
#define NIC0_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_7_SPECIAW_BASE 0x5407E80uww
#define NIC0_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5408000uww
#define NIC0_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5408080uww
#define NIC0_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5408100uww
#define NIC0_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5408180uww
#define NIC0_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_8_SPECIAW_BASE 0x5408E80uww
#define NIC0_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5409000uww
#define NIC0_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5409080uww
#define NIC0_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5409100uww
#define NIC0_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5409180uww
#define NIC0_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_9_SPECIAW_BASE 0x5409E80uww
#define NIC0_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x540A000uww
#define NIC0_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x540A080uww
#define NIC0_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x540A100uww
#define NIC0_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x540A180uww
#define NIC0_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_10_SPECIAW_BASE 0x540AE80uww
#define NIC0_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x540B000uww
#define NIC0_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x540B080uww
#define NIC0_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x540B100uww
#define NIC0_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x540B180uww
#define NIC0_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_11_SPECIAW_BASE 0x540BE80uww
#define NIC0_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x540C000uww
#define NIC0_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x540C080uww
#define NIC0_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x540C100uww
#define NIC0_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x540C180uww
#define NIC0_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_12_SPECIAW_BASE 0x540CE80uww
#define NIC0_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x540D000uww
#define NIC0_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x540D080uww
#define NIC0_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x540D100uww
#define NIC0_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x540D180uww
#define NIC0_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_13_SPECIAW_BASE 0x540DE80uww
#define NIC0_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x540E000uww
#define NIC0_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x540E080uww
#define NIC0_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x540E100uww
#define NIC0_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x540E180uww
#define NIC0_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW0_14_SPECIAW_BASE 0x540EE80uww
#define NIC0_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC0_QM_DCCM0_BASE 0x5410000uww
#define NIC0_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC0_QM_DCCM0_SECTION 0x8000
#define mmNIC0_QM_AWC_AUX0_BASE 0x5418000uww
#define NIC0_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC0_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC0_QM_AWC_AUX0_SPECIAW_BASE 0x5418E80uww
#define NIC0_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC0_QM0_BASE 0x541A000uww
#define NIC0_QM0_MAX_OFFSET 0x1000
#define NIC0_QM0_SECTION 0x9000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x541A900uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x541A908uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x541A910uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x541A918uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x541A920uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x541A928uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x541A930uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x541A938uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x541A940uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x541A948uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x541A950uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x541A958uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x541A960uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x541A968uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x541A970uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC0_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x541A978uww
#define NIC0_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC0_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC0_QM0_AXUSEW_SECUWED_BASE 0x541AB00uww
#define NIC0_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC0_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC0_QM0_AXUSEW_NONSECUWED_BASE 0x541AB80uww
#define NIC0_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC0_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC0_QM0_DBG_HBW_BASE 0x541AC00uww
#define NIC0_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC0_QM0_DBG_WBW_BASE 0x541AC80uww
#define NIC0_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC0_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC0_QM0_CGM_BASE 0x541AD80uww
#define NIC0_QM0_CGM_MAX_OFFSET 0xC000
#define NIC0_QM0_CGM_SECTION 0x1000
#define mmNIC0_QM0_SPECIAW_BASE 0x541AE80uww
#define NIC0_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QM0_SPECIAW_SECTION 0x4180
#define mmNIC0_QPC0_BASE 0x541F000uww
#define NIC0_QPC0_MAX_OFFSET 0x1000
#define NIC0_QPC0_SECTION 0x7200
#define mmNIC0_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x541F720uww
#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x541F728uww
#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x541F730uww
#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x541F738uww
#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x541F740uww
#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x541F748uww
#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x541F750uww
#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x541F758uww
#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x541F760uww
#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x541F768uww
#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x541F770uww
#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x541F778uww
#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x541F780uww
#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x541F788uww
#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x541F790uww
#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x541F798uww
#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x541F7A0uww
#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x541F7A8uww
#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x541F7B0uww
#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x541F7B8uww
#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x541F7C0uww
#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x541F7C8uww
#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x541F7D0uww
#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x541F7D8uww
#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x541F7E0uww
#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x541F7E8uww
#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x541F7F0uww
#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x541F7F8uww
#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x541F800uww
#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x541F808uww
#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x541F810uww
#define NIC0_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x541F818uww
#define NIC0_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC0_QPC0_AXUSEW_CONG_QUE_BASE 0x541FB80uww
#define NIC0_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_WXWQE_BASE 0x541FBE0uww
#define NIC0_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x541FC40uww
#define NIC0_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_DB_FIFO_BASE 0x541FCA0uww
#define NIC0_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x541FD00uww
#define NIC0_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_EWW_FIFO_BASE 0x541FD60uww
#define NIC0_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_QPC_WESP_BASE 0x541FDC0uww
#define NIC0_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC0_QPC0_AXUSEW_QPC_WEQ_BASE 0x541FE20uww
#define NIC0_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC0_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC0_QPC0_SPECIAW_BASE 0x541FE80uww
#define NIC0_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5420000uww
#define NIC0_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5420080uww
#define NIC0_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5420100uww
#define NIC0_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5420180uww
#define NIC0_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_0_SPECIAW_BASE 0x5420E80uww
#define NIC0_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5421000uww
#define NIC0_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5421080uww
#define NIC0_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5421100uww
#define NIC0_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5421180uww
#define NIC0_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_1_SPECIAW_BASE 0x5421E80uww
#define NIC0_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5422000uww
#define NIC0_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5422080uww
#define NIC0_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5422100uww
#define NIC0_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5422180uww
#define NIC0_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_2_SPECIAW_BASE 0x5422E80uww
#define NIC0_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5423000uww
#define NIC0_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5423080uww
#define NIC0_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5423100uww
#define NIC0_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5423180uww
#define NIC0_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_3_SPECIAW_BASE 0x5423E80uww
#define NIC0_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5424000uww
#define NIC0_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5424080uww
#define NIC0_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5424100uww
#define NIC0_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5424180uww
#define NIC0_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_4_SPECIAW_BASE 0x5424E80uww
#define NIC0_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5425000uww
#define NIC0_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5425080uww
#define NIC0_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5425100uww
#define NIC0_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5425180uww
#define NIC0_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_5_SPECIAW_BASE 0x5425E80uww
#define NIC0_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5426000uww
#define NIC0_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5426080uww
#define NIC0_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5426100uww
#define NIC0_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5426180uww
#define NIC0_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_6_SPECIAW_BASE 0x5426E80uww
#define NIC0_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5427000uww
#define NIC0_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5427080uww
#define NIC0_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5427100uww
#define NIC0_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5427180uww
#define NIC0_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_7_SPECIAW_BASE 0x5427E80uww
#define NIC0_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5428000uww
#define NIC0_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5428080uww
#define NIC0_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5428100uww
#define NIC0_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5428180uww
#define NIC0_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_8_SPECIAW_BASE 0x5428E80uww
#define NIC0_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5429000uww
#define NIC0_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5429080uww
#define NIC0_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5429100uww
#define NIC0_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5429180uww
#define NIC0_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_9_SPECIAW_BASE 0x5429E80uww
#define NIC0_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x542A000uww
#define NIC0_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x542A080uww
#define NIC0_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x542A100uww
#define NIC0_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x542A180uww
#define NIC0_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_10_SPECIAW_BASE 0x542AE80uww
#define NIC0_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x542B000uww
#define NIC0_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x542B080uww
#define NIC0_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x542B100uww
#define NIC0_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x542B180uww
#define NIC0_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_11_SPECIAW_BASE 0x542BE80uww
#define NIC0_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x542C000uww
#define NIC0_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x542C080uww
#define NIC0_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x542C100uww
#define NIC0_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x542C180uww
#define NIC0_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_12_SPECIAW_BASE 0x542CE80uww
#define NIC0_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x542D000uww
#define NIC0_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x542D080uww
#define NIC0_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x542D100uww
#define NIC0_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x542D180uww
#define NIC0_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_13_SPECIAW_BASE 0x542DE80uww
#define NIC0_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC0_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x542E000uww
#define NIC0_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC0_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC0_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x542E080uww
#define NIC0_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC0_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC0_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x542E100uww
#define NIC0_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC0_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC0_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x542E180uww
#define NIC0_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC0_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC0_UMW1_14_SPECIAW_BASE 0x542EE80uww
#define NIC0_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC0_QM_DCCM1_BASE 0x5430000uww
#define NIC0_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC0_QM_DCCM1_SECTION 0x8000
#define mmNIC0_QM_AWC_AUX1_BASE 0x5438000uww
#define NIC0_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC0_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC0_QM_AWC_AUX1_SPECIAW_BASE 0x5438E80uww
#define NIC0_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC0_QM1_BASE 0x543A000uww
#define NIC0_QM1_MAX_OFFSET 0x1000
#define NIC0_QM1_SECTION 0x9000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x543A900uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x543A908uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x543A910uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x543A918uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x543A920uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x543A928uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x543A930uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x543A938uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x543A940uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x543A948uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x543A950uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x543A958uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x543A960uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x543A968uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x543A970uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC0_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x543A978uww
#define NIC0_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC0_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC0_QM1_AXUSEW_SECUWED_BASE 0x543AB00uww
#define NIC0_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC0_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC0_QM1_AXUSEW_NONSECUWED_BASE 0x543AB80uww
#define NIC0_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC0_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC0_QM1_DBG_HBW_BASE 0x543AC00uww
#define NIC0_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC0_QM1_DBG_WBW_BASE 0x543AC80uww
#define NIC0_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC0_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC0_QM1_CGM_BASE 0x543AD80uww
#define NIC0_QM1_CGM_MAX_OFFSET 0xC000
#define NIC0_QM1_CGM_SECTION 0x1000
#define mmNIC0_QM1_SPECIAW_BASE 0x543AE80uww
#define NIC0_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QM1_SPECIAW_SECTION 0x4180
#define mmNIC0_QPC1_BASE 0x543F000uww
#define NIC0_QPC1_MAX_OFFSET 0x1000
#define NIC0_QPC1_SECTION 0x7200
#define mmNIC0_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x543F720uww
#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x543F728uww
#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x543F730uww
#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x543F738uww
#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x543F740uww
#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x543F748uww
#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x543F750uww
#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x543F758uww
#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x543F760uww
#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x543F768uww
#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x543F770uww
#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x543F778uww
#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x543F780uww
#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x543F788uww
#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x543F790uww
#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x543F798uww
#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x543F7A0uww
#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x543F7A8uww
#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x543F7B0uww
#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x543F7B8uww
#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x543F7C0uww
#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x543F7C8uww
#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x543F7D0uww
#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x543F7D8uww
#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x543F7E0uww
#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x543F7E8uww
#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x543F7F0uww
#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x543F7F8uww
#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x543F800uww
#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x543F808uww
#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x543F810uww
#define NIC0_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC0_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x543F818uww
#define NIC0_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC0_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC0_QPC1_AXUSEW_CONG_QUE_BASE 0x543FB80uww
#define NIC0_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_WXWQE_BASE 0x543FBE0uww
#define NIC0_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x543FC40uww
#define NIC0_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_DB_FIFO_BASE 0x543FCA0uww
#define NIC0_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x543FD00uww
#define NIC0_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_EWW_FIFO_BASE 0x543FD60uww
#define NIC0_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_QPC_WESP_BASE 0x543FDC0uww
#define NIC0_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC0_QPC1_AXUSEW_QPC_WEQ_BASE 0x543FE20uww
#define NIC0_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC0_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC0_QPC1_SPECIAW_BASE 0x543FE80uww
#define NIC0_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC0_TMW_BASE 0x5448000uww
#define NIC0_TMW_MAX_OFFSET 0x1000
#define NIC0_TMW_SECTION 0xD600
#define mmNIC0_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5448D60uww
#define NIC0_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC0_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC0_TMW_AXUSEW_TMW_FIFO_BASE 0x5448DC0uww
#define NIC0_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC0_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC0_TMW_AXUSEW_TMW_FSM_BASE 0x5448E20uww
#define NIC0_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC0_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC0_TMW_SPECIAW_BASE 0x5448E80uww
#define NIC0_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TMW_SPECIAW_SECTION 0x1800
#define mmNIC0_WXB_COWE_BASE 0x5449000uww
#define NIC0_WXB_COWE_MAX_OFFSET 0x1000
#define NIC0_WXB_COWE_SECTION 0x6100
#define mmNIC0_WXB_COWE_SCT_AWUSEW_BASE 0x5449610uww
#define NIC0_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC0_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC0_WXB_COWE_SPECIAW_BASE 0x5449E80uww
#define NIC0_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC0_WXE0_BASE 0x544A000uww
#define NIC0_WXE0_MAX_OFFSET 0x1000
#define NIC0_WXE0_SECTION 0x9000
#define mmNIC0_WXE0_WQE_AWUSEW_BASE 0x544A900uww
#define NIC0_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC0_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC0_WXE0_SPECIAW_BASE 0x544AE80uww
#define NIC0_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC0_WXE1_BASE 0x544B000uww
#define NIC0_WXE1_MAX_OFFSET 0x1000
#define NIC0_WXE1_SECTION 0x9000
#define mmNIC0_WXE1_WQE_AWUSEW_BASE 0x544B900uww
#define NIC0_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC0_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC0_WXE1_SPECIAW_BASE 0x544BE80uww
#define NIC0_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x544C000uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x544C050uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x544C0A0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x544C0F0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x544C140uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x544C190uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x544C1E0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x544C230uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x544C280uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x544C2D0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x544C320uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x544C370uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x544C3C0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x544C410uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x544C460uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x544C4B0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x544C500uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x544C550uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x544C5A0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x544C5F0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x544C640uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x544C690uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x544C6E0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x544C730uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x544C780uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x544C7D0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x544C820uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x544C870uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x544C8C0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x544C910uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x544C960uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC0_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x544C9B0uww
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC0_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC0_WXE0_AXUSEW_SPECIAW_BASE 0x544CE80uww
#define NIC0_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x544D000uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x544D050uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x544D0A0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x544D0F0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x544D140uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x544D190uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x544D1E0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x544D230uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x544D280uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x544D2D0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x544D320uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x544D370uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x544D3C0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x544D410uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x544D460uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x544D4B0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x544D500uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x544D550uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x544D5A0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x544D5F0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x544D640uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x544D690uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x544D6E0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x544D730uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x544D780uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x544D7D0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x544D820uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x544D870uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x544D8C0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x544D910uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x544D960uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC0_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x544D9B0uww
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC0_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC0_WXE1_AXUSEW_SPECIAW_BASE 0x544DE80uww
#define NIC0_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC0_TXS0_BASE 0x5450000uww
#define NIC0_TXS0_MAX_OFFSET 0x1000
#define NIC0_TXS0_SECTION 0xE800
#define mmNIC0_TXS0_SPECIAW_BASE 0x5450E80uww
#define NIC0_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC0_TXS1_BASE 0x5451000uww
#define NIC0_TXS1_MAX_OFFSET 0x1000
#define NIC0_TXS1_SECTION 0xE800
#define mmNIC0_TXS1_SPECIAW_BASE 0x5451E80uww
#define NIC0_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC0_TXE0_BASE 0x5452000uww
#define NIC0_TXE0_MAX_OFFSET 0x1000
#define NIC0_TXE0_SECTION 0xE800
#define mmNIC0_TXE0_SPECIAW_BASE 0x5452E80uww
#define NIC0_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC0_TXE1_BASE 0x5453000uww
#define NIC0_TXE1_MAX_OFFSET 0x1000
#define NIC0_TXE1_SECTION 0xE800
#define mmNIC0_TXE1_SPECIAW_BASE 0x5453E80uww
#define NIC0_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC0_TXB_BASE 0x5454000uww
#define NIC0_TXB_MAX_OFFSET 0x1000
#define NIC0_TXB_SECTION 0xE800
#define mmNIC0_TXB_SPECIAW_BASE 0x5454E80uww
#define NIC0_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_TXB_SPECIAW_SECTION 0x1800
#define mmNIC0_MSTW_IF_WW_SHWD_HBW_BASE 0x5455000uww
#define NIC0_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC0_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC0_MSTW_IF_WW_PWVT_HBW_BASE 0x5455200uww
#define NIC0_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC0_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC0_MSTW_IF_WW_SHWD_WBW_BASE 0x5455400uww
#define NIC0_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC0_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC0_MSTW_IF_WW_PWVT_WBW_BASE 0x5455600uww
#define NIC0_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC0_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC0_MSTW_IF_E2E_CWDT_BASE 0x5455800uww
#define NIC0_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC0_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC0_MSTW_IF_AXUSEW_BASE 0x5455A80uww
#define NIC0_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC0_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC0_MSTW_IF_DBG_HBW_BASE 0x5455B00uww
#define NIC0_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC0_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC0_MSTW_IF_DBG_WBW_BASE 0x5455B80uww
#define NIC0_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC0_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC0_MSTW_IF_COWE_HBW_BASE 0x5455C00uww
#define NIC0_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC0_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC0_MSTW_IF_COWE_WBW_BASE 0x5455D80uww
#define NIC0_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC0_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC0_MSTW_IF_SPECIAW_BASE 0x5455E80uww
#define NIC0_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC0_TX_AXUSEW_BASE 0x5456000uww
#define NIC0_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC0_TX_AXUSEW_SECTION 0x2000
#define mmNIC0_SEWDES0_BASE 0x5458000uww
#define NIC0_SEWDES0_MAX_OFFSET 0x3E40
#define NIC0_SEWDES0_SECTION 0x4000
#define mmNIC0_SEWDES1_BASE 0x545C000uww
#define NIC0_SEWDES1_MAX_OFFSET 0x3E40
#define NIC0_SEWDES1_SECTION 0x4000
#define mmNIC0_PHY_BASE 0x5460000uww
#define NIC0_PHY_MAX_OFFSET 0x1000
#define NIC0_PHY_SECTION 0xE800
#define mmNIC0_PHY_SPECIAW_BASE 0x5460E80uww
#define NIC0_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC0_PHY_SPECIAW_SECTION 0x7180
#define mmPWT0_MAC_AUX_BASE 0x5468000uww
#define PWT0_MAC_AUX_MAX_OFFSET 0x1000
#define PWT0_MAC_AUX_SECTION 0xE800
#define mmPWT0_MAC_AUX_SPECIAW_BASE 0x5468E80uww
#define PWT0_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT0_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT0_MAC_COWE_BASE 0x5469000uww
#define PWT0_MAC_COWE_MAX_OFFSET 0x1000
#define PWT0_MAC_COWE_SECTION 0xE800
#define mmPWT0_MAC_COWE_SPECIAW_BASE 0x5469E80uww
#define PWT0_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT0_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC0_MAC_WS_FEC_BASE 0x546A000uww
#define NIC0_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC0_MAC_WS_FEC_SECTION 0x1000
#define mmNIC0_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x546B000uww
#define NIC0_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC0_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC0_MAC_GWOB_STAT_WX0_BASE 0x546B100uww
#define NIC0_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC0_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC0_MAC_GWOB_STAT_WX1_BASE 0x546B18Cuww
#define NIC0_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC0_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC0_MAC_GWOB_STAT_WX2_BASE 0x546B218uww
#define NIC0_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC0_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC0_MAC_GWOB_STAT_WX3_BASE 0x546B2A4uww
#define NIC0_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC0_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC0_MAC_GWOB_STAT_TX0_BASE 0x546B330uww
#define NIC0_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC0_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC0_MAC_GWOB_STAT_TX1_BASE 0x546B398uww
#define NIC0_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC0_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC0_MAC_GWOB_STAT_TX2_BASE 0x546B400uww
#define NIC0_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC0_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC0_MAC_GWOB_STAT_TX3_BASE 0x546B468uww
#define NIC0_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC0_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC0_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x546B800uww
#define NIC0_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC0_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC0_MAC_CH0_MAC_PCS_BASE 0x546C000uww
#define NIC0_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC0_MAC_CH0_MAC_128_BASE 0x546C400uww
#define NIC0_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC0_MAC_CH0_MAC_AN_BASE 0x546C800uww
#define NIC0_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC0_MAC_CH1_MAC_PCS_BASE 0x546D000uww
#define NIC0_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC0_MAC_CH1_MAC_128_BASE 0x546D400uww
#define NIC0_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC0_MAC_CH1_MAC_AN_BASE 0x546D800uww
#define NIC0_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC0_MAC_CH2_MAC_PCS_BASE 0x546E000uww
#define NIC0_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC0_MAC_CH2_MAC_128_BASE 0x546E400uww
#define NIC0_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC0_MAC_CH2_MAC_AN_BASE 0x546E800uww
#define NIC0_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC0_MAC_CH3_MAC_PCS_BASE 0x546F000uww
#define NIC0_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC0_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC0_MAC_CH3_MAC_128_BASE 0x546F400uww
#define NIC0_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC0_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC0_MAC_CH3_MAC_AN_BASE 0x546F800uww
#define NIC0_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC0_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC1_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5480000uww
#define NIC1_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5480080uww
#define NIC1_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5480100uww
#define NIC1_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5480180uww
#define NIC1_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_0_SPECIAW_BASE 0x5480E80uww
#define NIC1_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5481000uww
#define NIC1_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5481080uww
#define NIC1_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5481100uww
#define NIC1_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5481180uww
#define NIC1_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_1_SPECIAW_BASE 0x5481E80uww
#define NIC1_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5482000uww
#define NIC1_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5482080uww
#define NIC1_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5482100uww
#define NIC1_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5482180uww
#define NIC1_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_2_SPECIAW_BASE 0x5482E80uww
#define NIC1_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5483000uww
#define NIC1_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5483080uww
#define NIC1_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5483100uww
#define NIC1_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5483180uww
#define NIC1_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_3_SPECIAW_BASE 0x5483E80uww
#define NIC1_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5484000uww
#define NIC1_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5484080uww
#define NIC1_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5484100uww
#define NIC1_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5484180uww
#define NIC1_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_4_SPECIAW_BASE 0x5484E80uww
#define NIC1_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5485000uww
#define NIC1_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5485080uww
#define NIC1_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5485100uww
#define NIC1_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5485180uww
#define NIC1_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_5_SPECIAW_BASE 0x5485E80uww
#define NIC1_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5486000uww
#define NIC1_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5486080uww
#define NIC1_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5486100uww
#define NIC1_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5486180uww
#define NIC1_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_6_SPECIAW_BASE 0x5486E80uww
#define NIC1_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5487000uww
#define NIC1_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5487080uww
#define NIC1_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5487100uww
#define NIC1_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5487180uww
#define NIC1_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_7_SPECIAW_BASE 0x5487E80uww
#define NIC1_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5488000uww
#define NIC1_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5488080uww
#define NIC1_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5488100uww
#define NIC1_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5488180uww
#define NIC1_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_8_SPECIAW_BASE 0x5488E80uww
#define NIC1_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5489000uww
#define NIC1_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5489080uww
#define NIC1_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5489100uww
#define NIC1_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5489180uww
#define NIC1_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_9_SPECIAW_BASE 0x5489E80uww
#define NIC1_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x548A000uww
#define NIC1_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x548A080uww
#define NIC1_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x548A100uww
#define NIC1_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x548A180uww
#define NIC1_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_10_SPECIAW_BASE 0x548AE80uww
#define NIC1_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x548B000uww
#define NIC1_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x548B080uww
#define NIC1_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x548B100uww
#define NIC1_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x548B180uww
#define NIC1_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_11_SPECIAW_BASE 0x548BE80uww
#define NIC1_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x548C000uww
#define NIC1_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x548C080uww
#define NIC1_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x548C100uww
#define NIC1_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x548C180uww
#define NIC1_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_12_SPECIAW_BASE 0x548CE80uww
#define NIC1_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x548D000uww
#define NIC1_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x548D080uww
#define NIC1_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x548D100uww
#define NIC1_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x548D180uww
#define NIC1_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_13_SPECIAW_BASE 0x548DE80uww
#define NIC1_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x548E000uww
#define NIC1_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x548E080uww
#define NIC1_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x548E100uww
#define NIC1_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x548E180uww
#define NIC1_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW0_14_SPECIAW_BASE 0x548EE80uww
#define NIC1_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC1_QM_DCCM0_BASE 0x5490000uww
#define NIC1_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC1_QM_DCCM0_SECTION 0x8000
#define mmNIC1_QM_AWC_AUX0_BASE 0x5498000uww
#define NIC1_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC1_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC1_QM_AWC_AUX0_SPECIAW_BASE 0x5498E80uww
#define NIC1_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC1_QM0_BASE 0x549A000uww
#define NIC1_QM0_MAX_OFFSET 0x1000
#define NIC1_QM0_SECTION 0x9000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x549A900uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x549A908uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x549A910uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x549A918uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x549A920uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x549A928uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x549A930uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x549A938uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x549A940uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x549A948uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x549A950uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x549A958uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x549A960uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x549A968uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x549A970uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC1_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x549A978uww
#define NIC1_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC1_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC1_QM0_AXUSEW_SECUWED_BASE 0x549AB00uww
#define NIC1_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC1_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC1_QM0_AXUSEW_NONSECUWED_BASE 0x549AB80uww
#define NIC1_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC1_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC1_QM0_DBG_HBW_BASE 0x549AC00uww
#define NIC1_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC1_QM0_DBG_WBW_BASE 0x549AC80uww
#define NIC1_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC1_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC1_QM0_CGM_BASE 0x549AD80uww
#define NIC1_QM0_CGM_MAX_OFFSET 0xC000
#define NIC1_QM0_CGM_SECTION 0x1000
#define mmNIC1_QM0_SPECIAW_BASE 0x549AE80uww
#define NIC1_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QM0_SPECIAW_SECTION 0x4180
#define mmNIC1_QPC0_BASE 0x549F000uww
#define NIC1_QPC0_MAX_OFFSET 0x1000
#define NIC1_QPC0_SECTION 0x7200
#define mmNIC1_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x549F720uww
#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x549F728uww
#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x549F730uww
#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x549F738uww
#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x549F740uww
#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x549F748uww
#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x549F750uww
#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x549F758uww
#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x549F760uww
#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x549F768uww
#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x549F770uww
#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x549F778uww
#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x549F780uww
#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x549F788uww
#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x549F790uww
#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x549F798uww
#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x549F7A0uww
#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x549F7A8uww
#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x549F7B0uww
#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x549F7B8uww
#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x549F7C0uww
#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x549F7C8uww
#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x549F7D0uww
#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x549F7D8uww
#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x549F7E0uww
#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x549F7E8uww
#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x549F7F0uww
#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x549F7F8uww
#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x549F800uww
#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x549F808uww
#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x549F810uww
#define NIC1_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x549F818uww
#define NIC1_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC1_QPC0_AXUSEW_CONG_QUE_BASE 0x549FB80uww
#define NIC1_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_WXWQE_BASE 0x549FBE0uww
#define NIC1_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x549FC40uww
#define NIC1_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_DB_FIFO_BASE 0x549FCA0uww
#define NIC1_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x549FD00uww
#define NIC1_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_EWW_FIFO_BASE 0x549FD60uww
#define NIC1_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_QPC_WESP_BASE 0x549FDC0uww
#define NIC1_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC1_QPC0_AXUSEW_QPC_WEQ_BASE 0x549FE20uww
#define NIC1_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC1_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC1_QPC0_SPECIAW_BASE 0x549FE80uww
#define NIC1_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x54A0000uww
#define NIC1_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x54A0080uww
#define NIC1_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x54A0100uww
#define NIC1_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x54A0180uww
#define NIC1_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_0_SPECIAW_BASE 0x54A0E80uww
#define NIC1_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x54A1000uww
#define NIC1_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x54A1080uww
#define NIC1_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x54A1100uww
#define NIC1_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x54A1180uww
#define NIC1_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_1_SPECIAW_BASE 0x54A1E80uww
#define NIC1_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x54A2000uww
#define NIC1_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x54A2080uww
#define NIC1_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x54A2100uww
#define NIC1_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x54A2180uww
#define NIC1_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_2_SPECIAW_BASE 0x54A2E80uww
#define NIC1_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x54A3000uww
#define NIC1_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x54A3080uww
#define NIC1_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x54A3100uww
#define NIC1_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x54A3180uww
#define NIC1_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_3_SPECIAW_BASE 0x54A3E80uww
#define NIC1_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x54A4000uww
#define NIC1_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x54A4080uww
#define NIC1_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x54A4100uww
#define NIC1_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x54A4180uww
#define NIC1_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_4_SPECIAW_BASE 0x54A4E80uww
#define NIC1_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x54A5000uww
#define NIC1_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x54A5080uww
#define NIC1_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x54A5100uww
#define NIC1_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x54A5180uww
#define NIC1_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_5_SPECIAW_BASE 0x54A5E80uww
#define NIC1_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x54A6000uww
#define NIC1_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x54A6080uww
#define NIC1_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x54A6100uww
#define NIC1_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x54A6180uww
#define NIC1_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_6_SPECIAW_BASE 0x54A6E80uww
#define NIC1_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x54A7000uww
#define NIC1_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x54A7080uww
#define NIC1_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x54A7100uww
#define NIC1_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x54A7180uww
#define NIC1_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_7_SPECIAW_BASE 0x54A7E80uww
#define NIC1_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x54A8000uww
#define NIC1_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x54A8080uww
#define NIC1_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x54A8100uww
#define NIC1_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x54A8180uww
#define NIC1_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_8_SPECIAW_BASE 0x54A8E80uww
#define NIC1_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x54A9000uww
#define NIC1_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x54A9080uww
#define NIC1_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x54A9100uww
#define NIC1_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x54A9180uww
#define NIC1_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_9_SPECIAW_BASE 0x54A9E80uww
#define NIC1_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x54AA000uww
#define NIC1_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x54AA080uww
#define NIC1_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x54AA100uww
#define NIC1_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x54AA180uww
#define NIC1_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_10_SPECIAW_BASE 0x54AAE80uww
#define NIC1_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x54AB000uww
#define NIC1_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x54AB080uww
#define NIC1_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x54AB100uww
#define NIC1_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x54AB180uww
#define NIC1_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_11_SPECIAW_BASE 0x54ABE80uww
#define NIC1_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x54AC000uww
#define NIC1_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x54AC080uww
#define NIC1_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x54AC100uww
#define NIC1_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x54AC180uww
#define NIC1_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_12_SPECIAW_BASE 0x54ACE80uww
#define NIC1_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x54AD000uww
#define NIC1_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x54AD080uww
#define NIC1_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x54AD100uww
#define NIC1_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x54AD180uww
#define NIC1_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_13_SPECIAW_BASE 0x54ADE80uww
#define NIC1_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC1_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x54AE000uww
#define NIC1_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC1_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC1_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x54AE080uww
#define NIC1_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC1_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC1_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x54AE100uww
#define NIC1_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC1_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC1_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x54AE180uww
#define NIC1_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC1_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC1_UMW1_14_SPECIAW_BASE 0x54AEE80uww
#define NIC1_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC1_QM_DCCM1_BASE 0x54B0000uww
#define NIC1_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC1_QM_DCCM1_SECTION 0x8000
#define mmNIC1_QM_AWC_AUX1_BASE 0x54B8000uww
#define NIC1_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC1_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC1_QM_AWC_AUX1_SPECIAW_BASE 0x54B8E80uww
#define NIC1_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC1_QM1_BASE 0x54BA000uww
#define NIC1_QM1_MAX_OFFSET 0x1000
#define NIC1_QM1_SECTION 0x9000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x54BA900uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x54BA908uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x54BA910uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x54BA918uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x54BA920uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x54BA928uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x54BA930uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x54BA938uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x54BA940uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x54BA948uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x54BA950uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x54BA958uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x54BA960uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x54BA968uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x54BA970uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC1_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x54BA978uww
#define NIC1_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC1_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC1_QM1_AXUSEW_SECUWED_BASE 0x54BAB00uww
#define NIC1_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC1_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC1_QM1_AXUSEW_NONSECUWED_BASE 0x54BAB80uww
#define NIC1_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC1_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC1_QM1_DBG_HBW_BASE 0x54BAC00uww
#define NIC1_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC1_QM1_DBG_WBW_BASE 0x54BAC80uww
#define NIC1_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC1_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC1_QM1_CGM_BASE 0x54BAD80uww
#define NIC1_QM1_CGM_MAX_OFFSET 0xC000
#define NIC1_QM1_CGM_SECTION 0x1000
#define mmNIC1_QM1_SPECIAW_BASE 0x54BAE80uww
#define NIC1_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QM1_SPECIAW_SECTION 0x4180
#define mmNIC1_QPC1_BASE 0x54BF000uww
#define NIC1_QPC1_MAX_OFFSET 0x1000
#define NIC1_QPC1_SECTION 0x7200
#define mmNIC1_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x54BF720uww
#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x54BF728uww
#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x54BF730uww
#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x54BF738uww
#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x54BF740uww
#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x54BF748uww
#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x54BF750uww
#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x54BF758uww
#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x54BF760uww
#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x54BF768uww
#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x54BF770uww
#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x54BF778uww
#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x54BF780uww
#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x54BF788uww
#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x54BF790uww
#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x54BF798uww
#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x54BF7A0uww
#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x54BF7A8uww
#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x54BF7B0uww
#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x54BF7B8uww
#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x54BF7C0uww
#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x54BF7C8uww
#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x54BF7D0uww
#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x54BF7D8uww
#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x54BF7E0uww
#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x54BF7E8uww
#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x54BF7F0uww
#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x54BF7F8uww
#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x54BF800uww
#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x54BF808uww
#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x54BF810uww
#define NIC1_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC1_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x54BF818uww
#define NIC1_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC1_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC1_QPC1_AXUSEW_CONG_QUE_BASE 0x54BFB80uww
#define NIC1_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_WXWQE_BASE 0x54BFBE0uww
#define NIC1_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x54BFC40uww
#define NIC1_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_DB_FIFO_BASE 0x54BFCA0uww
#define NIC1_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x54BFD00uww
#define NIC1_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_EWW_FIFO_BASE 0x54BFD60uww
#define NIC1_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_QPC_WESP_BASE 0x54BFDC0uww
#define NIC1_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC1_QPC1_AXUSEW_QPC_WEQ_BASE 0x54BFE20uww
#define NIC1_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC1_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC1_QPC1_SPECIAW_BASE 0x54BFE80uww
#define NIC1_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC1_TMW_BASE 0x54C8000uww
#define NIC1_TMW_MAX_OFFSET 0x1000
#define NIC1_TMW_SECTION 0xD600
#define mmNIC1_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x54C8D60uww
#define NIC1_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC1_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC1_TMW_AXUSEW_TMW_FIFO_BASE 0x54C8DC0uww
#define NIC1_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC1_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC1_TMW_AXUSEW_TMW_FSM_BASE 0x54C8E20uww
#define NIC1_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC1_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC1_TMW_SPECIAW_BASE 0x54C8E80uww
#define NIC1_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TMW_SPECIAW_SECTION 0x1800
#define mmNIC1_WXB_COWE_BASE 0x54C9000uww
#define NIC1_WXB_COWE_MAX_OFFSET 0x1000
#define NIC1_WXB_COWE_SECTION 0x6100
#define mmNIC1_WXB_COWE_SCT_AWUSEW_BASE 0x54C9610uww
#define NIC1_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC1_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC1_WXB_COWE_SPECIAW_BASE 0x54C9E80uww
#define NIC1_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC1_WXE0_BASE 0x54CA000uww
#define NIC1_WXE0_MAX_OFFSET 0x1000
#define NIC1_WXE0_SECTION 0x9000
#define mmNIC1_WXE0_WQE_AWUSEW_BASE 0x54CA900uww
#define NIC1_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC1_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC1_WXE0_SPECIAW_BASE 0x54CAE80uww
#define NIC1_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC1_WXE1_BASE 0x54CB000uww
#define NIC1_WXE1_MAX_OFFSET 0x1000
#define NIC1_WXE1_SECTION 0x9000
#define mmNIC1_WXE1_WQE_AWUSEW_BASE 0x54CB900uww
#define NIC1_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC1_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC1_WXE1_SPECIAW_BASE 0x54CBE80uww
#define NIC1_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x54CC000uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x54CC050uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x54CC0A0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x54CC0F0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x54CC140uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x54CC190uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x54CC1E0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x54CC230uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x54CC280uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x54CC2D0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x54CC320uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x54CC370uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x54CC3C0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x54CC410uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x54CC460uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x54CC4B0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x54CC500uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x54CC550uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x54CC5A0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x54CC5F0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x54CC640uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x54CC690uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x54CC6E0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x54CC730uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x54CC780uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x54CC7D0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x54CC820uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x54CC870uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x54CC8C0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x54CC910uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x54CC960uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC1_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x54CC9B0uww
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC1_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC1_WXE0_AXUSEW_SPECIAW_BASE 0x54CCE80uww
#define NIC1_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x54CD000uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x54CD050uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x54CD0A0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x54CD0F0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x54CD140uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x54CD190uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x54CD1E0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x54CD230uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x54CD280uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x54CD2D0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x54CD320uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x54CD370uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x54CD3C0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x54CD410uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x54CD460uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x54CD4B0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x54CD500uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x54CD550uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x54CD5A0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x54CD5F0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x54CD640uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x54CD690uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x54CD6E0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x54CD730uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x54CD780uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x54CD7D0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x54CD820uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x54CD870uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x54CD8C0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x54CD910uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x54CD960uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC1_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x54CD9B0uww
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC1_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC1_WXE1_AXUSEW_SPECIAW_BASE 0x54CDE80uww
#define NIC1_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC1_TXS0_BASE 0x54D0000uww
#define NIC1_TXS0_MAX_OFFSET 0x1000
#define NIC1_TXS0_SECTION 0xE800
#define mmNIC1_TXS0_SPECIAW_BASE 0x54D0E80uww
#define NIC1_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC1_TXS1_BASE 0x54D1000uww
#define NIC1_TXS1_MAX_OFFSET 0x1000
#define NIC1_TXS1_SECTION 0xE800
#define mmNIC1_TXS1_SPECIAW_BASE 0x54D1E80uww
#define NIC1_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC1_TXE0_BASE 0x54D2000uww
#define NIC1_TXE0_MAX_OFFSET 0x1000
#define NIC1_TXE0_SECTION 0xE800
#define mmNIC1_TXE0_SPECIAW_BASE 0x54D2E80uww
#define NIC1_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC1_TXE1_BASE 0x54D3000uww
#define NIC1_TXE1_MAX_OFFSET 0x1000
#define NIC1_TXE1_SECTION 0xE800
#define mmNIC1_TXE1_SPECIAW_BASE 0x54D3E80uww
#define NIC1_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC1_TXB_BASE 0x54D4000uww
#define NIC1_TXB_MAX_OFFSET 0x1000
#define NIC1_TXB_SECTION 0xE800
#define mmNIC1_TXB_SPECIAW_BASE 0x54D4E80uww
#define NIC1_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_TXB_SPECIAW_SECTION 0x1800
#define mmNIC1_MSTW_IF_WW_SHWD_HBW_BASE 0x54D5000uww
#define NIC1_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC1_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC1_MSTW_IF_WW_PWVT_HBW_BASE 0x54D5200uww
#define NIC1_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC1_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC1_MSTW_IF_WW_SHWD_WBW_BASE 0x54D5400uww
#define NIC1_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC1_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC1_MSTW_IF_WW_PWVT_WBW_BASE 0x54D5600uww
#define NIC1_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC1_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC1_MSTW_IF_E2E_CWDT_BASE 0x54D5800uww
#define NIC1_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC1_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC1_MSTW_IF_AXUSEW_BASE 0x54D5A80uww
#define NIC1_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC1_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC1_MSTW_IF_DBG_HBW_BASE 0x54D5B00uww
#define NIC1_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC1_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC1_MSTW_IF_DBG_WBW_BASE 0x54D5B80uww
#define NIC1_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC1_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC1_MSTW_IF_COWE_HBW_BASE 0x54D5C00uww
#define NIC1_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC1_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC1_MSTW_IF_COWE_WBW_BASE 0x54D5D80uww
#define NIC1_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC1_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC1_MSTW_IF_SPECIAW_BASE 0x54D5E80uww
#define NIC1_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC1_TX_AXUSEW_BASE 0x54D6000uww
#define NIC1_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC1_TX_AXUSEW_SECTION 0x2000
#define mmNIC1_SEWDES0_BASE 0x54D8000uww
#define NIC1_SEWDES0_MAX_OFFSET 0x3E40
#define NIC1_SEWDES0_SECTION 0x4000
#define mmNIC1_SEWDES1_BASE 0x54DC000uww
#define NIC1_SEWDES1_MAX_OFFSET 0x3E40
#define NIC1_SEWDES1_SECTION 0x4000
#define mmNIC1_PHY_BASE 0x54E0000uww
#define NIC1_PHY_MAX_OFFSET 0x1000
#define NIC1_PHY_SECTION 0xE800
#define mmNIC1_PHY_SPECIAW_BASE 0x54E0E80uww
#define NIC1_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC1_PHY_SPECIAW_SECTION 0x7180
#define mmPWT1_MAC_AUX_BASE 0x54E8000uww
#define PWT1_MAC_AUX_MAX_OFFSET 0x1000
#define PWT1_MAC_AUX_SECTION 0xE800
#define mmPWT1_MAC_AUX_SPECIAW_BASE 0x54E8E80uww
#define PWT1_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT1_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT1_MAC_COWE_BASE 0x54E9000uww
#define PWT1_MAC_COWE_MAX_OFFSET 0x1000
#define PWT1_MAC_COWE_SECTION 0xE800
#define mmPWT1_MAC_COWE_SPECIAW_BASE 0x54E9E80uww
#define PWT1_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT1_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC1_MAC_WS_FEC_BASE 0x54EA000uww
#define NIC1_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC1_MAC_WS_FEC_SECTION 0x1000
#define mmNIC1_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x54EB000uww
#define NIC1_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC1_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC1_MAC_GWOB_STAT_WX0_BASE 0x54EB100uww
#define NIC1_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC1_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC1_MAC_GWOB_STAT_WX1_BASE 0x54EB18Cuww
#define NIC1_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC1_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC1_MAC_GWOB_STAT_WX2_BASE 0x54EB218uww
#define NIC1_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC1_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC1_MAC_GWOB_STAT_WX3_BASE 0x54EB2A4uww
#define NIC1_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC1_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC1_MAC_GWOB_STAT_TX0_BASE 0x54EB330uww
#define NIC1_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC1_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC1_MAC_GWOB_STAT_TX1_BASE 0x54EB398uww
#define NIC1_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC1_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC1_MAC_GWOB_STAT_TX2_BASE 0x54EB400uww
#define NIC1_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC1_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC1_MAC_GWOB_STAT_TX3_BASE 0x54EB468uww
#define NIC1_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC1_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC1_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x54EB800uww
#define NIC1_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC1_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC1_MAC_CH0_MAC_PCS_BASE 0x54EC000uww
#define NIC1_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC1_MAC_CH0_MAC_128_BASE 0x54EC400uww
#define NIC1_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC1_MAC_CH0_MAC_AN_BASE 0x54EC800uww
#define NIC1_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC1_MAC_CH1_MAC_PCS_BASE 0x54ED000uww
#define NIC1_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC1_MAC_CH1_MAC_128_BASE 0x54ED400uww
#define NIC1_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC1_MAC_CH1_MAC_AN_BASE 0x54ED800uww
#define NIC1_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC1_MAC_CH2_MAC_PCS_BASE 0x54EE000uww
#define NIC1_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC1_MAC_CH2_MAC_128_BASE 0x54EE400uww
#define NIC1_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC1_MAC_CH2_MAC_AN_BASE 0x54EE800uww
#define NIC1_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC1_MAC_CH3_MAC_PCS_BASE 0x54EF000uww
#define NIC1_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC1_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC1_MAC_CH3_MAC_128_BASE 0x54EF400uww
#define NIC1_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC1_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC1_MAC_CH3_MAC_AN_BASE 0x54EF800uww
#define NIC1_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC1_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC2_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5500000uww
#define NIC2_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5500080uww
#define NIC2_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5500100uww
#define NIC2_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5500180uww
#define NIC2_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_0_SPECIAW_BASE 0x5500E80uww
#define NIC2_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5501000uww
#define NIC2_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5501080uww
#define NIC2_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5501100uww
#define NIC2_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5501180uww
#define NIC2_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_1_SPECIAW_BASE 0x5501E80uww
#define NIC2_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5502000uww
#define NIC2_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5502080uww
#define NIC2_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5502100uww
#define NIC2_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5502180uww
#define NIC2_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_2_SPECIAW_BASE 0x5502E80uww
#define NIC2_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5503000uww
#define NIC2_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5503080uww
#define NIC2_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5503100uww
#define NIC2_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5503180uww
#define NIC2_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_3_SPECIAW_BASE 0x5503E80uww
#define NIC2_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5504000uww
#define NIC2_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5504080uww
#define NIC2_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5504100uww
#define NIC2_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5504180uww
#define NIC2_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_4_SPECIAW_BASE 0x5504E80uww
#define NIC2_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5505000uww
#define NIC2_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5505080uww
#define NIC2_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5505100uww
#define NIC2_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5505180uww
#define NIC2_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_5_SPECIAW_BASE 0x5505E80uww
#define NIC2_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5506000uww
#define NIC2_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5506080uww
#define NIC2_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5506100uww
#define NIC2_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5506180uww
#define NIC2_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_6_SPECIAW_BASE 0x5506E80uww
#define NIC2_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5507000uww
#define NIC2_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5507080uww
#define NIC2_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5507100uww
#define NIC2_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5507180uww
#define NIC2_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_7_SPECIAW_BASE 0x5507E80uww
#define NIC2_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5508000uww
#define NIC2_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5508080uww
#define NIC2_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5508100uww
#define NIC2_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5508180uww
#define NIC2_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_8_SPECIAW_BASE 0x5508E80uww
#define NIC2_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5509000uww
#define NIC2_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5509080uww
#define NIC2_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5509100uww
#define NIC2_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5509180uww
#define NIC2_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_9_SPECIAW_BASE 0x5509E80uww
#define NIC2_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x550A000uww
#define NIC2_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x550A080uww
#define NIC2_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x550A100uww
#define NIC2_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x550A180uww
#define NIC2_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_10_SPECIAW_BASE 0x550AE80uww
#define NIC2_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x550B000uww
#define NIC2_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x550B080uww
#define NIC2_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x550B100uww
#define NIC2_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x550B180uww
#define NIC2_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_11_SPECIAW_BASE 0x550BE80uww
#define NIC2_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x550C000uww
#define NIC2_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x550C080uww
#define NIC2_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x550C100uww
#define NIC2_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x550C180uww
#define NIC2_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_12_SPECIAW_BASE 0x550CE80uww
#define NIC2_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x550D000uww
#define NIC2_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x550D080uww
#define NIC2_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x550D100uww
#define NIC2_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x550D180uww
#define NIC2_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_13_SPECIAW_BASE 0x550DE80uww
#define NIC2_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x550E000uww
#define NIC2_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x550E080uww
#define NIC2_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x550E100uww
#define NIC2_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x550E180uww
#define NIC2_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW0_14_SPECIAW_BASE 0x550EE80uww
#define NIC2_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC2_QM_DCCM0_BASE 0x5510000uww
#define NIC2_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC2_QM_DCCM0_SECTION 0x8000
#define mmNIC2_QM_AWC_AUX0_BASE 0x5518000uww
#define NIC2_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC2_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC2_QM_AWC_AUX0_SPECIAW_BASE 0x5518E80uww
#define NIC2_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC2_QM0_BASE 0x551A000uww
#define NIC2_QM0_MAX_OFFSET 0x1000
#define NIC2_QM0_SECTION 0x9000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x551A900uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x551A908uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x551A910uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x551A918uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x551A920uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x551A928uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x551A930uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x551A938uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x551A940uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x551A948uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x551A950uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x551A958uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x551A960uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x551A968uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x551A970uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC2_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x551A978uww
#define NIC2_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC2_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC2_QM0_AXUSEW_SECUWED_BASE 0x551AB00uww
#define NIC2_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC2_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC2_QM0_AXUSEW_NONSECUWED_BASE 0x551AB80uww
#define NIC2_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC2_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC2_QM0_DBG_HBW_BASE 0x551AC00uww
#define NIC2_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC2_QM0_DBG_WBW_BASE 0x551AC80uww
#define NIC2_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC2_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC2_QM0_CGM_BASE 0x551AD80uww
#define NIC2_QM0_CGM_MAX_OFFSET 0xC000
#define NIC2_QM0_CGM_SECTION 0x1000
#define mmNIC2_QM0_SPECIAW_BASE 0x551AE80uww
#define NIC2_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QM0_SPECIAW_SECTION 0x4180
#define mmNIC2_QPC0_BASE 0x551F000uww
#define NIC2_QPC0_MAX_OFFSET 0x1000
#define NIC2_QPC0_SECTION 0x7200
#define mmNIC2_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x551F720uww
#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x551F728uww
#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x551F730uww
#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x551F738uww
#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x551F740uww
#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x551F748uww
#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x551F750uww
#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x551F758uww
#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x551F760uww
#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x551F768uww
#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x551F770uww
#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x551F778uww
#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x551F780uww
#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x551F788uww
#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x551F790uww
#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x551F798uww
#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x551F7A0uww
#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x551F7A8uww
#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x551F7B0uww
#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x551F7B8uww
#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x551F7C0uww
#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x551F7C8uww
#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x551F7D0uww
#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x551F7D8uww
#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x551F7E0uww
#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x551F7E8uww
#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x551F7F0uww
#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x551F7F8uww
#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x551F800uww
#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x551F808uww
#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x551F810uww
#define NIC2_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x551F818uww
#define NIC2_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC2_QPC0_AXUSEW_CONG_QUE_BASE 0x551FB80uww
#define NIC2_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_WXWQE_BASE 0x551FBE0uww
#define NIC2_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x551FC40uww
#define NIC2_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_DB_FIFO_BASE 0x551FCA0uww
#define NIC2_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x551FD00uww
#define NIC2_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_EWW_FIFO_BASE 0x551FD60uww
#define NIC2_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_QPC_WESP_BASE 0x551FDC0uww
#define NIC2_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC2_QPC0_AXUSEW_QPC_WEQ_BASE 0x551FE20uww
#define NIC2_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC2_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC2_QPC0_SPECIAW_BASE 0x551FE80uww
#define NIC2_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5520000uww
#define NIC2_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5520080uww
#define NIC2_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5520100uww
#define NIC2_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5520180uww
#define NIC2_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_0_SPECIAW_BASE 0x5520E80uww
#define NIC2_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5521000uww
#define NIC2_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5521080uww
#define NIC2_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5521100uww
#define NIC2_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5521180uww
#define NIC2_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_1_SPECIAW_BASE 0x5521E80uww
#define NIC2_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5522000uww
#define NIC2_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5522080uww
#define NIC2_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5522100uww
#define NIC2_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5522180uww
#define NIC2_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_2_SPECIAW_BASE 0x5522E80uww
#define NIC2_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5523000uww
#define NIC2_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5523080uww
#define NIC2_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5523100uww
#define NIC2_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5523180uww
#define NIC2_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_3_SPECIAW_BASE 0x5523E80uww
#define NIC2_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5524000uww
#define NIC2_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5524080uww
#define NIC2_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5524100uww
#define NIC2_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5524180uww
#define NIC2_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_4_SPECIAW_BASE 0x5524E80uww
#define NIC2_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5525000uww
#define NIC2_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5525080uww
#define NIC2_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5525100uww
#define NIC2_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5525180uww
#define NIC2_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_5_SPECIAW_BASE 0x5525E80uww
#define NIC2_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5526000uww
#define NIC2_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5526080uww
#define NIC2_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5526100uww
#define NIC2_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5526180uww
#define NIC2_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_6_SPECIAW_BASE 0x5526E80uww
#define NIC2_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5527000uww
#define NIC2_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5527080uww
#define NIC2_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5527100uww
#define NIC2_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5527180uww
#define NIC2_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_7_SPECIAW_BASE 0x5527E80uww
#define NIC2_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5528000uww
#define NIC2_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5528080uww
#define NIC2_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5528100uww
#define NIC2_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5528180uww
#define NIC2_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_8_SPECIAW_BASE 0x5528E80uww
#define NIC2_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5529000uww
#define NIC2_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5529080uww
#define NIC2_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5529100uww
#define NIC2_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5529180uww
#define NIC2_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_9_SPECIAW_BASE 0x5529E80uww
#define NIC2_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x552A000uww
#define NIC2_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x552A080uww
#define NIC2_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x552A100uww
#define NIC2_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x552A180uww
#define NIC2_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_10_SPECIAW_BASE 0x552AE80uww
#define NIC2_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x552B000uww
#define NIC2_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x552B080uww
#define NIC2_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x552B100uww
#define NIC2_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x552B180uww
#define NIC2_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_11_SPECIAW_BASE 0x552BE80uww
#define NIC2_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x552C000uww
#define NIC2_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x552C080uww
#define NIC2_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x552C100uww
#define NIC2_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x552C180uww
#define NIC2_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_12_SPECIAW_BASE 0x552CE80uww
#define NIC2_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x552D000uww
#define NIC2_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x552D080uww
#define NIC2_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x552D100uww
#define NIC2_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x552D180uww
#define NIC2_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_13_SPECIAW_BASE 0x552DE80uww
#define NIC2_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC2_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x552E000uww
#define NIC2_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC2_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC2_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x552E080uww
#define NIC2_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC2_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC2_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x552E100uww
#define NIC2_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC2_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC2_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x552E180uww
#define NIC2_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC2_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC2_UMW1_14_SPECIAW_BASE 0x552EE80uww
#define NIC2_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC2_QM_DCCM1_BASE 0x5530000uww
#define NIC2_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC2_QM_DCCM1_SECTION 0x8000
#define mmNIC2_QM_AWC_AUX1_BASE 0x5538000uww
#define NIC2_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC2_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC2_QM_AWC_AUX1_SPECIAW_BASE 0x5538E80uww
#define NIC2_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC2_QM1_BASE 0x553A000uww
#define NIC2_QM1_MAX_OFFSET 0x1000
#define NIC2_QM1_SECTION 0x9000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x553A900uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x553A908uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x553A910uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x553A918uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x553A920uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x553A928uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x553A930uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x553A938uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x553A940uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x553A948uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x553A950uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x553A958uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x553A960uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x553A968uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x553A970uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC2_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x553A978uww
#define NIC2_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC2_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC2_QM1_AXUSEW_SECUWED_BASE 0x553AB00uww
#define NIC2_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC2_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC2_QM1_AXUSEW_NONSECUWED_BASE 0x553AB80uww
#define NIC2_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC2_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC2_QM1_DBG_HBW_BASE 0x553AC00uww
#define NIC2_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC2_QM1_DBG_WBW_BASE 0x553AC80uww
#define NIC2_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC2_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC2_QM1_CGM_BASE 0x553AD80uww
#define NIC2_QM1_CGM_MAX_OFFSET 0xC000
#define NIC2_QM1_CGM_SECTION 0x1000
#define mmNIC2_QM1_SPECIAW_BASE 0x553AE80uww
#define NIC2_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QM1_SPECIAW_SECTION 0x4180
#define mmNIC2_QPC1_BASE 0x553F000uww
#define NIC2_QPC1_MAX_OFFSET 0x1000
#define NIC2_QPC1_SECTION 0x7200
#define mmNIC2_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x553F720uww
#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x553F728uww
#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x553F730uww
#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x553F738uww
#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x553F740uww
#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x553F748uww
#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x553F750uww
#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x553F758uww
#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x553F760uww
#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x553F768uww
#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x553F770uww
#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x553F778uww
#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x553F780uww
#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x553F788uww
#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x553F790uww
#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x553F798uww
#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x553F7A0uww
#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x553F7A8uww
#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x553F7B0uww
#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x553F7B8uww
#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x553F7C0uww
#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x553F7C8uww
#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x553F7D0uww
#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x553F7D8uww
#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x553F7E0uww
#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x553F7E8uww
#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x553F7F0uww
#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x553F7F8uww
#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x553F800uww
#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x553F808uww
#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x553F810uww
#define NIC2_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC2_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x553F818uww
#define NIC2_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC2_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC2_QPC1_AXUSEW_CONG_QUE_BASE 0x553FB80uww
#define NIC2_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_WXWQE_BASE 0x553FBE0uww
#define NIC2_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x553FC40uww
#define NIC2_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_DB_FIFO_BASE 0x553FCA0uww
#define NIC2_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x553FD00uww
#define NIC2_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_EWW_FIFO_BASE 0x553FD60uww
#define NIC2_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_QPC_WESP_BASE 0x553FDC0uww
#define NIC2_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC2_QPC1_AXUSEW_QPC_WEQ_BASE 0x553FE20uww
#define NIC2_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC2_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC2_QPC1_SPECIAW_BASE 0x553FE80uww
#define NIC2_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC2_TMW_BASE 0x5548000uww
#define NIC2_TMW_MAX_OFFSET 0x1000
#define NIC2_TMW_SECTION 0xD600
#define mmNIC2_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5548D60uww
#define NIC2_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC2_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC2_TMW_AXUSEW_TMW_FIFO_BASE 0x5548DC0uww
#define NIC2_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC2_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC2_TMW_AXUSEW_TMW_FSM_BASE 0x5548E20uww
#define NIC2_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC2_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC2_TMW_SPECIAW_BASE 0x5548E80uww
#define NIC2_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TMW_SPECIAW_SECTION 0x1800
#define mmNIC2_WXB_COWE_BASE 0x5549000uww
#define NIC2_WXB_COWE_MAX_OFFSET 0x1000
#define NIC2_WXB_COWE_SECTION 0x6100
#define mmNIC2_WXB_COWE_SCT_AWUSEW_BASE 0x5549610uww
#define NIC2_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC2_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC2_WXB_COWE_SPECIAW_BASE 0x5549E80uww
#define NIC2_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC2_WXE0_BASE 0x554A000uww
#define NIC2_WXE0_MAX_OFFSET 0x1000
#define NIC2_WXE0_SECTION 0x9000
#define mmNIC2_WXE0_WQE_AWUSEW_BASE 0x554A900uww
#define NIC2_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC2_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC2_WXE0_SPECIAW_BASE 0x554AE80uww
#define NIC2_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC2_WXE1_BASE 0x554B000uww
#define NIC2_WXE1_MAX_OFFSET 0x1000
#define NIC2_WXE1_SECTION 0x9000
#define mmNIC2_WXE1_WQE_AWUSEW_BASE 0x554B900uww
#define NIC2_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC2_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC2_WXE1_SPECIAW_BASE 0x554BE80uww
#define NIC2_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x554C000uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x554C050uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x554C0A0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x554C0F0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x554C140uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x554C190uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x554C1E0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x554C230uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x554C280uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x554C2D0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x554C320uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x554C370uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x554C3C0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x554C410uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x554C460uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x554C4B0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x554C500uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x554C550uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x554C5A0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x554C5F0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x554C640uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x554C690uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x554C6E0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x554C730uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x554C780uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x554C7D0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x554C820uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x554C870uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x554C8C0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x554C910uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x554C960uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC2_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x554C9B0uww
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC2_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC2_WXE0_AXUSEW_SPECIAW_BASE 0x554CE80uww
#define NIC2_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x554D000uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x554D050uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x554D0A0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x554D0F0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x554D140uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x554D190uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x554D1E0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x554D230uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x554D280uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x554D2D0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x554D320uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x554D370uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x554D3C0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x554D410uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x554D460uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x554D4B0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x554D500uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x554D550uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x554D5A0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x554D5F0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x554D640uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x554D690uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x554D6E0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x554D730uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x554D780uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x554D7D0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x554D820uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x554D870uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x554D8C0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x554D910uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x554D960uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC2_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x554D9B0uww
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC2_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC2_WXE1_AXUSEW_SPECIAW_BASE 0x554DE80uww
#define NIC2_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC2_TXS0_BASE 0x5550000uww
#define NIC2_TXS0_MAX_OFFSET 0x1000
#define NIC2_TXS0_SECTION 0xE800
#define mmNIC2_TXS0_SPECIAW_BASE 0x5550E80uww
#define NIC2_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC2_TXS1_BASE 0x5551000uww
#define NIC2_TXS1_MAX_OFFSET 0x1000
#define NIC2_TXS1_SECTION 0xE800
#define mmNIC2_TXS1_SPECIAW_BASE 0x5551E80uww
#define NIC2_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC2_TXE0_BASE 0x5552000uww
#define NIC2_TXE0_MAX_OFFSET 0x1000
#define NIC2_TXE0_SECTION 0xE800
#define mmNIC2_TXE0_SPECIAW_BASE 0x5552E80uww
#define NIC2_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC2_TXE1_BASE 0x5553000uww
#define NIC2_TXE1_MAX_OFFSET 0x1000
#define NIC2_TXE1_SECTION 0xE800
#define mmNIC2_TXE1_SPECIAW_BASE 0x5553E80uww
#define NIC2_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC2_TXB_BASE 0x5554000uww
#define NIC2_TXB_MAX_OFFSET 0x1000
#define NIC2_TXB_SECTION 0xE800
#define mmNIC2_TXB_SPECIAW_BASE 0x5554E80uww
#define NIC2_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_TXB_SPECIAW_SECTION 0x1800
#define mmNIC2_MSTW_IF_WW_SHWD_HBW_BASE 0x5555000uww
#define NIC2_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC2_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC2_MSTW_IF_WW_PWVT_HBW_BASE 0x5555200uww
#define NIC2_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC2_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC2_MSTW_IF_WW_SHWD_WBW_BASE 0x5555400uww
#define NIC2_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC2_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC2_MSTW_IF_WW_PWVT_WBW_BASE 0x5555600uww
#define NIC2_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC2_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC2_MSTW_IF_E2E_CWDT_BASE 0x5555800uww
#define NIC2_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC2_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC2_MSTW_IF_AXUSEW_BASE 0x5555A80uww
#define NIC2_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC2_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC2_MSTW_IF_DBG_HBW_BASE 0x5555B00uww
#define NIC2_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC2_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC2_MSTW_IF_DBG_WBW_BASE 0x5555B80uww
#define NIC2_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC2_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC2_MSTW_IF_COWE_HBW_BASE 0x5555C00uww
#define NIC2_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC2_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC2_MSTW_IF_COWE_WBW_BASE 0x5555D80uww
#define NIC2_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC2_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC2_MSTW_IF_SPECIAW_BASE 0x5555E80uww
#define NIC2_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC2_TX_AXUSEW_BASE 0x5556000uww
#define NIC2_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC2_TX_AXUSEW_SECTION 0x2000
#define mmNIC2_SEWDES0_BASE 0x5558000uww
#define NIC2_SEWDES0_MAX_OFFSET 0x3E40
#define NIC2_SEWDES0_SECTION 0x4000
#define mmNIC2_SEWDES1_BASE 0x555C000uww
#define NIC2_SEWDES1_MAX_OFFSET 0x3E40
#define NIC2_SEWDES1_SECTION 0x4000
#define mmNIC2_PHY_BASE 0x5560000uww
#define NIC2_PHY_MAX_OFFSET 0x1000
#define NIC2_PHY_SECTION 0xE800
#define mmNIC2_PHY_SPECIAW_BASE 0x5560E80uww
#define NIC2_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC2_PHY_SPECIAW_SECTION 0x7180
#define mmPWT2_MAC_AUX_BASE 0x5568000uww
#define PWT2_MAC_AUX_MAX_OFFSET 0x1000
#define PWT2_MAC_AUX_SECTION 0xE800
#define mmPWT2_MAC_AUX_SPECIAW_BASE 0x5568E80uww
#define PWT2_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT2_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT2_MAC_COWE_BASE 0x5569000uww
#define PWT2_MAC_COWE_MAX_OFFSET 0x1000
#define PWT2_MAC_COWE_SECTION 0xE800
#define mmPWT2_MAC_COWE_SPECIAW_BASE 0x5569E80uww
#define PWT2_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT2_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC2_MAC_WS_FEC_BASE 0x556A000uww
#define NIC2_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC2_MAC_WS_FEC_SECTION 0x1000
#define mmNIC2_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x556B000uww
#define NIC2_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC2_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC2_MAC_GWOB_STAT_WX0_BASE 0x556B100uww
#define NIC2_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC2_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC2_MAC_GWOB_STAT_WX1_BASE 0x556B18Cuww
#define NIC2_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC2_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC2_MAC_GWOB_STAT_WX2_BASE 0x556B218uww
#define NIC2_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC2_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC2_MAC_GWOB_STAT_WX3_BASE 0x556B2A4uww
#define NIC2_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC2_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC2_MAC_GWOB_STAT_TX0_BASE 0x556B330uww
#define NIC2_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC2_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC2_MAC_GWOB_STAT_TX1_BASE 0x556B398uww
#define NIC2_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC2_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC2_MAC_GWOB_STAT_TX2_BASE 0x556B400uww
#define NIC2_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC2_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC2_MAC_GWOB_STAT_TX3_BASE 0x556B468uww
#define NIC2_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC2_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC2_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x556B800uww
#define NIC2_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC2_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC2_MAC_CH0_MAC_PCS_BASE 0x556C000uww
#define NIC2_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC2_MAC_CH0_MAC_128_BASE 0x556C400uww
#define NIC2_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC2_MAC_CH0_MAC_AN_BASE 0x556C800uww
#define NIC2_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC2_MAC_CH1_MAC_PCS_BASE 0x556D000uww
#define NIC2_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC2_MAC_CH1_MAC_128_BASE 0x556D400uww
#define NIC2_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC2_MAC_CH1_MAC_AN_BASE 0x556D800uww
#define NIC2_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC2_MAC_CH2_MAC_PCS_BASE 0x556E000uww
#define NIC2_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC2_MAC_CH2_MAC_128_BASE 0x556E400uww
#define NIC2_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC2_MAC_CH2_MAC_AN_BASE 0x556E800uww
#define NIC2_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC2_MAC_CH3_MAC_PCS_BASE 0x556F000uww
#define NIC2_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC2_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC2_MAC_CH3_MAC_128_BASE 0x556F400uww
#define NIC2_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC2_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC2_MAC_CH3_MAC_AN_BASE 0x556F800uww
#define NIC2_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC2_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC3_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5580000uww
#define NIC3_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5580080uww
#define NIC3_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5580100uww
#define NIC3_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5580180uww
#define NIC3_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_0_SPECIAW_BASE 0x5580E80uww
#define NIC3_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5581000uww
#define NIC3_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5581080uww
#define NIC3_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5581100uww
#define NIC3_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5581180uww
#define NIC3_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_1_SPECIAW_BASE 0x5581E80uww
#define NIC3_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5582000uww
#define NIC3_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5582080uww
#define NIC3_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5582100uww
#define NIC3_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5582180uww
#define NIC3_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_2_SPECIAW_BASE 0x5582E80uww
#define NIC3_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5583000uww
#define NIC3_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5583080uww
#define NIC3_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5583100uww
#define NIC3_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5583180uww
#define NIC3_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_3_SPECIAW_BASE 0x5583E80uww
#define NIC3_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5584000uww
#define NIC3_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5584080uww
#define NIC3_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5584100uww
#define NIC3_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5584180uww
#define NIC3_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_4_SPECIAW_BASE 0x5584E80uww
#define NIC3_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5585000uww
#define NIC3_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5585080uww
#define NIC3_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5585100uww
#define NIC3_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5585180uww
#define NIC3_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_5_SPECIAW_BASE 0x5585E80uww
#define NIC3_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5586000uww
#define NIC3_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5586080uww
#define NIC3_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5586100uww
#define NIC3_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5586180uww
#define NIC3_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_6_SPECIAW_BASE 0x5586E80uww
#define NIC3_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5587000uww
#define NIC3_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5587080uww
#define NIC3_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5587100uww
#define NIC3_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5587180uww
#define NIC3_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_7_SPECIAW_BASE 0x5587E80uww
#define NIC3_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5588000uww
#define NIC3_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5588080uww
#define NIC3_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5588100uww
#define NIC3_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5588180uww
#define NIC3_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_8_SPECIAW_BASE 0x5588E80uww
#define NIC3_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5589000uww
#define NIC3_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5589080uww
#define NIC3_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5589100uww
#define NIC3_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5589180uww
#define NIC3_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_9_SPECIAW_BASE 0x5589E80uww
#define NIC3_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x558A000uww
#define NIC3_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x558A080uww
#define NIC3_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x558A100uww
#define NIC3_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x558A180uww
#define NIC3_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_10_SPECIAW_BASE 0x558AE80uww
#define NIC3_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x558B000uww
#define NIC3_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x558B080uww
#define NIC3_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x558B100uww
#define NIC3_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x558B180uww
#define NIC3_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_11_SPECIAW_BASE 0x558BE80uww
#define NIC3_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x558C000uww
#define NIC3_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x558C080uww
#define NIC3_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x558C100uww
#define NIC3_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x558C180uww
#define NIC3_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_12_SPECIAW_BASE 0x558CE80uww
#define NIC3_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x558D000uww
#define NIC3_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x558D080uww
#define NIC3_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x558D100uww
#define NIC3_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x558D180uww
#define NIC3_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_13_SPECIAW_BASE 0x558DE80uww
#define NIC3_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x558E000uww
#define NIC3_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x558E080uww
#define NIC3_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x558E100uww
#define NIC3_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x558E180uww
#define NIC3_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW0_14_SPECIAW_BASE 0x558EE80uww
#define NIC3_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC3_QM_DCCM0_BASE 0x5590000uww
#define NIC3_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC3_QM_DCCM0_SECTION 0x8000
#define mmNIC3_QM_AWC_AUX0_BASE 0x5598000uww
#define NIC3_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC3_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC3_QM_AWC_AUX0_SPECIAW_BASE 0x5598E80uww
#define NIC3_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC3_QM0_BASE 0x559A000uww
#define NIC3_QM0_MAX_OFFSET 0x1000
#define NIC3_QM0_SECTION 0x9000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x559A900uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x559A908uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x559A910uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x559A918uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x559A920uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x559A928uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x559A930uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x559A938uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x559A940uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x559A948uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x559A950uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x559A958uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x559A960uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x559A968uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x559A970uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC3_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x559A978uww
#define NIC3_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC3_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC3_QM0_AXUSEW_SECUWED_BASE 0x559AB00uww
#define NIC3_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC3_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC3_QM0_AXUSEW_NONSECUWED_BASE 0x559AB80uww
#define NIC3_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC3_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC3_QM0_DBG_HBW_BASE 0x559AC00uww
#define NIC3_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC3_QM0_DBG_WBW_BASE 0x559AC80uww
#define NIC3_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC3_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC3_QM0_CGM_BASE 0x559AD80uww
#define NIC3_QM0_CGM_MAX_OFFSET 0xC000
#define NIC3_QM0_CGM_SECTION 0x1000
#define mmNIC3_QM0_SPECIAW_BASE 0x559AE80uww
#define NIC3_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QM0_SPECIAW_SECTION 0x4180
#define mmNIC3_QPC0_BASE 0x559F000uww
#define NIC3_QPC0_MAX_OFFSET 0x1000
#define NIC3_QPC0_SECTION 0x7200
#define mmNIC3_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x559F720uww
#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x559F728uww
#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x559F730uww
#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x559F738uww
#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x559F740uww
#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x559F748uww
#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x559F750uww
#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x559F758uww
#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x559F760uww
#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x559F768uww
#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x559F770uww
#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x559F778uww
#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x559F780uww
#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x559F788uww
#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x559F790uww
#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x559F798uww
#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x559F7A0uww
#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x559F7A8uww
#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x559F7B0uww
#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x559F7B8uww
#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x559F7C0uww
#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x559F7C8uww
#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x559F7D0uww
#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x559F7D8uww
#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x559F7E0uww
#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x559F7E8uww
#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x559F7F0uww
#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x559F7F8uww
#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x559F800uww
#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x559F808uww
#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x559F810uww
#define NIC3_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x559F818uww
#define NIC3_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC3_QPC0_AXUSEW_CONG_QUE_BASE 0x559FB80uww
#define NIC3_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_WXWQE_BASE 0x559FBE0uww
#define NIC3_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x559FC40uww
#define NIC3_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_DB_FIFO_BASE 0x559FCA0uww
#define NIC3_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x559FD00uww
#define NIC3_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_EWW_FIFO_BASE 0x559FD60uww
#define NIC3_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_QPC_WESP_BASE 0x559FDC0uww
#define NIC3_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC3_QPC0_AXUSEW_QPC_WEQ_BASE 0x559FE20uww
#define NIC3_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC3_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC3_QPC0_SPECIAW_BASE 0x559FE80uww
#define NIC3_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x55A0000uww
#define NIC3_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x55A0080uww
#define NIC3_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x55A0100uww
#define NIC3_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x55A0180uww
#define NIC3_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_0_SPECIAW_BASE 0x55A0E80uww
#define NIC3_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x55A1000uww
#define NIC3_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x55A1080uww
#define NIC3_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x55A1100uww
#define NIC3_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x55A1180uww
#define NIC3_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_1_SPECIAW_BASE 0x55A1E80uww
#define NIC3_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x55A2000uww
#define NIC3_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x55A2080uww
#define NIC3_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x55A2100uww
#define NIC3_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x55A2180uww
#define NIC3_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_2_SPECIAW_BASE 0x55A2E80uww
#define NIC3_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x55A3000uww
#define NIC3_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x55A3080uww
#define NIC3_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x55A3100uww
#define NIC3_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x55A3180uww
#define NIC3_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_3_SPECIAW_BASE 0x55A3E80uww
#define NIC3_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x55A4000uww
#define NIC3_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x55A4080uww
#define NIC3_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x55A4100uww
#define NIC3_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x55A4180uww
#define NIC3_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_4_SPECIAW_BASE 0x55A4E80uww
#define NIC3_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x55A5000uww
#define NIC3_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x55A5080uww
#define NIC3_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x55A5100uww
#define NIC3_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x55A5180uww
#define NIC3_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_5_SPECIAW_BASE 0x55A5E80uww
#define NIC3_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x55A6000uww
#define NIC3_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x55A6080uww
#define NIC3_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x55A6100uww
#define NIC3_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x55A6180uww
#define NIC3_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_6_SPECIAW_BASE 0x55A6E80uww
#define NIC3_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x55A7000uww
#define NIC3_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x55A7080uww
#define NIC3_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x55A7100uww
#define NIC3_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x55A7180uww
#define NIC3_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_7_SPECIAW_BASE 0x55A7E80uww
#define NIC3_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x55A8000uww
#define NIC3_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x55A8080uww
#define NIC3_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x55A8100uww
#define NIC3_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x55A8180uww
#define NIC3_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_8_SPECIAW_BASE 0x55A8E80uww
#define NIC3_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x55A9000uww
#define NIC3_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x55A9080uww
#define NIC3_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x55A9100uww
#define NIC3_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x55A9180uww
#define NIC3_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_9_SPECIAW_BASE 0x55A9E80uww
#define NIC3_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x55AA000uww
#define NIC3_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x55AA080uww
#define NIC3_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x55AA100uww
#define NIC3_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x55AA180uww
#define NIC3_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_10_SPECIAW_BASE 0x55AAE80uww
#define NIC3_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x55AB000uww
#define NIC3_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x55AB080uww
#define NIC3_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x55AB100uww
#define NIC3_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x55AB180uww
#define NIC3_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_11_SPECIAW_BASE 0x55ABE80uww
#define NIC3_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x55AC000uww
#define NIC3_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x55AC080uww
#define NIC3_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x55AC100uww
#define NIC3_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x55AC180uww
#define NIC3_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_12_SPECIAW_BASE 0x55ACE80uww
#define NIC3_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x55AD000uww
#define NIC3_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x55AD080uww
#define NIC3_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x55AD100uww
#define NIC3_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x55AD180uww
#define NIC3_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_13_SPECIAW_BASE 0x55ADE80uww
#define NIC3_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC3_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x55AE000uww
#define NIC3_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC3_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC3_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x55AE080uww
#define NIC3_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC3_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC3_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x55AE100uww
#define NIC3_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC3_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC3_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x55AE180uww
#define NIC3_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC3_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC3_UMW1_14_SPECIAW_BASE 0x55AEE80uww
#define NIC3_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC3_QM_DCCM1_BASE 0x55B0000uww
#define NIC3_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC3_QM_DCCM1_SECTION 0x8000
#define mmNIC3_QM_AWC_AUX1_BASE 0x55B8000uww
#define NIC3_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC3_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC3_QM_AWC_AUX1_SPECIAW_BASE 0x55B8E80uww
#define NIC3_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC3_QM1_BASE 0x55BA000uww
#define NIC3_QM1_MAX_OFFSET 0x1000
#define NIC3_QM1_SECTION 0x9000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x55BA900uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x55BA908uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x55BA910uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x55BA918uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x55BA920uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x55BA928uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x55BA930uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x55BA938uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x55BA940uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x55BA948uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x55BA950uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x55BA958uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x55BA960uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x55BA968uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x55BA970uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC3_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x55BA978uww
#define NIC3_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC3_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC3_QM1_AXUSEW_SECUWED_BASE 0x55BAB00uww
#define NIC3_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC3_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC3_QM1_AXUSEW_NONSECUWED_BASE 0x55BAB80uww
#define NIC3_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC3_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC3_QM1_DBG_HBW_BASE 0x55BAC00uww
#define NIC3_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC3_QM1_DBG_WBW_BASE 0x55BAC80uww
#define NIC3_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC3_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC3_QM1_CGM_BASE 0x55BAD80uww
#define NIC3_QM1_CGM_MAX_OFFSET 0xC000
#define NIC3_QM1_CGM_SECTION 0x1000
#define mmNIC3_QM1_SPECIAW_BASE 0x55BAE80uww
#define NIC3_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QM1_SPECIAW_SECTION 0x4180
#define mmNIC3_QPC1_BASE 0x55BF000uww
#define NIC3_QPC1_MAX_OFFSET 0x1000
#define NIC3_QPC1_SECTION 0x7200
#define mmNIC3_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x55BF720uww
#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x55BF728uww
#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x55BF730uww
#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x55BF738uww
#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x55BF740uww
#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x55BF748uww
#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x55BF750uww
#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x55BF758uww
#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x55BF760uww
#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x55BF768uww
#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x55BF770uww
#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x55BF778uww
#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x55BF780uww
#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x55BF788uww
#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x55BF790uww
#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x55BF798uww
#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x55BF7A0uww
#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x55BF7A8uww
#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x55BF7B0uww
#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x55BF7B8uww
#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x55BF7C0uww
#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x55BF7C8uww
#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x55BF7D0uww
#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x55BF7D8uww
#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x55BF7E0uww
#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x55BF7E8uww
#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x55BF7F0uww
#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x55BF7F8uww
#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x55BF800uww
#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x55BF808uww
#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x55BF810uww
#define NIC3_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC3_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x55BF818uww
#define NIC3_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC3_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC3_QPC1_AXUSEW_CONG_QUE_BASE 0x55BFB80uww
#define NIC3_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_WXWQE_BASE 0x55BFBE0uww
#define NIC3_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x55BFC40uww
#define NIC3_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_DB_FIFO_BASE 0x55BFCA0uww
#define NIC3_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x55BFD00uww
#define NIC3_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_EWW_FIFO_BASE 0x55BFD60uww
#define NIC3_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_QPC_WESP_BASE 0x55BFDC0uww
#define NIC3_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC3_QPC1_AXUSEW_QPC_WEQ_BASE 0x55BFE20uww
#define NIC3_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC3_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC3_QPC1_SPECIAW_BASE 0x55BFE80uww
#define NIC3_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC3_TMW_BASE 0x55C8000uww
#define NIC3_TMW_MAX_OFFSET 0x1000
#define NIC3_TMW_SECTION 0xD600
#define mmNIC3_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x55C8D60uww
#define NIC3_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC3_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC3_TMW_AXUSEW_TMW_FIFO_BASE 0x55C8DC0uww
#define NIC3_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC3_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC3_TMW_AXUSEW_TMW_FSM_BASE 0x55C8E20uww
#define NIC3_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC3_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC3_TMW_SPECIAW_BASE 0x55C8E80uww
#define NIC3_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TMW_SPECIAW_SECTION 0x1800
#define mmNIC3_WXB_COWE_BASE 0x55C9000uww
#define NIC3_WXB_COWE_MAX_OFFSET 0x1000
#define NIC3_WXB_COWE_SECTION 0x6100
#define mmNIC3_WXB_COWE_SCT_AWUSEW_BASE 0x55C9610uww
#define NIC3_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC3_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC3_WXB_COWE_SPECIAW_BASE 0x55C9E80uww
#define NIC3_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC3_WXE0_BASE 0x55CA000uww
#define NIC3_WXE0_MAX_OFFSET 0x1000
#define NIC3_WXE0_SECTION 0x9000
#define mmNIC3_WXE0_WQE_AWUSEW_BASE 0x55CA900uww
#define NIC3_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC3_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC3_WXE0_SPECIAW_BASE 0x55CAE80uww
#define NIC3_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC3_WXE1_BASE 0x55CB000uww
#define NIC3_WXE1_MAX_OFFSET 0x1000
#define NIC3_WXE1_SECTION 0x9000
#define mmNIC3_WXE1_WQE_AWUSEW_BASE 0x55CB900uww
#define NIC3_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC3_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC3_WXE1_SPECIAW_BASE 0x55CBE80uww
#define NIC3_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x55CC000uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x55CC050uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x55CC0A0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x55CC0F0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x55CC140uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x55CC190uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x55CC1E0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x55CC230uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x55CC280uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x55CC2D0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x55CC320uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x55CC370uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x55CC3C0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x55CC410uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x55CC460uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x55CC4B0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x55CC500uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x55CC550uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x55CC5A0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x55CC5F0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x55CC640uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x55CC690uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x55CC6E0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x55CC730uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x55CC780uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x55CC7D0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x55CC820uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x55CC870uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x55CC8C0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x55CC910uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x55CC960uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC3_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x55CC9B0uww
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC3_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC3_WXE0_AXUSEW_SPECIAW_BASE 0x55CCE80uww
#define NIC3_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x55CD000uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x55CD050uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x55CD0A0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x55CD0F0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x55CD140uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x55CD190uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x55CD1E0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x55CD230uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x55CD280uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x55CD2D0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x55CD320uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x55CD370uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x55CD3C0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x55CD410uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x55CD460uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x55CD4B0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x55CD500uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x55CD550uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x55CD5A0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x55CD5F0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x55CD640uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x55CD690uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x55CD6E0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x55CD730uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x55CD780uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x55CD7D0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x55CD820uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x55CD870uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x55CD8C0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x55CD910uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x55CD960uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC3_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x55CD9B0uww
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC3_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC3_WXE1_AXUSEW_SPECIAW_BASE 0x55CDE80uww
#define NIC3_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC3_TXS0_BASE 0x55D0000uww
#define NIC3_TXS0_MAX_OFFSET 0x1000
#define NIC3_TXS0_SECTION 0xE800
#define mmNIC3_TXS0_SPECIAW_BASE 0x55D0E80uww
#define NIC3_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC3_TXS1_BASE 0x55D1000uww
#define NIC3_TXS1_MAX_OFFSET 0x1000
#define NIC3_TXS1_SECTION 0xE800
#define mmNIC3_TXS1_SPECIAW_BASE 0x55D1E80uww
#define NIC3_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC3_TXE0_BASE 0x55D2000uww
#define NIC3_TXE0_MAX_OFFSET 0x1000
#define NIC3_TXE0_SECTION 0xE800
#define mmNIC3_TXE0_SPECIAW_BASE 0x55D2E80uww
#define NIC3_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC3_TXE1_BASE 0x55D3000uww
#define NIC3_TXE1_MAX_OFFSET 0x1000
#define NIC3_TXE1_SECTION 0xE800
#define mmNIC3_TXE1_SPECIAW_BASE 0x55D3E80uww
#define NIC3_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC3_TXB_BASE 0x55D4000uww
#define NIC3_TXB_MAX_OFFSET 0x1000
#define NIC3_TXB_SECTION 0xE800
#define mmNIC3_TXB_SPECIAW_BASE 0x55D4E80uww
#define NIC3_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_TXB_SPECIAW_SECTION 0x1800
#define mmNIC3_MSTW_IF_WW_SHWD_HBW_BASE 0x55D5000uww
#define NIC3_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC3_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC3_MSTW_IF_WW_PWVT_HBW_BASE 0x55D5200uww
#define NIC3_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC3_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC3_MSTW_IF_WW_SHWD_WBW_BASE 0x55D5400uww
#define NIC3_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC3_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC3_MSTW_IF_WW_PWVT_WBW_BASE 0x55D5600uww
#define NIC3_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC3_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC3_MSTW_IF_E2E_CWDT_BASE 0x55D5800uww
#define NIC3_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC3_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC3_MSTW_IF_AXUSEW_BASE 0x55D5A80uww
#define NIC3_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC3_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC3_MSTW_IF_DBG_HBW_BASE 0x55D5B00uww
#define NIC3_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC3_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC3_MSTW_IF_DBG_WBW_BASE 0x55D5B80uww
#define NIC3_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC3_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC3_MSTW_IF_COWE_HBW_BASE 0x55D5C00uww
#define NIC3_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC3_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC3_MSTW_IF_COWE_WBW_BASE 0x55D5D80uww
#define NIC3_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC3_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC3_MSTW_IF_SPECIAW_BASE 0x55D5E80uww
#define NIC3_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC3_TX_AXUSEW_BASE 0x55D6000uww
#define NIC3_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC3_TX_AXUSEW_SECTION 0x2000
#define mmNIC3_SEWDES0_BASE 0x55D8000uww
#define NIC3_SEWDES0_MAX_OFFSET 0x3E40
#define NIC3_SEWDES0_SECTION 0x4000
#define mmNIC3_SEWDES1_BASE 0x55DC000uww
#define NIC3_SEWDES1_MAX_OFFSET 0x3E40
#define NIC3_SEWDES1_SECTION 0x4000
#define mmNIC3_PHY_BASE 0x55E0000uww
#define NIC3_PHY_MAX_OFFSET 0x1000
#define NIC3_PHY_SECTION 0xE800
#define mmNIC3_PHY_SPECIAW_BASE 0x55E0E80uww
#define NIC3_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC3_PHY_SPECIAW_SECTION 0x7180
#define mmPWT3_MAC_AUX_BASE 0x55E8000uww
#define PWT3_MAC_AUX_MAX_OFFSET 0x1000
#define PWT3_MAC_AUX_SECTION 0xE800
#define mmPWT3_MAC_AUX_SPECIAW_BASE 0x55E8E80uww
#define PWT3_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT3_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT3_MAC_COWE_BASE 0x55E9000uww
#define PWT3_MAC_COWE_MAX_OFFSET 0x1000
#define PWT3_MAC_COWE_SECTION 0xE800
#define mmPWT3_MAC_COWE_SPECIAW_BASE 0x55E9E80uww
#define PWT3_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT3_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC3_MAC_WS_FEC_BASE 0x55EA000uww
#define NIC3_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC3_MAC_WS_FEC_SECTION 0x1000
#define mmNIC3_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x55EB000uww
#define NIC3_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC3_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC3_MAC_GWOB_STAT_WX0_BASE 0x55EB100uww
#define NIC3_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC3_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC3_MAC_GWOB_STAT_WX1_BASE 0x55EB18Cuww
#define NIC3_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC3_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC3_MAC_GWOB_STAT_WX2_BASE 0x55EB218uww
#define NIC3_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC3_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC3_MAC_GWOB_STAT_WX3_BASE 0x55EB2A4uww
#define NIC3_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC3_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC3_MAC_GWOB_STAT_TX0_BASE 0x55EB330uww
#define NIC3_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC3_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC3_MAC_GWOB_STAT_TX1_BASE 0x55EB398uww
#define NIC3_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC3_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC3_MAC_GWOB_STAT_TX2_BASE 0x55EB400uww
#define NIC3_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC3_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC3_MAC_GWOB_STAT_TX3_BASE 0x55EB468uww
#define NIC3_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC3_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC3_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x55EB800uww
#define NIC3_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC3_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC3_MAC_CH0_MAC_PCS_BASE 0x55EC000uww
#define NIC3_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC3_MAC_CH0_MAC_128_BASE 0x55EC400uww
#define NIC3_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC3_MAC_CH0_MAC_AN_BASE 0x55EC800uww
#define NIC3_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC3_MAC_CH1_MAC_PCS_BASE 0x55ED000uww
#define NIC3_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC3_MAC_CH1_MAC_128_BASE 0x55ED400uww
#define NIC3_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC3_MAC_CH1_MAC_AN_BASE 0x55ED800uww
#define NIC3_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC3_MAC_CH2_MAC_PCS_BASE 0x55EE000uww
#define NIC3_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC3_MAC_CH2_MAC_128_BASE 0x55EE400uww
#define NIC3_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC3_MAC_CH2_MAC_AN_BASE 0x55EE800uww
#define NIC3_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC3_MAC_CH3_MAC_PCS_BASE 0x55EF000uww
#define NIC3_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC3_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC3_MAC_CH3_MAC_128_BASE 0x55EF400uww
#define NIC3_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC3_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC3_MAC_CH3_MAC_AN_BASE 0x55EF800uww
#define NIC3_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC3_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC4_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5600000uww
#define NIC4_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5600080uww
#define NIC4_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5600100uww
#define NIC4_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5600180uww
#define NIC4_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_0_SPECIAW_BASE 0x5600E80uww
#define NIC4_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5601000uww
#define NIC4_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5601080uww
#define NIC4_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5601100uww
#define NIC4_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5601180uww
#define NIC4_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_1_SPECIAW_BASE 0x5601E80uww
#define NIC4_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5602000uww
#define NIC4_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5602080uww
#define NIC4_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5602100uww
#define NIC4_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5602180uww
#define NIC4_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_2_SPECIAW_BASE 0x5602E80uww
#define NIC4_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5603000uww
#define NIC4_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5603080uww
#define NIC4_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5603100uww
#define NIC4_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5603180uww
#define NIC4_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_3_SPECIAW_BASE 0x5603E80uww
#define NIC4_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5604000uww
#define NIC4_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5604080uww
#define NIC4_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5604100uww
#define NIC4_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5604180uww
#define NIC4_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_4_SPECIAW_BASE 0x5604E80uww
#define NIC4_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5605000uww
#define NIC4_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5605080uww
#define NIC4_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5605100uww
#define NIC4_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5605180uww
#define NIC4_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_5_SPECIAW_BASE 0x5605E80uww
#define NIC4_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5606000uww
#define NIC4_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5606080uww
#define NIC4_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5606100uww
#define NIC4_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5606180uww
#define NIC4_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_6_SPECIAW_BASE 0x5606E80uww
#define NIC4_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5607000uww
#define NIC4_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5607080uww
#define NIC4_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5607100uww
#define NIC4_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5607180uww
#define NIC4_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_7_SPECIAW_BASE 0x5607E80uww
#define NIC4_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5608000uww
#define NIC4_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5608080uww
#define NIC4_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5608100uww
#define NIC4_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5608180uww
#define NIC4_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_8_SPECIAW_BASE 0x5608E80uww
#define NIC4_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5609000uww
#define NIC4_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5609080uww
#define NIC4_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5609100uww
#define NIC4_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5609180uww
#define NIC4_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_9_SPECIAW_BASE 0x5609E80uww
#define NIC4_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x560A000uww
#define NIC4_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x560A080uww
#define NIC4_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x560A100uww
#define NIC4_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x560A180uww
#define NIC4_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_10_SPECIAW_BASE 0x560AE80uww
#define NIC4_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x560B000uww
#define NIC4_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x560B080uww
#define NIC4_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x560B100uww
#define NIC4_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x560B180uww
#define NIC4_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_11_SPECIAW_BASE 0x560BE80uww
#define NIC4_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x560C000uww
#define NIC4_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x560C080uww
#define NIC4_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x560C100uww
#define NIC4_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x560C180uww
#define NIC4_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_12_SPECIAW_BASE 0x560CE80uww
#define NIC4_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x560D000uww
#define NIC4_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x560D080uww
#define NIC4_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x560D100uww
#define NIC4_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x560D180uww
#define NIC4_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_13_SPECIAW_BASE 0x560DE80uww
#define NIC4_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x560E000uww
#define NIC4_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x560E080uww
#define NIC4_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x560E100uww
#define NIC4_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x560E180uww
#define NIC4_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW0_14_SPECIAW_BASE 0x560EE80uww
#define NIC4_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC4_QM_DCCM0_BASE 0x5610000uww
#define NIC4_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC4_QM_DCCM0_SECTION 0x8000
#define mmNIC4_QM_AWC_AUX0_BASE 0x5618000uww
#define NIC4_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC4_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC4_QM_AWC_AUX0_SPECIAW_BASE 0x5618E80uww
#define NIC4_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC4_QM0_BASE 0x561A000uww
#define NIC4_QM0_MAX_OFFSET 0x1000
#define NIC4_QM0_SECTION 0x9000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x561A900uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x561A908uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x561A910uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x561A918uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x561A920uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x561A928uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x561A930uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x561A938uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x561A940uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x561A948uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x561A950uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x561A958uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x561A960uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x561A968uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x561A970uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC4_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x561A978uww
#define NIC4_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC4_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC4_QM0_AXUSEW_SECUWED_BASE 0x561AB00uww
#define NIC4_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC4_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC4_QM0_AXUSEW_NONSECUWED_BASE 0x561AB80uww
#define NIC4_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC4_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC4_QM0_DBG_HBW_BASE 0x561AC00uww
#define NIC4_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC4_QM0_DBG_WBW_BASE 0x561AC80uww
#define NIC4_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC4_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC4_QM0_CGM_BASE 0x561AD80uww
#define NIC4_QM0_CGM_MAX_OFFSET 0xC000
#define NIC4_QM0_CGM_SECTION 0x1000
#define mmNIC4_QM0_SPECIAW_BASE 0x561AE80uww
#define NIC4_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QM0_SPECIAW_SECTION 0x4180
#define mmNIC4_QPC0_BASE 0x561F000uww
#define NIC4_QPC0_MAX_OFFSET 0x1000
#define NIC4_QPC0_SECTION 0x7200
#define mmNIC4_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x561F720uww
#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x561F728uww
#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x561F730uww
#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x561F738uww
#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x561F740uww
#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x561F748uww
#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x561F750uww
#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x561F758uww
#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x561F760uww
#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x561F768uww
#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x561F770uww
#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x561F778uww
#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x561F780uww
#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x561F788uww
#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x561F790uww
#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x561F798uww
#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x561F7A0uww
#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x561F7A8uww
#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x561F7B0uww
#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x561F7B8uww
#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x561F7C0uww
#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x561F7C8uww
#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x561F7D0uww
#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x561F7D8uww
#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x561F7E0uww
#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x561F7E8uww
#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x561F7F0uww
#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x561F7F8uww
#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x561F800uww
#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x561F808uww
#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x561F810uww
#define NIC4_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x561F818uww
#define NIC4_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC4_QPC0_AXUSEW_CONG_QUE_BASE 0x561FB80uww
#define NIC4_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_WXWQE_BASE 0x561FBE0uww
#define NIC4_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x561FC40uww
#define NIC4_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_DB_FIFO_BASE 0x561FCA0uww
#define NIC4_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x561FD00uww
#define NIC4_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_EWW_FIFO_BASE 0x561FD60uww
#define NIC4_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_QPC_WESP_BASE 0x561FDC0uww
#define NIC4_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC4_QPC0_AXUSEW_QPC_WEQ_BASE 0x561FE20uww
#define NIC4_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC4_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC4_QPC0_SPECIAW_BASE 0x561FE80uww
#define NIC4_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5620000uww
#define NIC4_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5620080uww
#define NIC4_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5620100uww
#define NIC4_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5620180uww
#define NIC4_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_0_SPECIAW_BASE 0x5620E80uww
#define NIC4_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5621000uww
#define NIC4_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5621080uww
#define NIC4_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5621100uww
#define NIC4_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5621180uww
#define NIC4_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_1_SPECIAW_BASE 0x5621E80uww
#define NIC4_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5622000uww
#define NIC4_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5622080uww
#define NIC4_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5622100uww
#define NIC4_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5622180uww
#define NIC4_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_2_SPECIAW_BASE 0x5622E80uww
#define NIC4_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5623000uww
#define NIC4_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5623080uww
#define NIC4_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5623100uww
#define NIC4_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5623180uww
#define NIC4_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_3_SPECIAW_BASE 0x5623E80uww
#define NIC4_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5624000uww
#define NIC4_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5624080uww
#define NIC4_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5624100uww
#define NIC4_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5624180uww
#define NIC4_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_4_SPECIAW_BASE 0x5624E80uww
#define NIC4_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5625000uww
#define NIC4_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5625080uww
#define NIC4_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5625100uww
#define NIC4_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5625180uww
#define NIC4_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_5_SPECIAW_BASE 0x5625E80uww
#define NIC4_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5626000uww
#define NIC4_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5626080uww
#define NIC4_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5626100uww
#define NIC4_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5626180uww
#define NIC4_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_6_SPECIAW_BASE 0x5626E80uww
#define NIC4_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5627000uww
#define NIC4_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5627080uww
#define NIC4_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5627100uww
#define NIC4_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5627180uww
#define NIC4_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_7_SPECIAW_BASE 0x5627E80uww
#define NIC4_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5628000uww
#define NIC4_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5628080uww
#define NIC4_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5628100uww
#define NIC4_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5628180uww
#define NIC4_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_8_SPECIAW_BASE 0x5628E80uww
#define NIC4_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5629000uww
#define NIC4_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5629080uww
#define NIC4_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5629100uww
#define NIC4_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5629180uww
#define NIC4_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_9_SPECIAW_BASE 0x5629E80uww
#define NIC4_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x562A000uww
#define NIC4_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x562A080uww
#define NIC4_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x562A100uww
#define NIC4_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x562A180uww
#define NIC4_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_10_SPECIAW_BASE 0x562AE80uww
#define NIC4_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x562B000uww
#define NIC4_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x562B080uww
#define NIC4_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x562B100uww
#define NIC4_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x562B180uww
#define NIC4_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_11_SPECIAW_BASE 0x562BE80uww
#define NIC4_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x562C000uww
#define NIC4_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x562C080uww
#define NIC4_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x562C100uww
#define NIC4_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x562C180uww
#define NIC4_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_12_SPECIAW_BASE 0x562CE80uww
#define NIC4_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x562D000uww
#define NIC4_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x562D080uww
#define NIC4_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x562D100uww
#define NIC4_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x562D180uww
#define NIC4_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_13_SPECIAW_BASE 0x562DE80uww
#define NIC4_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC4_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x562E000uww
#define NIC4_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC4_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC4_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x562E080uww
#define NIC4_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC4_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC4_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x562E100uww
#define NIC4_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC4_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC4_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x562E180uww
#define NIC4_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC4_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC4_UMW1_14_SPECIAW_BASE 0x562EE80uww
#define NIC4_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC4_QM_DCCM1_BASE 0x5630000uww
#define NIC4_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC4_QM_DCCM1_SECTION 0x8000
#define mmNIC4_QM_AWC_AUX1_BASE 0x5638000uww
#define NIC4_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC4_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC4_QM_AWC_AUX1_SPECIAW_BASE 0x5638E80uww
#define NIC4_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC4_QM1_BASE 0x563A000uww
#define NIC4_QM1_MAX_OFFSET 0x1000
#define NIC4_QM1_SECTION 0x9000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x563A900uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x563A908uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x563A910uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x563A918uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x563A920uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x563A928uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x563A930uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x563A938uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x563A940uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x563A948uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x563A950uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x563A958uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x563A960uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x563A968uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x563A970uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC4_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x563A978uww
#define NIC4_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC4_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC4_QM1_AXUSEW_SECUWED_BASE 0x563AB00uww
#define NIC4_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC4_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC4_QM1_AXUSEW_NONSECUWED_BASE 0x563AB80uww
#define NIC4_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC4_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC4_QM1_DBG_HBW_BASE 0x563AC00uww
#define NIC4_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC4_QM1_DBG_WBW_BASE 0x563AC80uww
#define NIC4_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC4_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC4_QM1_CGM_BASE 0x563AD80uww
#define NIC4_QM1_CGM_MAX_OFFSET 0xC000
#define NIC4_QM1_CGM_SECTION 0x1000
#define mmNIC4_QM1_SPECIAW_BASE 0x563AE80uww
#define NIC4_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QM1_SPECIAW_SECTION 0x4180
#define mmNIC4_QPC1_BASE 0x563F000uww
#define NIC4_QPC1_MAX_OFFSET 0x1000
#define NIC4_QPC1_SECTION 0x7200
#define mmNIC4_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x563F720uww
#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x563F728uww
#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x563F730uww
#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x563F738uww
#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x563F740uww
#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x563F748uww
#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x563F750uww
#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x563F758uww
#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x563F760uww
#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x563F768uww
#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x563F770uww
#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x563F778uww
#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x563F780uww
#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x563F788uww
#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x563F790uww
#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x563F798uww
#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x563F7A0uww
#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x563F7A8uww
#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x563F7B0uww
#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x563F7B8uww
#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x563F7C0uww
#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x563F7C8uww
#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x563F7D0uww
#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x563F7D8uww
#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x563F7E0uww
#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x563F7E8uww
#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x563F7F0uww
#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x563F7F8uww
#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x563F800uww
#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x563F808uww
#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x563F810uww
#define NIC4_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC4_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x563F818uww
#define NIC4_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC4_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC4_QPC1_AXUSEW_CONG_QUE_BASE 0x563FB80uww
#define NIC4_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_WXWQE_BASE 0x563FBE0uww
#define NIC4_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x563FC40uww
#define NIC4_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_DB_FIFO_BASE 0x563FCA0uww
#define NIC4_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x563FD00uww
#define NIC4_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_EWW_FIFO_BASE 0x563FD60uww
#define NIC4_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_QPC_WESP_BASE 0x563FDC0uww
#define NIC4_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC4_QPC1_AXUSEW_QPC_WEQ_BASE 0x563FE20uww
#define NIC4_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC4_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC4_QPC1_SPECIAW_BASE 0x563FE80uww
#define NIC4_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC4_TMW_BASE 0x5648000uww
#define NIC4_TMW_MAX_OFFSET 0x1000
#define NIC4_TMW_SECTION 0xD600
#define mmNIC4_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5648D60uww
#define NIC4_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC4_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC4_TMW_AXUSEW_TMW_FIFO_BASE 0x5648DC0uww
#define NIC4_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC4_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC4_TMW_AXUSEW_TMW_FSM_BASE 0x5648E20uww
#define NIC4_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC4_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC4_TMW_SPECIAW_BASE 0x5648E80uww
#define NIC4_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TMW_SPECIAW_SECTION 0x1800
#define mmNIC4_WXB_COWE_BASE 0x5649000uww
#define NIC4_WXB_COWE_MAX_OFFSET 0x1000
#define NIC4_WXB_COWE_SECTION 0x6100
#define mmNIC4_WXB_COWE_SCT_AWUSEW_BASE 0x5649610uww
#define NIC4_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC4_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC4_WXB_COWE_SPECIAW_BASE 0x5649E80uww
#define NIC4_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC4_WXE0_BASE 0x564A000uww
#define NIC4_WXE0_MAX_OFFSET 0x1000
#define NIC4_WXE0_SECTION 0x9000
#define mmNIC4_WXE0_WQE_AWUSEW_BASE 0x564A900uww
#define NIC4_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC4_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC4_WXE0_SPECIAW_BASE 0x564AE80uww
#define NIC4_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC4_WXE1_BASE 0x564B000uww
#define NIC4_WXE1_MAX_OFFSET 0x1000
#define NIC4_WXE1_SECTION 0x9000
#define mmNIC4_WXE1_WQE_AWUSEW_BASE 0x564B900uww
#define NIC4_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC4_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC4_WXE1_SPECIAW_BASE 0x564BE80uww
#define NIC4_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x564C000uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x564C050uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x564C0A0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x564C0F0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x564C140uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x564C190uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x564C1E0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x564C230uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x564C280uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x564C2D0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x564C320uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x564C370uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x564C3C0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x564C410uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x564C460uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x564C4B0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x564C500uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x564C550uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x564C5A0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x564C5F0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x564C640uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x564C690uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x564C6E0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x564C730uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x564C780uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x564C7D0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x564C820uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x564C870uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x564C8C0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x564C910uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x564C960uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC4_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x564C9B0uww
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC4_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC4_WXE0_AXUSEW_SPECIAW_BASE 0x564CE80uww
#define NIC4_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x564D000uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x564D050uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x564D0A0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x564D0F0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x564D140uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x564D190uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x564D1E0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x564D230uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x564D280uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x564D2D0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x564D320uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x564D370uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x564D3C0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x564D410uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x564D460uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x564D4B0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x564D500uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x564D550uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x564D5A0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x564D5F0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x564D640uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x564D690uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x564D6E0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x564D730uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x564D780uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x564D7D0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x564D820uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x564D870uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x564D8C0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x564D910uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x564D960uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC4_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x564D9B0uww
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC4_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC4_WXE1_AXUSEW_SPECIAW_BASE 0x564DE80uww
#define NIC4_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC4_TXS0_BASE 0x5650000uww
#define NIC4_TXS0_MAX_OFFSET 0x1000
#define NIC4_TXS0_SECTION 0xE800
#define mmNIC4_TXS0_SPECIAW_BASE 0x5650E80uww
#define NIC4_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC4_TXS1_BASE 0x5651000uww
#define NIC4_TXS1_MAX_OFFSET 0x1000
#define NIC4_TXS1_SECTION 0xE800
#define mmNIC4_TXS1_SPECIAW_BASE 0x5651E80uww
#define NIC4_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC4_TXE0_BASE 0x5652000uww
#define NIC4_TXE0_MAX_OFFSET 0x1000
#define NIC4_TXE0_SECTION 0xE800
#define mmNIC4_TXE0_SPECIAW_BASE 0x5652E80uww
#define NIC4_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC4_TXE1_BASE 0x5653000uww
#define NIC4_TXE1_MAX_OFFSET 0x1000
#define NIC4_TXE1_SECTION 0xE800
#define mmNIC4_TXE1_SPECIAW_BASE 0x5653E80uww
#define NIC4_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC4_TXB_BASE 0x5654000uww
#define NIC4_TXB_MAX_OFFSET 0x1000
#define NIC4_TXB_SECTION 0xE800
#define mmNIC4_TXB_SPECIAW_BASE 0x5654E80uww
#define NIC4_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_TXB_SPECIAW_SECTION 0x1800
#define mmNIC4_MSTW_IF_WW_SHWD_HBW_BASE 0x5655000uww
#define NIC4_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC4_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC4_MSTW_IF_WW_PWVT_HBW_BASE 0x5655200uww
#define NIC4_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC4_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC4_MSTW_IF_WW_SHWD_WBW_BASE 0x5655400uww
#define NIC4_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC4_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC4_MSTW_IF_WW_PWVT_WBW_BASE 0x5655600uww
#define NIC4_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC4_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC4_MSTW_IF_E2E_CWDT_BASE 0x5655800uww
#define NIC4_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC4_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC4_MSTW_IF_AXUSEW_BASE 0x5655A80uww
#define NIC4_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC4_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC4_MSTW_IF_DBG_HBW_BASE 0x5655B00uww
#define NIC4_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC4_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC4_MSTW_IF_DBG_WBW_BASE 0x5655B80uww
#define NIC4_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC4_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC4_MSTW_IF_COWE_HBW_BASE 0x5655C00uww
#define NIC4_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC4_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC4_MSTW_IF_COWE_WBW_BASE 0x5655D80uww
#define NIC4_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC4_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC4_MSTW_IF_SPECIAW_BASE 0x5655E80uww
#define NIC4_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC4_TX_AXUSEW_BASE 0x5656000uww
#define NIC4_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC4_TX_AXUSEW_SECTION 0x2000
#define mmNIC4_SEWDES0_BASE 0x5658000uww
#define NIC4_SEWDES0_MAX_OFFSET 0x3E40
#define NIC4_SEWDES0_SECTION 0x4000
#define mmNIC4_SEWDES1_BASE 0x565C000uww
#define NIC4_SEWDES1_MAX_OFFSET 0x3E40
#define NIC4_SEWDES1_SECTION 0x4000
#define mmNIC4_PHY_BASE 0x5660000uww
#define NIC4_PHY_MAX_OFFSET 0x1000
#define NIC4_PHY_SECTION 0xE800
#define mmNIC4_PHY_SPECIAW_BASE 0x5660E80uww
#define NIC4_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC4_PHY_SPECIAW_SECTION 0x7180
#define mmPWT4_MAC_AUX_BASE 0x5668000uww
#define PWT4_MAC_AUX_MAX_OFFSET 0x1000
#define PWT4_MAC_AUX_SECTION 0xE800
#define mmPWT4_MAC_AUX_SPECIAW_BASE 0x5668E80uww
#define PWT4_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT4_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT4_MAC_COWE_BASE 0x5669000uww
#define PWT4_MAC_COWE_MAX_OFFSET 0x1000
#define PWT4_MAC_COWE_SECTION 0xE800
#define mmPWT4_MAC_COWE_SPECIAW_BASE 0x5669E80uww
#define PWT4_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT4_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC4_MAC_WS_FEC_BASE 0x566A000uww
#define NIC4_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC4_MAC_WS_FEC_SECTION 0x1000
#define mmNIC4_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x566B000uww
#define NIC4_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC4_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC4_MAC_GWOB_STAT_WX0_BASE 0x566B100uww
#define NIC4_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC4_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC4_MAC_GWOB_STAT_WX1_BASE 0x566B18Cuww
#define NIC4_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC4_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC4_MAC_GWOB_STAT_WX2_BASE 0x566B218uww
#define NIC4_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC4_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC4_MAC_GWOB_STAT_WX3_BASE 0x566B2A4uww
#define NIC4_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC4_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC4_MAC_GWOB_STAT_TX0_BASE 0x566B330uww
#define NIC4_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC4_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC4_MAC_GWOB_STAT_TX1_BASE 0x566B398uww
#define NIC4_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC4_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC4_MAC_GWOB_STAT_TX2_BASE 0x566B400uww
#define NIC4_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC4_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC4_MAC_GWOB_STAT_TX3_BASE 0x566B468uww
#define NIC4_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC4_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC4_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x566B800uww
#define NIC4_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC4_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC4_MAC_CH0_MAC_PCS_BASE 0x566C000uww
#define NIC4_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC4_MAC_CH0_MAC_128_BASE 0x566C400uww
#define NIC4_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC4_MAC_CH0_MAC_AN_BASE 0x566C800uww
#define NIC4_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC4_MAC_CH1_MAC_PCS_BASE 0x566D000uww
#define NIC4_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC4_MAC_CH1_MAC_128_BASE 0x566D400uww
#define NIC4_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC4_MAC_CH1_MAC_AN_BASE 0x566D800uww
#define NIC4_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC4_MAC_CH2_MAC_PCS_BASE 0x566E000uww
#define NIC4_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC4_MAC_CH2_MAC_128_BASE 0x566E400uww
#define NIC4_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC4_MAC_CH2_MAC_AN_BASE 0x566E800uww
#define NIC4_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC4_MAC_CH3_MAC_PCS_BASE 0x566F000uww
#define NIC4_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC4_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC4_MAC_CH3_MAC_128_BASE 0x566F400uww
#define NIC4_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC4_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC4_MAC_CH3_MAC_AN_BASE 0x566F800uww
#define NIC4_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC4_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC5_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5680000uww
#define NIC5_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5680080uww
#define NIC5_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5680100uww
#define NIC5_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5680180uww
#define NIC5_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_0_SPECIAW_BASE 0x5680E80uww
#define NIC5_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5681000uww
#define NIC5_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5681080uww
#define NIC5_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5681100uww
#define NIC5_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5681180uww
#define NIC5_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_1_SPECIAW_BASE 0x5681E80uww
#define NIC5_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5682000uww
#define NIC5_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5682080uww
#define NIC5_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5682100uww
#define NIC5_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5682180uww
#define NIC5_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_2_SPECIAW_BASE 0x5682E80uww
#define NIC5_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5683000uww
#define NIC5_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5683080uww
#define NIC5_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5683100uww
#define NIC5_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5683180uww
#define NIC5_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_3_SPECIAW_BASE 0x5683E80uww
#define NIC5_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5684000uww
#define NIC5_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5684080uww
#define NIC5_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5684100uww
#define NIC5_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5684180uww
#define NIC5_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_4_SPECIAW_BASE 0x5684E80uww
#define NIC5_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5685000uww
#define NIC5_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5685080uww
#define NIC5_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5685100uww
#define NIC5_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5685180uww
#define NIC5_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_5_SPECIAW_BASE 0x5685E80uww
#define NIC5_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5686000uww
#define NIC5_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5686080uww
#define NIC5_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5686100uww
#define NIC5_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5686180uww
#define NIC5_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_6_SPECIAW_BASE 0x5686E80uww
#define NIC5_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5687000uww
#define NIC5_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5687080uww
#define NIC5_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5687100uww
#define NIC5_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5687180uww
#define NIC5_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_7_SPECIAW_BASE 0x5687E80uww
#define NIC5_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5688000uww
#define NIC5_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5688080uww
#define NIC5_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5688100uww
#define NIC5_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5688180uww
#define NIC5_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_8_SPECIAW_BASE 0x5688E80uww
#define NIC5_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5689000uww
#define NIC5_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5689080uww
#define NIC5_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5689100uww
#define NIC5_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5689180uww
#define NIC5_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_9_SPECIAW_BASE 0x5689E80uww
#define NIC5_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x568A000uww
#define NIC5_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x568A080uww
#define NIC5_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x568A100uww
#define NIC5_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x568A180uww
#define NIC5_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_10_SPECIAW_BASE 0x568AE80uww
#define NIC5_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x568B000uww
#define NIC5_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x568B080uww
#define NIC5_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x568B100uww
#define NIC5_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x568B180uww
#define NIC5_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_11_SPECIAW_BASE 0x568BE80uww
#define NIC5_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x568C000uww
#define NIC5_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x568C080uww
#define NIC5_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x568C100uww
#define NIC5_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x568C180uww
#define NIC5_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_12_SPECIAW_BASE 0x568CE80uww
#define NIC5_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x568D000uww
#define NIC5_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x568D080uww
#define NIC5_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x568D100uww
#define NIC5_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x568D180uww
#define NIC5_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_13_SPECIAW_BASE 0x568DE80uww
#define NIC5_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x568E000uww
#define NIC5_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x568E080uww
#define NIC5_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x568E100uww
#define NIC5_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x568E180uww
#define NIC5_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW0_14_SPECIAW_BASE 0x568EE80uww
#define NIC5_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC5_QM_DCCM0_BASE 0x5690000uww
#define NIC5_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC5_QM_DCCM0_SECTION 0x8000
#define mmNIC5_QM_AWC_AUX0_BASE 0x5698000uww
#define NIC5_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC5_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC5_QM_AWC_AUX0_SPECIAW_BASE 0x5698E80uww
#define NIC5_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC5_QM0_BASE 0x569A000uww
#define NIC5_QM0_MAX_OFFSET 0x1000
#define NIC5_QM0_SECTION 0x9000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x569A900uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x569A908uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x569A910uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x569A918uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x569A920uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x569A928uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x569A930uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x569A938uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x569A940uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x569A948uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x569A950uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x569A958uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x569A960uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x569A968uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x569A970uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC5_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x569A978uww
#define NIC5_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC5_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC5_QM0_AXUSEW_SECUWED_BASE 0x569AB00uww
#define NIC5_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC5_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC5_QM0_AXUSEW_NONSECUWED_BASE 0x569AB80uww
#define NIC5_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC5_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC5_QM0_DBG_HBW_BASE 0x569AC00uww
#define NIC5_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC5_QM0_DBG_WBW_BASE 0x569AC80uww
#define NIC5_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC5_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC5_QM0_CGM_BASE 0x569AD80uww
#define NIC5_QM0_CGM_MAX_OFFSET 0xC000
#define NIC5_QM0_CGM_SECTION 0x1000
#define mmNIC5_QM0_SPECIAW_BASE 0x569AE80uww
#define NIC5_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QM0_SPECIAW_SECTION 0x4180
#define mmNIC5_QPC0_BASE 0x569F000uww
#define NIC5_QPC0_MAX_OFFSET 0x1000
#define NIC5_QPC0_SECTION 0x7200
#define mmNIC5_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x569F720uww
#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x569F728uww
#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x569F730uww
#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x569F738uww
#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x569F740uww
#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x569F748uww
#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x569F750uww
#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x569F758uww
#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x569F760uww
#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x569F768uww
#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x569F770uww
#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x569F778uww
#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x569F780uww
#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x569F788uww
#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x569F790uww
#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x569F798uww
#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x569F7A0uww
#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x569F7A8uww
#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x569F7B0uww
#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x569F7B8uww
#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x569F7C0uww
#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x569F7C8uww
#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x569F7D0uww
#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x569F7D8uww
#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x569F7E0uww
#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x569F7E8uww
#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x569F7F0uww
#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x569F7F8uww
#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x569F800uww
#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x569F808uww
#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x569F810uww
#define NIC5_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x569F818uww
#define NIC5_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC5_QPC0_AXUSEW_CONG_QUE_BASE 0x569FB80uww
#define NIC5_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_WXWQE_BASE 0x569FBE0uww
#define NIC5_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x569FC40uww
#define NIC5_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_DB_FIFO_BASE 0x569FCA0uww
#define NIC5_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x569FD00uww
#define NIC5_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_EWW_FIFO_BASE 0x569FD60uww
#define NIC5_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_QPC_WESP_BASE 0x569FDC0uww
#define NIC5_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC5_QPC0_AXUSEW_QPC_WEQ_BASE 0x569FE20uww
#define NIC5_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC5_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC5_QPC0_SPECIAW_BASE 0x569FE80uww
#define NIC5_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x56A0000uww
#define NIC5_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x56A0080uww
#define NIC5_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x56A0100uww
#define NIC5_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x56A0180uww
#define NIC5_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_0_SPECIAW_BASE 0x56A0E80uww
#define NIC5_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x56A1000uww
#define NIC5_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x56A1080uww
#define NIC5_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x56A1100uww
#define NIC5_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x56A1180uww
#define NIC5_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_1_SPECIAW_BASE 0x56A1E80uww
#define NIC5_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x56A2000uww
#define NIC5_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x56A2080uww
#define NIC5_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x56A2100uww
#define NIC5_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x56A2180uww
#define NIC5_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_2_SPECIAW_BASE 0x56A2E80uww
#define NIC5_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x56A3000uww
#define NIC5_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x56A3080uww
#define NIC5_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x56A3100uww
#define NIC5_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x56A3180uww
#define NIC5_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_3_SPECIAW_BASE 0x56A3E80uww
#define NIC5_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x56A4000uww
#define NIC5_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x56A4080uww
#define NIC5_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x56A4100uww
#define NIC5_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x56A4180uww
#define NIC5_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_4_SPECIAW_BASE 0x56A4E80uww
#define NIC5_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x56A5000uww
#define NIC5_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x56A5080uww
#define NIC5_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x56A5100uww
#define NIC5_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x56A5180uww
#define NIC5_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_5_SPECIAW_BASE 0x56A5E80uww
#define NIC5_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x56A6000uww
#define NIC5_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x56A6080uww
#define NIC5_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x56A6100uww
#define NIC5_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x56A6180uww
#define NIC5_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_6_SPECIAW_BASE 0x56A6E80uww
#define NIC5_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x56A7000uww
#define NIC5_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x56A7080uww
#define NIC5_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x56A7100uww
#define NIC5_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x56A7180uww
#define NIC5_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_7_SPECIAW_BASE 0x56A7E80uww
#define NIC5_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x56A8000uww
#define NIC5_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x56A8080uww
#define NIC5_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x56A8100uww
#define NIC5_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x56A8180uww
#define NIC5_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_8_SPECIAW_BASE 0x56A8E80uww
#define NIC5_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x56A9000uww
#define NIC5_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x56A9080uww
#define NIC5_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x56A9100uww
#define NIC5_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x56A9180uww
#define NIC5_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_9_SPECIAW_BASE 0x56A9E80uww
#define NIC5_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x56AA000uww
#define NIC5_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x56AA080uww
#define NIC5_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x56AA100uww
#define NIC5_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x56AA180uww
#define NIC5_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_10_SPECIAW_BASE 0x56AAE80uww
#define NIC5_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x56AB000uww
#define NIC5_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x56AB080uww
#define NIC5_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x56AB100uww
#define NIC5_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x56AB180uww
#define NIC5_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_11_SPECIAW_BASE 0x56ABE80uww
#define NIC5_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x56AC000uww
#define NIC5_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x56AC080uww
#define NIC5_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x56AC100uww
#define NIC5_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x56AC180uww
#define NIC5_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_12_SPECIAW_BASE 0x56ACE80uww
#define NIC5_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x56AD000uww
#define NIC5_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x56AD080uww
#define NIC5_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x56AD100uww
#define NIC5_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x56AD180uww
#define NIC5_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_13_SPECIAW_BASE 0x56ADE80uww
#define NIC5_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC5_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x56AE000uww
#define NIC5_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC5_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC5_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x56AE080uww
#define NIC5_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC5_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC5_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x56AE100uww
#define NIC5_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC5_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC5_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x56AE180uww
#define NIC5_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC5_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC5_UMW1_14_SPECIAW_BASE 0x56AEE80uww
#define NIC5_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC5_QM_DCCM1_BASE 0x56B0000uww
#define NIC5_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC5_QM_DCCM1_SECTION 0x8000
#define mmNIC5_QM_AWC_AUX1_BASE 0x56B8000uww
#define NIC5_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC5_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC5_QM_AWC_AUX1_SPECIAW_BASE 0x56B8E80uww
#define NIC5_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC5_QM1_BASE 0x56BA000uww
#define NIC5_QM1_MAX_OFFSET 0x1000
#define NIC5_QM1_SECTION 0x9000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x56BA900uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x56BA908uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x56BA910uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x56BA918uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x56BA920uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x56BA928uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x56BA930uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x56BA938uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x56BA940uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x56BA948uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x56BA950uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x56BA958uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x56BA960uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x56BA968uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x56BA970uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC5_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x56BA978uww
#define NIC5_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC5_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC5_QM1_AXUSEW_SECUWED_BASE 0x56BAB00uww
#define NIC5_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC5_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC5_QM1_AXUSEW_NONSECUWED_BASE 0x56BAB80uww
#define NIC5_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC5_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC5_QM1_DBG_HBW_BASE 0x56BAC00uww
#define NIC5_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC5_QM1_DBG_WBW_BASE 0x56BAC80uww
#define NIC5_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC5_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC5_QM1_CGM_BASE 0x56BAD80uww
#define NIC5_QM1_CGM_MAX_OFFSET 0xC000
#define NIC5_QM1_CGM_SECTION 0x1000
#define mmNIC5_QM1_SPECIAW_BASE 0x56BAE80uww
#define NIC5_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QM1_SPECIAW_SECTION 0x4180
#define mmNIC5_QPC1_BASE 0x56BF000uww
#define NIC5_QPC1_MAX_OFFSET 0x1000
#define NIC5_QPC1_SECTION 0x7200
#define mmNIC5_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x56BF720uww
#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x56BF728uww
#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x56BF730uww
#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x56BF738uww
#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x56BF740uww
#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x56BF748uww
#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x56BF750uww
#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x56BF758uww
#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x56BF760uww
#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x56BF768uww
#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x56BF770uww
#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x56BF778uww
#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x56BF780uww
#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x56BF788uww
#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x56BF790uww
#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x56BF798uww
#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x56BF7A0uww
#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x56BF7A8uww
#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x56BF7B0uww
#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x56BF7B8uww
#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x56BF7C0uww
#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x56BF7C8uww
#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x56BF7D0uww
#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x56BF7D8uww
#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x56BF7E0uww
#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x56BF7E8uww
#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x56BF7F0uww
#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x56BF7F8uww
#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x56BF800uww
#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x56BF808uww
#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x56BF810uww
#define NIC5_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC5_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x56BF818uww
#define NIC5_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC5_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC5_QPC1_AXUSEW_CONG_QUE_BASE 0x56BFB80uww
#define NIC5_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_WXWQE_BASE 0x56BFBE0uww
#define NIC5_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x56BFC40uww
#define NIC5_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_DB_FIFO_BASE 0x56BFCA0uww
#define NIC5_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x56BFD00uww
#define NIC5_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_EWW_FIFO_BASE 0x56BFD60uww
#define NIC5_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_QPC_WESP_BASE 0x56BFDC0uww
#define NIC5_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC5_QPC1_AXUSEW_QPC_WEQ_BASE 0x56BFE20uww
#define NIC5_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC5_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC5_QPC1_SPECIAW_BASE 0x56BFE80uww
#define NIC5_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC5_TMW_BASE 0x56C8000uww
#define NIC5_TMW_MAX_OFFSET 0x1000
#define NIC5_TMW_SECTION 0xD600
#define mmNIC5_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x56C8D60uww
#define NIC5_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC5_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC5_TMW_AXUSEW_TMW_FIFO_BASE 0x56C8DC0uww
#define NIC5_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC5_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC5_TMW_AXUSEW_TMW_FSM_BASE 0x56C8E20uww
#define NIC5_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC5_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC5_TMW_SPECIAW_BASE 0x56C8E80uww
#define NIC5_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TMW_SPECIAW_SECTION 0x1800
#define mmNIC5_WXB_COWE_BASE 0x56C9000uww
#define NIC5_WXB_COWE_MAX_OFFSET 0x1000
#define NIC5_WXB_COWE_SECTION 0x6100
#define mmNIC5_WXB_COWE_SCT_AWUSEW_BASE 0x56C9610uww
#define NIC5_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC5_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC5_WXB_COWE_SPECIAW_BASE 0x56C9E80uww
#define NIC5_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC5_WXE0_BASE 0x56CA000uww
#define NIC5_WXE0_MAX_OFFSET 0x1000
#define NIC5_WXE0_SECTION 0x9000
#define mmNIC5_WXE0_WQE_AWUSEW_BASE 0x56CA900uww
#define NIC5_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC5_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC5_WXE0_SPECIAW_BASE 0x56CAE80uww
#define NIC5_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC5_WXE1_BASE 0x56CB000uww
#define NIC5_WXE1_MAX_OFFSET 0x1000
#define NIC5_WXE1_SECTION 0x9000
#define mmNIC5_WXE1_WQE_AWUSEW_BASE 0x56CB900uww
#define NIC5_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC5_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC5_WXE1_SPECIAW_BASE 0x56CBE80uww
#define NIC5_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x56CC000uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x56CC050uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x56CC0A0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x56CC0F0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x56CC140uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x56CC190uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x56CC1E0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x56CC230uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x56CC280uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x56CC2D0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x56CC320uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x56CC370uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x56CC3C0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x56CC410uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x56CC460uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x56CC4B0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x56CC500uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x56CC550uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x56CC5A0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x56CC5F0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x56CC640uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x56CC690uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x56CC6E0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x56CC730uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x56CC780uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x56CC7D0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x56CC820uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x56CC870uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x56CC8C0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x56CC910uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x56CC960uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC5_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x56CC9B0uww
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC5_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC5_WXE0_AXUSEW_SPECIAW_BASE 0x56CCE80uww
#define NIC5_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x56CD000uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x56CD050uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x56CD0A0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x56CD0F0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x56CD140uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x56CD190uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x56CD1E0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x56CD230uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x56CD280uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x56CD2D0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x56CD320uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x56CD370uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x56CD3C0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x56CD410uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x56CD460uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x56CD4B0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x56CD500uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x56CD550uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x56CD5A0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x56CD5F0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x56CD640uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x56CD690uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x56CD6E0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x56CD730uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x56CD780uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x56CD7D0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x56CD820uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x56CD870uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x56CD8C0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x56CD910uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x56CD960uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC5_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x56CD9B0uww
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC5_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC5_WXE1_AXUSEW_SPECIAW_BASE 0x56CDE80uww
#define NIC5_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC5_TXS0_BASE 0x56D0000uww
#define NIC5_TXS0_MAX_OFFSET 0x1000
#define NIC5_TXS0_SECTION 0xE800
#define mmNIC5_TXS0_SPECIAW_BASE 0x56D0E80uww
#define NIC5_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC5_TXS1_BASE 0x56D1000uww
#define NIC5_TXS1_MAX_OFFSET 0x1000
#define NIC5_TXS1_SECTION 0xE800
#define mmNIC5_TXS1_SPECIAW_BASE 0x56D1E80uww
#define NIC5_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC5_TXE0_BASE 0x56D2000uww
#define NIC5_TXE0_MAX_OFFSET 0x1000
#define NIC5_TXE0_SECTION 0xE800
#define mmNIC5_TXE0_SPECIAW_BASE 0x56D2E80uww
#define NIC5_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC5_TXE1_BASE 0x56D3000uww
#define NIC5_TXE1_MAX_OFFSET 0x1000
#define NIC5_TXE1_SECTION 0xE800
#define mmNIC5_TXE1_SPECIAW_BASE 0x56D3E80uww
#define NIC5_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC5_TXB_BASE 0x56D4000uww
#define NIC5_TXB_MAX_OFFSET 0x1000
#define NIC5_TXB_SECTION 0xE800
#define mmNIC5_TXB_SPECIAW_BASE 0x56D4E80uww
#define NIC5_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_TXB_SPECIAW_SECTION 0x1800
#define mmNIC5_MSTW_IF_WW_SHWD_HBW_BASE 0x56D5000uww
#define NIC5_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC5_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC5_MSTW_IF_WW_PWVT_HBW_BASE 0x56D5200uww
#define NIC5_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC5_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC5_MSTW_IF_WW_SHWD_WBW_BASE 0x56D5400uww
#define NIC5_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC5_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC5_MSTW_IF_WW_PWVT_WBW_BASE 0x56D5600uww
#define NIC5_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC5_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC5_MSTW_IF_E2E_CWDT_BASE 0x56D5800uww
#define NIC5_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC5_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC5_MSTW_IF_AXUSEW_BASE 0x56D5A80uww
#define NIC5_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC5_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC5_MSTW_IF_DBG_HBW_BASE 0x56D5B00uww
#define NIC5_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC5_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC5_MSTW_IF_DBG_WBW_BASE 0x56D5B80uww
#define NIC5_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC5_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC5_MSTW_IF_COWE_HBW_BASE 0x56D5C00uww
#define NIC5_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC5_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC5_MSTW_IF_COWE_WBW_BASE 0x56D5D80uww
#define NIC5_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC5_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC5_MSTW_IF_SPECIAW_BASE 0x56D5E80uww
#define NIC5_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC5_TX_AXUSEW_BASE 0x56D6000uww
#define NIC5_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC5_TX_AXUSEW_SECTION 0x2000
#define mmNIC5_SEWDES0_BASE 0x56D8000uww
#define NIC5_SEWDES0_MAX_OFFSET 0x3E40
#define NIC5_SEWDES0_SECTION 0x4000
#define mmNIC5_SEWDES1_BASE 0x56DC000uww
#define NIC5_SEWDES1_MAX_OFFSET 0x3E40
#define NIC5_SEWDES1_SECTION 0x4000
#define mmNIC5_PHY_BASE 0x56E0000uww
#define NIC5_PHY_MAX_OFFSET 0x1000
#define NIC5_PHY_SECTION 0xE800
#define mmNIC5_PHY_SPECIAW_BASE 0x56E0E80uww
#define NIC5_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC5_PHY_SPECIAW_SECTION 0x7180
#define mmPWT5_MAC_AUX_BASE 0x56E8000uww
#define PWT5_MAC_AUX_MAX_OFFSET 0x1000
#define PWT5_MAC_AUX_SECTION 0xE800
#define mmPWT5_MAC_AUX_SPECIAW_BASE 0x56E8E80uww
#define PWT5_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT5_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT5_MAC_COWE_BASE 0x56E9000uww
#define PWT5_MAC_COWE_MAX_OFFSET 0x1000
#define PWT5_MAC_COWE_SECTION 0xE800
#define mmPWT5_MAC_COWE_SPECIAW_BASE 0x56E9E80uww
#define PWT5_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT5_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC5_MAC_WS_FEC_BASE 0x56EA000uww
#define NIC5_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC5_MAC_WS_FEC_SECTION 0x1000
#define mmNIC5_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x56EB000uww
#define NIC5_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC5_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC5_MAC_GWOB_STAT_WX0_BASE 0x56EB100uww
#define NIC5_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC5_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC5_MAC_GWOB_STAT_WX1_BASE 0x56EB18Cuww
#define NIC5_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC5_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC5_MAC_GWOB_STAT_WX2_BASE 0x56EB218uww
#define NIC5_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC5_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC5_MAC_GWOB_STAT_WX3_BASE 0x56EB2A4uww
#define NIC5_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC5_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC5_MAC_GWOB_STAT_TX0_BASE 0x56EB330uww
#define NIC5_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC5_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC5_MAC_GWOB_STAT_TX1_BASE 0x56EB398uww
#define NIC5_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC5_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC5_MAC_GWOB_STAT_TX2_BASE 0x56EB400uww
#define NIC5_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC5_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC5_MAC_GWOB_STAT_TX3_BASE 0x56EB468uww
#define NIC5_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC5_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC5_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x56EB800uww
#define NIC5_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC5_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC5_MAC_CH0_MAC_PCS_BASE 0x56EC000uww
#define NIC5_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC5_MAC_CH0_MAC_128_BASE 0x56EC400uww
#define NIC5_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC5_MAC_CH0_MAC_AN_BASE 0x56EC800uww
#define NIC5_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC5_MAC_CH1_MAC_PCS_BASE 0x56ED000uww
#define NIC5_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC5_MAC_CH1_MAC_128_BASE 0x56ED400uww
#define NIC5_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC5_MAC_CH1_MAC_AN_BASE 0x56ED800uww
#define NIC5_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC5_MAC_CH2_MAC_PCS_BASE 0x56EE000uww
#define NIC5_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC5_MAC_CH2_MAC_128_BASE 0x56EE400uww
#define NIC5_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC5_MAC_CH2_MAC_AN_BASE 0x56EE800uww
#define NIC5_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC5_MAC_CH3_MAC_PCS_BASE 0x56EF000uww
#define NIC5_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC5_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC5_MAC_CH3_MAC_128_BASE 0x56EF400uww
#define NIC5_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC5_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC5_MAC_CH3_MAC_AN_BASE 0x56EF800uww
#define NIC5_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC5_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC6_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5700000uww
#define NIC6_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5700080uww
#define NIC6_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5700100uww
#define NIC6_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5700180uww
#define NIC6_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_0_SPECIAW_BASE 0x5700E80uww
#define NIC6_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5701000uww
#define NIC6_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5701080uww
#define NIC6_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5701100uww
#define NIC6_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5701180uww
#define NIC6_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_1_SPECIAW_BASE 0x5701E80uww
#define NIC6_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5702000uww
#define NIC6_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5702080uww
#define NIC6_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5702100uww
#define NIC6_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5702180uww
#define NIC6_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_2_SPECIAW_BASE 0x5702E80uww
#define NIC6_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5703000uww
#define NIC6_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5703080uww
#define NIC6_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5703100uww
#define NIC6_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5703180uww
#define NIC6_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_3_SPECIAW_BASE 0x5703E80uww
#define NIC6_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5704000uww
#define NIC6_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5704080uww
#define NIC6_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5704100uww
#define NIC6_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5704180uww
#define NIC6_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_4_SPECIAW_BASE 0x5704E80uww
#define NIC6_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5705000uww
#define NIC6_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5705080uww
#define NIC6_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5705100uww
#define NIC6_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5705180uww
#define NIC6_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_5_SPECIAW_BASE 0x5705E80uww
#define NIC6_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5706000uww
#define NIC6_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5706080uww
#define NIC6_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5706100uww
#define NIC6_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5706180uww
#define NIC6_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_6_SPECIAW_BASE 0x5706E80uww
#define NIC6_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5707000uww
#define NIC6_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5707080uww
#define NIC6_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5707100uww
#define NIC6_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5707180uww
#define NIC6_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_7_SPECIAW_BASE 0x5707E80uww
#define NIC6_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5708000uww
#define NIC6_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5708080uww
#define NIC6_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5708100uww
#define NIC6_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5708180uww
#define NIC6_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_8_SPECIAW_BASE 0x5708E80uww
#define NIC6_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5709000uww
#define NIC6_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5709080uww
#define NIC6_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5709100uww
#define NIC6_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5709180uww
#define NIC6_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_9_SPECIAW_BASE 0x5709E80uww
#define NIC6_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x570A000uww
#define NIC6_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x570A080uww
#define NIC6_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x570A100uww
#define NIC6_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x570A180uww
#define NIC6_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_10_SPECIAW_BASE 0x570AE80uww
#define NIC6_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x570B000uww
#define NIC6_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x570B080uww
#define NIC6_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x570B100uww
#define NIC6_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x570B180uww
#define NIC6_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_11_SPECIAW_BASE 0x570BE80uww
#define NIC6_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x570C000uww
#define NIC6_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x570C080uww
#define NIC6_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x570C100uww
#define NIC6_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x570C180uww
#define NIC6_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_12_SPECIAW_BASE 0x570CE80uww
#define NIC6_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x570D000uww
#define NIC6_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x570D080uww
#define NIC6_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x570D100uww
#define NIC6_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x570D180uww
#define NIC6_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_13_SPECIAW_BASE 0x570DE80uww
#define NIC6_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x570E000uww
#define NIC6_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x570E080uww
#define NIC6_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x570E100uww
#define NIC6_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x570E180uww
#define NIC6_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW0_14_SPECIAW_BASE 0x570EE80uww
#define NIC6_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC6_QM_DCCM0_BASE 0x5710000uww
#define NIC6_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC6_QM_DCCM0_SECTION 0x8000
#define mmNIC6_QM_AWC_AUX0_BASE 0x5718000uww
#define NIC6_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC6_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC6_QM_AWC_AUX0_SPECIAW_BASE 0x5718E80uww
#define NIC6_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC6_QM0_BASE 0x571A000uww
#define NIC6_QM0_MAX_OFFSET 0x1000
#define NIC6_QM0_SECTION 0x9000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x571A900uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x571A908uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x571A910uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x571A918uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x571A920uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x571A928uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x571A930uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x571A938uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x571A940uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x571A948uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x571A950uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x571A958uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x571A960uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x571A968uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x571A970uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC6_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x571A978uww
#define NIC6_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC6_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC6_QM0_AXUSEW_SECUWED_BASE 0x571AB00uww
#define NIC6_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC6_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC6_QM0_AXUSEW_NONSECUWED_BASE 0x571AB80uww
#define NIC6_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC6_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC6_QM0_DBG_HBW_BASE 0x571AC00uww
#define NIC6_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC6_QM0_DBG_WBW_BASE 0x571AC80uww
#define NIC6_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC6_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC6_QM0_CGM_BASE 0x571AD80uww
#define NIC6_QM0_CGM_MAX_OFFSET 0xC000
#define NIC6_QM0_CGM_SECTION 0x1000
#define mmNIC6_QM0_SPECIAW_BASE 0x571AE80uww
#define NIC6_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QM0_SPECIAW_SECTION 0x4180
#define mmNIC6_QPC0_BASE 0x571F000uww
#define NIC6_QPC0_MAX_OFFSET 0x1000
#define NIC6_QPC0_SECTION 0x7200
#define mmNIC6_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x571F720uww
#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x571F728uww
#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x571F730uww
#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x571F738uww
#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x571F740uww
#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x571F748uww
#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x571F750uww
#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x571F758uww
#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x571F760uww
#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x571F768uww
#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x571F770uww
#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x571F778uww
#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x571F780uww
#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x571F788uww
#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x571F790uww
#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x571F798uww
#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x571F7A0uww
#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x571F7A8uww
#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x571F7B0uww
#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x571F7B8uww
#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x571F7C0uww
#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x571F7C8uww
#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x571F7D0uww
#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x571F7D8uww
#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x571F7E0uww
#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x571F7E8uww
#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x571F7F0uww
#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x571F7F8uww
#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x571F800uww
#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x571F808uww
#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x571F810uww
#define NIC6_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x571F818uww
#define NIC6_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC6_QPC0_AXUSEW_CONG_QUE_BASE 0x571FB80uww
#define NIC6_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_WXWQE_BASE 0x571FBE0uww
#define NIC6_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x571FC40uww
#define NIC6_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_DB_FIFO_BASE 0x571FCA0uww
#define NIC6_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x571FD00uww
#define NIC6_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_EWW_FIFO_BASE 0x571FD60uww
#define NIC6_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_QPC_WESP_BASE 0x571FDC0uww
#define NIC6_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC6_QPC0_AXUSEW_QPC_WEQ_BASE 0x571FE20uww
#define NIC6_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC6_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC6_QPC0_SPECIAW_BASE 0x571FE80uww
#define NIC6_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5720000uww
#define NIC6_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5720080uww
#define NIC6_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5720100uww
#define NIC6_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5720180uww
#define NIC6_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_0_SPECIAW_BASE 0x5720E80uww
#define NIC6_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5721000uww
#define NIC6_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5721080uww
#define NIC6_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5721100uww
#define NIC6_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5721180uww
#define NIC6_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_1_SPECIAW_BASE 0x5721E80uww
#define NIC6_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5722000uww
#define NIC6_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5722080uww
#define NIC6_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5722100uww
#define NIC6_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5722180uww
#define NIC6_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_2_SPECIAW_BASE 0x5722E80uww
#define NIC6_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5723000uww
#define NIC6_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5723080uww
#define NIC6_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5723100uww
#define NIC6_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5723180uww
#define NIC6_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_3_SPECIAW_BASE 0x5723E80uww
#define NIC6_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5724000uww
#define NIC6_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5724080uww
#define NIC6_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5724100uww
#define NIC6_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5724180uww
#define NIC6_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_4_SPECIAW_BASE 0x5724E80uww
#define NIC6_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5725000uww
#define NIC6_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5725080uww
#define NIC6_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5725100uww
#define NIC6_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5725180uww
#define NIC6_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_5_SPECIAW_BASE 0x5725E80uww
#define NIC6_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5726000uww
#define NIC6_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5726080uww
#define NIC6_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5726100uww
#define NIC6_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5726180uww
#define NIC6_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_6_SPECIAW_BASE 0x5726E80uww
#define NIC6_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5727000uww
#define NIC6_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5727080uww
#define NIC6_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5727100uww
#define NIC6_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5727180uww
#define NIC6_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_7_SPECIAW_BASE 0x5727E80uww
#define NIC6_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5728000uww
#define NIC6_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5728080uww
#define NIC6_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5728100uww
#define NIC6_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5728180uww
#define NIC6_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_8_SPECIAW_BASE 0x5728E80uww
#define NIC6_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5729000uww
#define NIC6_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5729080uww
#define NIC6_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5729100uww
#define NIC6_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5729180uww
#define NIC6_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_9_SPECIAW_BASE 0x5729E80uww
#define NIC6_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x572A000uww
#define NIC6_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x572A080uww
#define NIC6_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x572A100uww
#define NIC6_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x572A180uww
#define NIC6_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_10_SPECIAW_BASE 0x572AE80uww
#define NIC6_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x572B000uww
#define NIC6_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x572B080uww
#define NIC6_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x572B100uww
#define NIC6_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x572B180uww
#define NIC6_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_11_SPECIAW_BASE 0x572BE80uww
#define NIC6_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x572C000uww
#define NIC6_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x572C080uww
#define NIC6_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x572C100uww
#define NIC6_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x572C180uww
#define NIC6_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_12_SPECIAW_BASE 0x572CE80uww
#define NIC6_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x572D000uww
#define NIC6_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x572D080uww
#define NIC6_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x572D100uww
#define NIC6_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x572D180uww
#define NIC6_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_13_SPECIAW_BASE 0x572DE80uww
#define NIC6_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC6_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x572E000uww
#define NIC6_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC6_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC6_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x572E080uww
#define NIC6_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC6_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC6_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x572E100uww
#define NIC6_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC6_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC6_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x572E180uww
#define NIC6_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC6_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC6_UMW1_14_SPECIAW_BASE 0x572EE80uww
#define NIC6_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC6_QM_DCCM1_BASE 0x5730000uww
#define NIC6_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC6_QM_DCCM1_SECTION 0x8000
#define mmNIC6_QM_AWC_AUX1_BASE 0x5738000uww
#define NIC6_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC6_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC6_QM_AWC_AUX1_SPECIAW_BASE 0x5738E80uww
#define NIC6_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC6_QM1_BASE 0x573A000uww
#define NIC6_QM1_MAX_OFFSET 0x1000
#define NIC6_QM1_SECTION 0x9000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x573A900uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x573A908uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x573A910uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x573A918uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x573A920uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x573A928uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x573A930uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x573A938uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x573A940uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x573A948uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x573A950uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x573A958uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x573A960uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x573A968uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x573A970uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC6_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x573A978uww
#define NIC6_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC6_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC6_QM1_AXUSEW_SECUWED_BASE 0x573AB00uww
#define NIC6_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC6_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC6_QM1_AXUSEW_NONSECUWED_BASE 0x573AB80uww
#define NIC6_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC6_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC6_QM1_DBG_HBW_BASE 0x573AC00uww
#define NIC6_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC6_QM1_DBG_WBW_BASE 0x573AC80uww
#define NIC6_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC6_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC6_QM1_CGM_BASE 0x573AD80uww
#define NIC6_QM1_CGM_MAX_OFFSET 0xC000
#define NIC6_QM1_CGM_SECTION 0x1000
#define mmNIC6_QM1_SPECIAW_BASE 0x573AE80uww
#define NIC6_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QM1_SPECIAW_SECTION 0x4180
#define mmNIC6_QPC1_BASE 0x573F000uww
#define NIC6_QPC1_MAX_OFFSET 0x1000
#define NIC6_QPC1_SECTION 0x7200
#define mmNIC6_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x573F720uww
#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x573F728uww
#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x573F730uww
#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x573F738uww
#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x573F740uww
#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x573F748uww
#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x573F750uww
#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x573F758uww
#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x573F760uww
#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x573F768uww
#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x573F770uww
#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x573F778uww
#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x573F780uww
#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x573F788uww
#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x573F790uww
#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x573F798uww
#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x573F7A0uww
#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x573F7A8uww
#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x573F7B0uww
#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x573F7B8uww
#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x573F7C0uww
#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x573F7C8uww
#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x573F7D0uww
#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x573F7D8uww
#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x573F7E0uww
#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x573F7E8uww
#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x573F7F0uww
#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x573F7F8uww
#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x573F800uww
#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x573F808uww
#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x573F810uww
#define NIC6_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC6_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x573F818uww
#define NIC6_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC6_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC6_QPC1_AXUSEW_CONG_QUE_BASE 0x573FB80uww
#define NIC6_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_WXWQE_BASE 0x573FBE0uww
#define NIC6_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x573FC40uww
#define NIC6_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_DB_FIFO_BASE 0x573FCA0uww
#define NIC6_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x573FD00uww
#define NIC6_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_EWW_FIFO_BASE 0x573FD60uww
#define NIC6_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_QPC_WESP_BASE 0x573FDC0uww
#define NIC6_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC6_QPC1_AXUSEW_QPC_WEQ_BASE 0x573FE20uww
#define NIC6_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC6_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC6_QPC1_SPECIAW_BASE 0x573FE80uww
#define NIC6_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC6_TMW_BASE 0x5748000uww
#define NIC6_TMW_MAX_OFFSET 0x1000
#define NIC6_TMW_SECTION 0xD600
#define mmNIC6_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5748D60uww
#define NIC6_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC6_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC6_TMW_AXUSEW_TMW_FIFO_BASE 0x5748DC0uww
#define NIC6_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC6_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC6_TMW_AXUSEW_TMW_FSM_BASE 0x5748E20uww
#define NIC6_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC6_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC6_TMW_SPECIAW_BASE 0x5748E80uww
#define NIC6_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TMW_SPECIAW_SECTION 0x1800
#define mmNIC6_WXB_COWE_BASE 0x5749000uww
#define NIC6_WXB_COWE_MAX_OFFSET 0x1000
#define NIC6_WXB_COWE_SECTION 0x6100
#define mmNIC6_WXB_COWE_SCT_AWUSEW_BASE 0x5749610uww
#define NIC6_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC6_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC6_WXB_COWE_SPECIAW_BASE 0x5749E80uww
#define NIC6_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC6_WXE0_BASE 0x574A000uww
#define NIC6_WXE0_MAX_OFFSET 0x1000
#define NIC6_WXE0_SECTION 0x9000
#define mmNIC6_WXE0_WQE_AWUSEW_BASE 0x574A900uww
#define NIC6_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC6_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC6_WXE0_SPECIAW_BASE 0x574AE80uww
#define NIC6_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC6_WXE1_BASE 0x574B000uww
#define NIC6_WXE1_MAX_OFFSET 0x1000
#define NIC6_WXE1_SECTION 0x9000
#define mmNIC6_WXE1_WQE_AWUSEW_BASE 0x574B900uww
#define NIC6_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC6_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC6_WXE1_SPECIAW_BASE 0x574BE80uww
#define NIC6_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x574C000uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x574C050uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x574C0A0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x574C0F0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x574C140uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x574C190uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x574C1E0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x574C230uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x574C280uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x574C2D0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x574C320uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x574C370uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x574C3C0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x574C410uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x574C460uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x574C4B0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x574C500uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x574C550uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x574C5A0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x574C5F0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x574C640uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x574C690uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x574C6E0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x574C730uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x574C780uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x574C7D0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x574C820uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x574C870uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x574C8C0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x574C910uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x574C960uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC6_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x574C9B0uww
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC6_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC6_WXE0_AXUSEW_SPECIAW_BASE 0x574CE80uww
#define NIC6_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x574D000uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x574D050uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x574D0A0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x574D0F0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x574D140uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x574D190uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x574D1E0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x574D230uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x574D280uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x574D2D0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x574D320uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x574D370uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x574D3C0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x574D410uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x574D460uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x574D4B0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x574D500uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x574D550uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x574D5A0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x574D5F0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x574D640uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x574D690uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x574D6E0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x574D730uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x574D780uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x574D7D0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x574D820uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x574D870uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x574D8C0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x574D910uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x574D960uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC6_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x574D9B0uww
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC6_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC6_WXE1_AXUSEW_SPECIAW_BASE 0x574DE80uww
#define NIC6_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC6_TXS0_BASE 0x5750000uww
#define NIC6_TXS0_MAX_OFFSET 0x1000
#define NIC6_TXS0_SECTION 0xE800
#define mmNIC6_TXS0_SPECIAW_BASE 0x5750E80uww
#define NIC6_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC6_TXS1_BASE 0x5751000uww
#define NIC6_TXS1_MAX_OFFSET 0x1000
#define NIC6_TXS1_SECTION 0xE800
#define mmNIC6_TXS1_SPECIAW_BASE 0x5751E80uww
#define NIC6_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC6_TXE0_BASE 0x5752000uww
#define NIC6_TXE0_MAX_OFFSET 0x1000
#define NIC6_TXE0_SECTION 0xE800
#define mmNIC6_TXE0_SPECIAW_BASE 0x5752E80uww
#define NIC6_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC6_TXE1_BASE 0x5753000uww
#define NIC6_TXE1_MAX_OFFSET 0x1000
#define NIC6_TXE1_SECTION 0xE800
#define mmNIC6_TXE1_SPECIAW_BASE 0x5753E80uww
#define NIC6_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC6_TXB_BASE 0x5754000uww
#define NIC6_TXB_MAX_OFFSET 0x1000
#define NIC6_TXB_SECTION 0xE800
#define mmNIC6_TXB_SPECIAW_BASE 0x5754E80uww
#define NIC6_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_TXB_SPECIAW_SECTION 0x1800
#define mmNIC6_MSTW_IF_WW_SHWD_HBW_BASE 0x5755000uww
#define NIC6_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC6_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC6_MSTW_IF_WW_PWVT_HBW_BASE 0x5755200uww
#define NIC6_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC6_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC6_MSTW_IF_WW_SHWD_WBW_BASE 0x5755400uww
#define NIC6_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC6_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC6_MSTW_IF_WW_PWVT_WBW_BASE 0x5755600uww
#define NIC6_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC6_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC6_MSTW_IF_E2E_CWDT_BASE 0x5755800uww
#define NIC6_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC6_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC6_MSTW_IF_AXUSEW_BASE 0x5755A80uww
#define NIC6_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC6_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC6_MSTW_IF_DBG_HBW_BASE 0x5755B00uww
#define NIC6_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC6_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC6_MSTW_IF_DBG_WBW_BASE 0x5755B80uww
#define NIC6_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC6_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC6_MSTW_IF_COWE_HBW_BASE 0x5755C00uww
#define NIC6_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC6_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC6_MSTW_IF_COWE_WBW_BASE 0x5755D80uww
#define NIC6_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC6_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC6_MSTW_IF_SPECIAW_BASE 0x5755E80uww
#define NIC6_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC6_TX_AXUSEW_BASE 0x5756000uww
#define NIC6_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC6_TX_AXUSEW_SECTION 0x2000
#define mmNIC6_SEWDES0_BASE 0x5758000uww
#define NIC6_SEWDES0_MAX_OFFSET 0x3E40
#define NIC6_SEWDES0_SECTION 0x4000
#define mmNIC6_SEWDES1_BASE 0x575C000uww
#define NIC6_SEWDES1_MAX_OFFSET 0x3E40
#define NIC6_SEWDES1_SECTION 0x4000
#define mmNIC6_PHY_BASE 0x5760000uww
#define NIC6_PHY_MAX_OFFSET 0x1000
#define NIC6_PHY_SECTION 0xE800
#define mmNIC6_PHY_SPECIAW_BASE 0x5760E80uww
#define NIC6_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC6_PHY_SPECIAW_SECTION 0x7180
#define mmPWT6_MAC_AUX_BASE 0x5768000uww
#define PWT6_MAC_AUX_MAX_OFFSET 0x1000
#define PWT6_MAC_AUX_SECTION 0xE800
#define mmPWT6_MAC_AUX_SPECIAW_BASE 0x5768E80uww
#define PWT6_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT6_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT6_MAC_COWE_BASE 0x5769000uww
#define PWT6_MAC_COWE_MAX_OFFSET 0x1000
#define PWT6_MAC_COWE_SECTION 0xE800
#define mmPWT6_MAC_COWE_SPECIAW_BASE 0x5769E80uww
#define PWT6_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT6_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC6_MAC_WS_FEC_BASE 0x576A000uww
#define NIC6_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC6_MAC_WS_FEC_SECTION 0x1000
#define mmNIC6_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x576B000uww
#define NIC6_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC6_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC6_MAC_GWOB_STAT_WX0_BASE 0x576B100uww
#define NIC6_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC6_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC6_MAC_GWOB_STAT_WX1_BASE 0x576B18Cuww
#define NIC6_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC6_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC6_MAC_GWOB_STAT_WX2_BASE 0x576B218uww
#define NIC6_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC6_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC6_MAC_GWOB_STAT_WX3_BASE 0x576B2A4uww
#define NIC6_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC6_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC6_MAC_GWOB_STAT_TX0_BASE 0x576B330uww
#define NIC6_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC6_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC6_MAC_GWOB_STAT_TX1_BASE 0x576B398uww
#define NIC6_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC6_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC6_MAC_GWOB_STAT_TX2_BASE 0x576B400uww
#define NIC6_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC6_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC6_MAC_GWOB_STAT_TX3_BASE 0x576B468uww
#define NIC6_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC6_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC6_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x576B800uww
#define NIC6_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC6_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC6_MAC_CH0_MAC_PCS_BASE 0x576C000uww
#define NIC6_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC6_MAC_CH0_MAC_128_BASE 0x576C400uww
#define NIC6_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC6_MAC_CH0_MAC_AN_BASE 0x576C800uww
#define NIC6_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC6_MAC_CH1_MAC_PCS_BASE 0x576D000uww
#define NIC6_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC6_MAC_CH1_MAC_128_BASE 0x576D400uww
#define NIC6_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC6_MAC_CH1_MAC_AN_BASE 0x576D800uww
#define NIC6_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC6_MAC_CH2_MAC_PCS_BASE 0x576E000uww
#define NIC6_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC6_MAC_CH2_MAC_128_BASE 0x576E400uww
#define NIC6_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC6_MAC_CH2_MAC_AN_BASE 0x576E800uww
#define NIC6_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC6_MAC_CH3_MAC_PCS_BASE 0x576F000uww
#define NIC6_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC6_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC6_MAC_CH3_MAC_128_BASE 0x576F400uww
#define NIC6_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC6_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC6_MAC_CH3_MAC_AN_BASE 0x576F800uww
#define NIC6_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC6_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC7_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5780000uww
#define NIC7_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5780080uww
#define NIC7_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5780100uww
#define NIC7_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5780180uww
#define NIC7_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_0_SPECIAW_BASE 0x5780E80uww
#define NIC7_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5781000uww
#define NIC7_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5781080uww
#define NIC7_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5781100uww
#define NIC7_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5781180uww
#define NIC7_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_1_SPECIAW_BASE 0x5781E80uww
#define NIC7_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5782000uww
#define NIC7_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5782080uww
#define NIC7_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5782100uww
#define NIC7_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5782180uww
#define NIC7_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_2_SPECIAW_BASE 0x5782E80uww
#define NIC7_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5783000uww
#define NIC7_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5783080uww
#define NIC7_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5783100uww
#define NIC7_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5783180uww
#define NIC7_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_3_SPECIAW_BASE 0x5783E80uww
#define NIC7_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5784000uww
#define NIC7_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5784080uww
#define NIC7_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5784100uww
#define NIC7_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5784180uww
#define NIC7_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_4_SPECIAW_BASE 0x5784E80uww
#define NIC7_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5785000uww
#define NIC7_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5785080uww
#define NIC7_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5785100uww
#define NIC7_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5785180uww
#define NIC7_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_5_SPECIAW_BASE 0x5785E80uww
#define NIC7_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5786000uww
#define NIC7_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5786080uww
#define NIC7_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5786100uww
#define NIC7_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5786180uww
#define NIC7_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_6_SPECIAW_BASE 0x5786E80uww
#define NIC7_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5787000uww
#define NIC7_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5787080uww
#define NIC7_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5787100uww
#define NIC7_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5787180uww
#define NIC7_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_7_SPECIAW_BASE 0x5787E80uww
#define NIC7_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5788000uww
#define NIC7_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5788080uww
#define NIC7_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5788100uww
#define NIC7_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5788180uww
#define NIC7_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_8_SPECIAW_BASE 0x5788E80uww
#define NIC7_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5789000uww
#define NIC7_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5789080uww
#define NIC7_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5789100uww
#define NIC7_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5789180uww
#define NIC7_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_9_SPECIAW_BASE 0x5789E80uww
#define NIC7_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x578A000uww
#define NIC7_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x578A080uww
#define NIC7_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x578A100uww
#define NIC7_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x578A180uww
#define NIC7_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_10_SPECIAW_BASE 0x578AE80uww
#define NIC7_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x578B000uww
#define NIC7_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x578B080uww
#define NIC7_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x578B100uww
#define NIC7_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x578B180uww
#define NIC7_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_11_SPECIAW_BASE 0x578BE80uww
#define NIC7_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x578C000uww
#define NIC7_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x578C080uww
#define NIC7_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x578C100uww
#define NIC7_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x578C180uww
#define NIC7_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_12_SPECIAW_BASE 0x578CE80uww
#define NIC7_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x578D000uww
#define NIC7_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x578D080uww
#define NIC7_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x578D100uww
#define NIC7_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x578D180uww
#define NIC7_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_13_SPECIAW_BASE 0x578DE80uww
#define NIC7_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x578E000uww
#define NIC7_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x578E080uww
#define NIC7_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x578E100uww
#define NIC7_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x578E180uww
#define NIC7_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW0_14_SPECIAW_BASE 0x578EE80uww
#define NIC7_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC7_QM_DCCM0_BASE 0x5790000uww
#define NIC7_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC7_QM_DCCM0_SECTION 0x8000
#define mmNIC7_QM_AWC_AUX0_BASE 0x5798000uww
#define NIC7_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC7_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC7_QM_AWC_AUX0_SPECIAW_BASE 0x5798E80uww
#define NIC7_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC7_QM0_BASE 0x579A000uww
#define NIC7_QM0_MAX_OFFSET 0x1000
#define NIC7_QM0_SECTION 0x9000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x579A900uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x579A908uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x579A910uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x579A918uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x579A920uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x579A928uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x579A930uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x579A938uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x579A940uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x579A948uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x579A950uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x579A958uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x579A960uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x579A968uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x579A970uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC7_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x579A978uww
#define NIC7_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC7_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC7_QM0_AXUSEW_SECUWED_BASE 0x579AB00uww
#define NIC7_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC7_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC7_QM0_AXUSEW_NONSECUWED_BASE 0x579AB80uww
#define NIC7_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC7_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC7_QM0_DBG_HBW_BASE 0x579AC00uww
#define NIC7_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC7_QM0_DBG_WBW_BASE 0x579AC80uww
#define NIC7_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC7_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC7_QM0_CGM_BASE 0x579AD80uww
#define NIC7_QM0_CGM_MAX_OFFSET 0xC000
#define NIC7_QM0_CGM_SECTION 0x1000
#define mmNIC7_QM0_SPECIAW_BASE 0x579AE80uww
#define NIC7_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QM0_SPECIAW_SECTION 0x4180
#define mmNIC7_QPC0_BASE 0x579F000uww
#define NIC7_QPC0_MAX_OFFSET 0x1000
#define NIC7_QPC0_SECTION 0x7200
#define mmNIC7_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x579F720uww
#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x579F728uww
#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x579F730uww
#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x579F738uww
#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x579F740uww
#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x579F748uww
#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x579F750uww
#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x579F758uww
#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x579F760uww
#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x579F768uww
#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x579F770uww
#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x579F778uww
#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x579F780uww
#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x579F788uww
#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x579F790uww
#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x579F798uww
#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x579F7A0uww
#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x579F7A8uww
#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x579F7B0uww
#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x579F7B8uww
#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x579F7C0uww
#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x579F7C8uww
#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x579F7D0uww
#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x579F7D8uww
#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x579F7E0uww
#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x579F7E8uww
#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x579F7F0uww
#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x579F7F8uww
#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x579F800uww
#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x579F808uww
#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x579F810uww
#define NIC7_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x579F818uww
#define NIC7_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC7_QPC0_AXUSEW_CONG_QUE_BASE 0x579FB80uww
#define NIC7_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_WXWQE_BASE 0x579FBE0uww
#define NIC7_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x579FC40uww
#define NIC7_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_DB_FIFO_BASE 0x579FCA0uww
#define NIC7_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x579FD00uww
#define NIC7_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_EWW_FIFO_BASE 0x579FD60uww
#define NIC7_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_QPC_WESP_BASE 0x579FDC0uww
#define NIC7_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC7_QPC0_AXUSEW_QPC_WEQ_BASE 0x579FE20uww
#define NIC7_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC7_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC7_QPC0_SPECIAW_BASE 0x579FE80uww
#define NIC7_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x57A0000uww
#define NIC7_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x57A0080uww
#define NIC7_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x57A0100uww
#define NIC7_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x57A0180uww
#define NIC7_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_0_SPECIAW_BASE 0x57A0E80uww
#define NIC7_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x57A1000uww
#define NIC7_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x57A1080uww
#define NIC7_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x57A1100uww
#define NIC7_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x57A1180uww
#define NIC7_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_1_SPECIAW_BASE 0x57A1E80uww
#define NIC7_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x57A2000uww
#define NIC7_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x57A2080uww
#define NIC7_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x57A2100uww
#define NIC7_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x57A2180uww
#define NIC7_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_2_SPECIAW_BASE 0x57A2E80uww
#define NIC7_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x57A3000uww
#define NIC7_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x57A3080uww
#define NIC7_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x57A3100uww
#define NIC7_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x57A3180uww
#define NIC7_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_3_SPECIAW_BASE 0x57A3E80uww
#define NIC7_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x57A4000uww
#define NIC7_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x57A4080uww
#define NIC7_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x57A4100uww
#define NIC7_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x57A4180uww
#define NIC7_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_4_SPECIAW_BASE 0x57A4E80uww
#define NIC7_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x57A5000uww
#define NIC7_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x57A5080uww
#define NIC7_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x57A5100uww
#define NIC7_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x57A5180uww
#define NIC7_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_5_SPECIAW_BASE 0x57A5E80uww
#define NIC7_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x57A6000uww
#define NIC7_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x57A6080uww
#define NIC7_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x57A6100uww
#define NIC7_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x57A6180uww
#define NIC7_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_6_SPECIAW_BASE 0x57A6E80uww
#define NIC7_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x57A7000uww
#define NIC7_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x57A7080uww
#define NIC7_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x57A7100uww
#define NIC7_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x57A7180uww
#define NIC7_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_7_SPECIAW_BASE 0x57A7E80uww
#define NIC7_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x57A8000uww
#define NIC7_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x57A8080uww
#define NIC7_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x57A8100uww
#define NIC7_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x57A8180uww
#define NIC7_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_8_SPECIAW_BASE 0x57A8E80uww
#define NIC7_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x57A9000uww
#define NIC7_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x57A9080uww
#define NIC7_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x57A9100uww
#define NIC7_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x57A9180uww
#define NIC7_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_9_SPECIAW_BASE 0x57A9E80uww
#define NIC7_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x57AA000uww
#define NIC7_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x57AA080uww
#define NIC7_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x57AA100uww
#define NIC7_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x57AA180uww
#define NIC7_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_10_SPECIAW_BASE 0x57AAE80uww
#define NIC7_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x57AB000uww
#define NIC7_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x57AB080uww
#define NIC7_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x57AB100uww
#define NIC7_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x57AB180uww
#define NIC7_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_11_SPECIAW_BASE 0x57ABE80uww
#define NIC7_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x57AC000uww
#define NIC7_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x57AC080uww
#define NIC7_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x57AC100uww
#define NIC7_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x57AC180uww
#define NIC7_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_12_SPECIAW_BASE 0x57ACE80uww
#define NIC7_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x57AD000uww
#define NIC7_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x57AD080uww
#define NIC7_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x57AD100uww
#define NIC7_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x57AD180uww
#define NIC7_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_13_SPECIAW_BASE 0x57ADE80uww
#define NIC7_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC7_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x57AE000uww
#define NIC7_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC7_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC7_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x57AE080uww
#define NIC7_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC7_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC7_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x57AE100uww
#define NIC7_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC7_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC7_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x57AE180uww
#define NIC7_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC7_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC7_UMW1_14_SPECIAW_BASE 0x57AEE80uww
#define NIC7_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC7_QM_DCCM1_BASE 0x57B0000uww
#define NIC7_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC7_QM_DCCM1_SECTION 0x8000
#define mmNIC7_QM_AWC_AUX1_BASE 0x57B8000uww
#define NIC7_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC7_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC7_QM_AWC_AUX1_SPECIAW_BASE 0x57B8E80uww
#define NIC7_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC7_QM1_BASE 0x57BA000uww
#define NIC7_QM1_MAX_OFFSET 0x1000
#define NIC7_QM1_SECTION 0x9000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x57BA900uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x57BA908uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x57BA910uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x57BA918uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x57BA920uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x57BA928uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x57BA930uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x57BA938uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x57BA940uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x57BA948uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x57BA950uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x57BA958uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x57BA960uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x57BA968uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x57BA970uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC7_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x57BA978uww
#define NIC7_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC7_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC7_QM1_AXUSEW_SECUWED_BASE 0x57BAB00uww
#define NIC7_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC7_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC7_QM1_AXUSEW_NONSECUWED_BASE 0x57BAB80uww
#define NIC7_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC7_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC7_QM1_DBG_HBW_BASE 0x57BAC00uww
#define NIC7_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC7_QM1_DBG_WBW_BASE 0x57BAC80uww
#define NIC7_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC7_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC7_QM1_CGM_BASE 0x57BAD80uww
#define NIC7_QM1_CGM_MAX_OFFSET 0xC000
#define NIC7_QM1_CGM_SECTION 0x1000
#define mmNIC7_QM1_SPECIAW_BASE 0x57BAE80uww
#define NIC7_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QM1_SPECIAW_SECTION 0x4180
#define mmNIC7_QPC1_BASE 0x57BF000uww
#define NIC7_QPC1_MAX_OFFSET 0x1000
#define NIC7_QPC1_SECTION 0x7200
#define mmNIC7_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x57BF720uww
#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x57BF728uww
#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x57BF730uww
#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x57BF738uww
#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x57BF740uww
#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x57BF748uww
#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x57BF750uww
#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x57BF758uww
#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x57BF760uww
#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x57BF768uww
#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x57BF770uww
#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x57BF778uww
#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x57BF780uww
#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x57BF788uww
#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x57BF790uww
#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x57BF798uww
#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x57BF7A0uww
#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x57BF7A8uww
#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x57BF7B0uww
#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x57BF7B8uww
#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x57BF7C0uww
#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x57BF7C8uww
#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x57BF7D0uww
#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x57BF7D8uww
#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x57BF7E0uww
#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x57BF7E8uww
#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x57BF7F0uww
#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x57BF7F8uww
#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x57BF800uww
#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x57BF808uww
#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x57BF810uww
#define NIC7_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC7_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x57BF818uww
#define NIC7_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC7_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC7_QPC1_AXUSEW_CONG_QUE_BASE 0x57BFB80uww
#define NIC7_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_WXWQE_BASE 0x57BFBE0uww
#define NIC7_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x57BFC40uww
#define NIC7_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_DB_FIFO_BASE 0x57BFCA0uww
#define NIC7_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x57BFD00uww
#define NIC7_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_EWW_FIFO_BASE 0x57BFD60uww
#define NIC7_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_QPC_WESP_BASE 0x57BFDC0uww
#define NIC7_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC7_QPC1_AXUSEW_QPC_WEQ_BASE 0x57BFE20uww
#define NIC7_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC7_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC7_QPC1_SPECIAW_BASE 0x57BFE80uww
#define NIC7_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC7_TMW_BASE 0x57C8000uww
#define NIC7_TMW_MAX_OFFSET 0x1000
#define NIC7_TMW_SECTION 0xD600
#define mmNIC7_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x57C8D60uww
#define NIC7_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC7_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC7_TMW_AXUSEW_TMW_FIFO_BASE 0x57C8DC0uww
#define NIC7_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC7_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC7_TMW_AXUSEW_TMW_FSM_BASE 0x57C8E20uww
#define NIC7_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC7_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC7_TMW_SPECIAW_BASE 0x57C8E80uww
#define NIC7_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TMW_SPECIAW_SECTION 0x1800
#define mmNIC7_WXB_COWE_BASE 0x57C9000uww
#define NIC7_WXB_COWE_MAX_OFFSET 0x1000
#define NIC7_WXB_COWE_SECTION 0x6100
#define mmNIC7_WXB_COWE_SCT_AWUSEW_BASE 0x57C9610uww
#define NIC7_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC7_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC7_WXB_COWE_SPECIAW_BASE 0x57C9E80uww
#define NIC7_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC7_WXE0_BASE 0x57CA000uww
#define NIC7_WXE0_MAX_OFFSET 0x1000
#define NIC7_WXE0_SECTION 0x9000
#define mmNIC7_WXE0_WQE_AWUSEW_BASE 0x57CA900uww
#define NIC7_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC7_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC7_WXE0_SPECIAW_BASE 0x57CAE80uww
#define NIC7_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC7_WXE1_BASE 0x57CB000uww
#define NIC7_WXE1_MAX_OFFSET 0x1000
#define NIC7_WXE1_SECTION 0x9000
#define mmNIC7_WXE1_WQE_AWUSEW_BASE 0x57CB900uww
#define NIC7_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC7_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC7_WXE1_SPECIAW_BASE 0x57CBE80uww
#define NIC7_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x57CC000uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x57CC050uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x57CC0A0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x57CC0F0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x57CC140uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x57CC190uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x57CC1E0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x57CC230uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x57CC280uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x57CC2D0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x57CC320uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x57CC370uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x57CC3C0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x57CC410uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x57CC460uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x57CC4B0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x57CC500uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x57CC550uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x57CC5A0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x57CC5F0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x57CC640uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x57CC690uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x57CC6E0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x57CC730uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x57CC780uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x57CC7D0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x57CC820uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x57CC870uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x57CC8C0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x57CC910uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x57CC960uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC7_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x57CC9B0uww
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC7_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC7_WXE0_AXUSEW_SPECIAW_BASE 0x57CCE80uww
#define NIC7_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x57CD000uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x57CD050uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x57CD0A0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x57CD0F0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x57CD140uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x57CD190uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x57CD1E0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x57CD230uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x57CD280uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x57CD2D0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x57CD320uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x57CD370uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x57CD3C0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x57CD410uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x57CD460uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x57CD4B0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x57CD500uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x57CD550uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x57CD5A0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x57CD5F0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x57CD640uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x57CD690uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x57CD6E0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x57CD730uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x57CD780uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x57CD7D0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x57CD820uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x57CD870uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x57CD8C0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x57CD910uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x57CD960uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC7_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x57CD9B0uww
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC7_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC7_WXE1_AXUSEW_SPECIAW_BASE 0x57CDE80uww
#define NIC7_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC7_TXS0_BASE 0x57D0000uww
#define NIC7_TXS0_MAX_OFFSET 0x1000
#define NIC7_TXS0_SECTION 0xE800
#define mmNIC7_TXS0_SPECIAW_BASE 0x57D0E80uww
#define NIC7_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC7_TXS1_BASE 0x57D1000uww
#define NIC7_TXS1_MAX_OFFSET 0x1000
#define NIC7_TXS1_SECTION 0xE800
#define mmNIC7_TXS1_SPECIAW_BASE 0x57D1E80uww
#define NIC7_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC7_TXE0_BASE 0x57D2000uww
#define NIC7_TXE0_MAX_OFFSET 0x1000
#define NIC7_TXE0_SECTION 0xE800
#define mmNIC7_TXE0_SPECIAW_BASE 0x57D2E80uww
#define NIC7_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC7_TXE1_BASE 0x57D3000uww
#define NIC7_TXE1_MAX_OFFSET 0x1000
#define NIC7_TXE1_SECTION 0xE800
#define mmNIC7_TXE1_SPECIAW_BASE 0x57D3E80uww
#define NIC7_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC7_TXB_BASE 0x57D4000uww
#define NIC7_TXB_MAX_OFFSET 0x1000
#define NIC7_TXB_SECTION 0xE800
#define mmNIC7_TXB_SPECIAW_BASE 0x57D4E80uww
#define NIC7_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_TXB_SPECIAW_SECTION 0x1800
#define mmNIC7_MSTW_IF_WW_SHWD_HBW_BASE 0x57D5000uww
#define NIC7_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC7_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC7_MSTW_IF_WW_PWVT_HBW_BASE 0x57D5200uww
#define NIC7_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC7_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC7_MSTW_IF_WW_SHWD_WBW_BASE 0x57D5400uww
#define NIC7_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC7_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC7_MSTW_IF_WW_PWVT_WBW_BASE 0x57D5600uww
#define NIC7_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC7_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC7_MSTW_IF_E2E_CWDT_BASE 0x57D5800uww
#define NIC7_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC7_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC7_MSTW_IF_AXUSEW_BASE 0x57D5A80uww
#define NIC7_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC7_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC7_MSTW_IF_DBG_HBW_BASE 0x57D5B00uww
#define NIC7_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC7_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC7_MSTW_IF_DBG_WBW_BASE 0x57D5B80uww
#define NIC7_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC7_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC7_MSTW_IF_COWE_HBW_BASE 0x57D5C00uww
#define NIC7_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC7_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC7_MSTW_IF_COWE_WBW_BASE 0x57D5D80uww
#define NIC7_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC7_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC7_MSTW_IF_SPECIAW_BASE 0x57D5E80uww
#define NIC7_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC7_TX_AXUSEW_BASE 0x57D6000uww
#define NIC7_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC7_TX_AXUSEW_SECTION 0x2000
#define mmNIC7_SEWDES0_BASE 0x57D8000uww
#define NIC7_SEWDES0_MAX_OFFSET 0x3E40
#define NIC7_SEWDES0_SECTION 0x4000
#define mmNIC7_SEWDES1_BASE 0x57DC000uww
#define NIC7_SEWDES1_MAX_OFFSET 0x3E40
#define NIC7_SEWDES1_SECTION 0x4000
#define mmNIC7_PHY_BASE 0x57E0000uww
#define NIC7_PHY_MAX_OFFSET 0x1000
#define NIC7_PHY_SECTION 0xE800
#define mmNIC7_PHY_SPECIAW_BASE 0x57E0E80uww
#define NIC7_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC7_PHY_SPECIAW_SECTION 0x7180
#define mmPWT7_MAC_AUX_BASE 0x57E8000uww
#define PWT7_MAC_AUX_MAX_OFFSET 0x1000
#define PWT7_MAC_AUX_SECTION 0xE800
#define mmPWT7_MAC_AUX_SPECIAW_BASE 0x57E8E80uww
#define PWT7_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT7_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT7_MAC_COWE_BASE 0x57E9000uww
#define PWT7_MAC_COWE_MAX_OFFSET 0x1000
#define PWT7_MAC_COWE_SECTION 0xE800
#define mmPWT7_MAC_COWE_SPECIAW_BASE 0x57E9E80uww
#define PWT7_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT7_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC7_MAC_WS_FEC_BASE 0x57EA000uww
#define NIC7_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC7_MAC_WS_FEC_SECTION 0x1000
#define mmNIC7_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x57EB000uww
#define NIC7_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC7_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC7_MAC_GWOB_STAT_WX0_BASE 0x57EB100uww
#define NIC7_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC7_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC7_MAC_GWOB_STAT_WX1_BASE 0x57EB18Cuww
#define NIC7_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC7_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC7_MAC_GWOB_STAT_WX2_BASE 0x57EB218uww
#define NIC7_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC7_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC7_MAC_GWOB_STAT_WX3_BASE 0x57EB2A4uww
#define NIC7_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC7_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC7_MAC_GWOB_STAT_TX0_BASE 0x57EB330uww
#define NIC7_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC7_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC7_MAC_GWOB_STAT_TX1_BASE 0x57EB398uww
#define NIC7_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC7_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC7_MAC_GWOB_STAT_TX2_BASE 0x57EB400uww
#define NIC7_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC7_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC7_MAC_GWOB_STAT_TX3_BASE 0x57EB468uww
#define NIC7_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC7_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC7_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x57EB800uww
#define NIC7_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC7_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC7_MAC_CH0_MAC_PCS_BASE 0x57EC000uww
#define NIC7_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC7_MAC_CH0_MAC_128_BASE 0x57EC400uww
#define NIC7_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC7_MAC_CH0_MAC_AN_BASE 0x57EC800uww
#define NIC7_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC7_MAC_CH1_MAC_PCS_BASE 0x57ED000uww
#define NIC7_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC7_MAC_CH1_MAC_128_BASE 0x57ED400uww
#define NIC7_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC7_MAC_CH1_MAC_AN_BASE 0x57ED800uww
#define NIC7_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC7_MAC_CH2_MAC_PCS_BASE 0x57EE000uww
#define NIC7_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC7_MAC_CH2_MAC_128_BASE 0x57EE400uww
#define NIC7_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC7_MAC_CH2_MAC_AN_BASE 0x57EE800uww
#define NIC7_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC7_MAC_CH3_MAC_PCS_BASE 0x57EF000uww
#define NIC7_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC7_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC7_MAC_CH3_MAC_128_BASE 0x57EF400uww
#define NIC7_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC7_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC7_MAC_CH3_MAC_AN_BASE 0x57EF800uww
#define NIC7_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC7_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC8_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5800000uww
#define NIC8_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5800080uww
#define NIC8_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5800100uww
#define NIC8_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5800180uww
#define NIC8_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_0_SPECIAW_BASE 0x5800E80uww
#define NIC8_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5801000uww
#define NIC8_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5801080uww
#define NIC8_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5801100uww
#define NIC8_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5801180uww
#define NIC8_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_1_SPECIAW_BASE 0x5801E80uww
#define NIC8_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5802000uww
#define NIC8_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5802080uww
#define NIC8_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5802100uww
#define NIC8_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5802180uww
#define NIC8_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_2_SPECIAW_BASE 0x5802E80uww
#define NIC8_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5803000uww
#define NIC8_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5803080uww
#define NIC8_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5803100uww
#define NIC8_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5803180uww
#define NIC8_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_3_SPECIAW_BASE 0x5803E80uww
#define NIC8_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5804000uww
#define NIC8_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5804080uww
#define NIC8_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5804100uww
#define NIC8_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5804180uww
#define NIC8_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_4_SPECIAW_BASE 0x5804E80uww
#define NIC8_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5805000uww
#define NIC8_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5805080uww
#define NIC8_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5805100uww
#define NIC8_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5805180uww
#define NIC8_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_5_SPECIAW_BASE 0x5805E80uww
#define NIC8_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5806000uww
#define NIC8_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5806080uww
#define NIC8_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5806100uww
#define NIC8_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5806180uww
#define NIC8_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_6_SPECIAW_BASE 0x5806E80uww
#define NIC8_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5807000uww
#define NIC8_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5807080uww
#define NIC8_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5807100uww
#define NIC8_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5807180uww
#define NIC8_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_7_SPECIAW_BASE 0x5807E80uww
#define NIC8_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5808000uww
#define NIC8_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5808080uww
#define NIC8_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5808100uww
#define NIC8_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5808180uww
#define NIC8_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_8_SPECIAW_BASE 0x5808E80uww
#define NIC8_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5809000uww
#define NIC8_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5809080uww
#define NIC8_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5809100uww
#define NIC8_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5809180uww
#define NIC8_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_9_SPECIAW_BASE 0x5809E80uww
#define NIC8_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x580A000uww
#define NIC8_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x580A080uww
#define NIC8_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x580A100uww
#define NIC8_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x580A180uww
#define NIC8_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_10_SPECIAW_BASE 0x580AE80uww
#define NIC8_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x580B000uww
#define NIC8_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x580B080uww
#define NIC8_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x580B100uww
#define NIC8_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x580B180uww
#define NIC8_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_11_SPECIAW_BASE 0x580BE80uww
#define NIC8_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x580C000uww
#define NIC8_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x580C080uww
#define NIC8_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x580C100uww
#define NIC8_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x580C180uww
#define NIC8_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_12_SPECIAW_BASE 0x580CE80uww
#define NIC8_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x580D000uww
#define NIC8_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x580D080uww
#define NIC8_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x580D100uww
#define NIC8_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x580D180uww
#define NIC8_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_13_SPECIAW_BASE 0x580DE80uww
#define NIC8_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x580E000uww
#define NIC8_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x580E080uww
#define NIC8_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x580E100uww
#define NIC8_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x580E180uww
#define NIC8_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW0_14_SPECIAW_BASE 0x580EE80uww
#define NIC8_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC8_QM_DCCM0_BASE 0x5810000uww
#define NIC8_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC8_QM_DCCM0_SECTION 0x8000
#define mmNIC8_QM_AWC_AUX0_BASE 0x5818000uww
#define NIC8_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC8_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC8_QM_AWC_AUX0_SPECIAW_BASE 0x5818E80uww
#define NIC8_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC8_QM0_BASE 0x581A000uww
#define NIC8_QM0_MAX_OFFSET 0x1000
#define NIC8_QM0_SECTION 0x9000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x581A900uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x581A908uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x581A910uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x581A918uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x581A920uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x581A928uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x581A930uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x581A938uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x581A940uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x581A948uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x581A950uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x581A958uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x581A960uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x581A968uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x581A970uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC8_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x581A978uww
#define NIC8_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC8_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC8_QM0_AXUSEW_SECUWED_BASE 0x581AB00uww
#define NIC8_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC8_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC8_QM0_AXUSEW_NONSECUWED_BASE 0x581AB80uww
#define NIC8_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC8_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC8_QM0_DBG_HBW_BASE 0x581AC00uww
#define NIC8_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC8_QM0_DBG_WBW_BASE 0x581AC80uww
#define NIC8_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC8_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC8_QM0_CGM_BASE 0x581AD80uww
#define NIC8_QM0_CGM_MAX_OFFSET 0xC000
#define NIC8_QM0_CGM_SECTION 0x1000
#define mmNIC8_QM0_SPECIAW_BASE 0x581AE80uww
#define NIC8_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QM0_SPECIAW_SECTION 0x4180
#define mmNIC8_QPC0_BASE 0x581F000uww
#define NIC8_QPC0_MAX_OFFSET 0x1000
#define NIC8_QPC0_SECTION 0x7200
#define mmNIC8_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x581F720uww
#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x581F728uww
#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x581F730uww
#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x581F738uww
#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x581F740uww
#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x581F748uww
#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x581F750uww
#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x581F758uww
#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x581F760uww
#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x581F768uww
#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x581F770uww
#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x581F778uww
#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x581F780uww
#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x581F788uww
#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x581F790uww
#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x581F798uww
#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x581F7A0uww
#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x581F7A8uww
#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x581F7B0uww
#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x581F7B8uww
#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x581F7C0uww
#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x581F7C8uww
#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x581F7D0uww
#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x581F7D8uww
#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x581F7E0uww
#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x581F7E8uww
#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x581F7F0uww
#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x581F7F8uww
#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x581F800uww
#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x581F808uww
#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x581F810uww
#define NIC8_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x581F818uww
#define NIC8_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC8_QPC0_AXUSEW_CONG_QUE_BASE 0x581FB80uww
#define NIC8_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_WXWQE_BASE 0x581FBE0uww
#define NIC8_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x581FC40uww
#define NIC8_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_DB_FIFO_BASE 0x581FCA0uww
#define NIC8_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x581FD00uww
#define NIC8_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_EWW_FIFO_BASE 0x581FD60uww
#define NIC8_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_QPC_WESP_BASE 0x581FDC0uww
#define NIC8_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC8_QPC0_AXUSEW_QPC_WEQ_BASE 0x581FE20uww
#define NIC8_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC8_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC8_QPC0_SPECIAW_BASE 0x581FE80uww
#define NIC8_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5820000uww
#define NIC8_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5820080uww
#define NIC8_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5820100uww
#define NIC8_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5820180uww
#define NIC8_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_0_SPECIAW_BASE 0x5820E80uww
#define NIC8_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5821000uww
#define NIC8_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5821080uww
#define NIC8_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5821100uww
#define NIC8_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5821180uww
#define NIC8_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_1_SPECIAW_BASE 0x5821E80uww
#define NIC8_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5822000uww
#define NIC8_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5822080uww
#define NIC8_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5822100uww
#define NIC8_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5822180uww
#define NIC8_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_2_SPECIAW_BASE 0x5822E80uww
#define NIC8_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5823000uww
#define NIC8_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5823080uww
#define NIC8_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5823100uww
#define NIC8_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5823180uww
#define NIC8_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_3_SPECIAW_BASE 0x5823E80uww
#define NIC8_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5824000uww
#define NIC8_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5824080uww
#define NIC8_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5824100uww
#define NIC8_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5824180uww
#define NIC8_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_4_SPECIAW_BASE 0x5824E80uww
#define NIC8_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5825000uww
#define NIC8_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5825080uww
#define NIC8_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5825100uww
#define NIC8_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5825180uww
#define NIC8_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_5_SPECIAW_BASE 0x5825E80uww
#define NIC8_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5826000uww
#define NIC8_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5826080uww
#define NIC8_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5826100uww
#define NIC8_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5826180uww
#define NIC8_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_6_SPECIAW_BASE 0x5826E80uww
#define NIC8_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5827000uww
#define NIC8_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5827080uww
#define NIC8_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5827100uww
#define NIC8_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5827180uww
#define NIC8_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_7_SPECIAW_BASE 0x5827E80uww
#define NIC8_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5828000uww
#define NIC8_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5828080uww
#define NIC8_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5828100uww
#define NIC8_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5828180uww
#define NIC8_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_8_SPECIAW_BASE 0x5828E80uww
#define NIC8_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5829000uww
#define NIC8_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5829080uww
#define NIC8_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5829100uww
#define NIC8_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5829180uww
#define NIC8_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_9_SPECIAW_BASE 0x5829E80uww
#define NIC8_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x582A000uww
#define NIC8_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x582A080uww
#define NIC8_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x582A100uww
#define NIC8_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x582A180uww
#define NIC8_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_10_SPECIAW_BASE 0x582AE80uww
#define NIC8_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x582B000uww
#define NIC8_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x582B080uww
#define NIC8_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x582B100uww
#define NIC8_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x582B180uww
#define NIC8_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_11_SPECIAW_BASE 0x582BE80uww
#define NIC8_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x582C000uww
#define NIC8_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x582C080uww
#define NIC8_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x582C100uww
#define NIC8_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x582C180uww
#define NIC8_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_12_SPECIAW_BASE 0x582CE80uww
#define NIC8_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x582D000uww
#define NIC8_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x582D080uww
#define NIC8_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x582D100uww
#define NIC8_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x582D180uww
#define NIC8_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_13_SPECIAW_BASE 0x582DE80uww
#define NIC8_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC8_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x582E000uww
#define NIC8_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC8_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC8_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x582E080uww
#define NIC8_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC8_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC8_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x582E100uww
#define NIC8_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC8_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC8_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x582E180uww
#define NIC8_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC8_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC8_UMW1_14_SPECIAW_BASE 0x582EE80uww
#define NIC8_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC8_QM_DCCM1_BASE 0x5830000uww
#define NIC8_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC8_QM_DCCM1_SECTION 0x8000
#define mmNIC8_QM_AWC_AUX1_BASE 0x5838000uww
#define NIC8_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC8_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC8_QM_AWC_AUX1_SPECIAW_BASE 0x5838E80uww
#define NIC8_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC8_QM1_BASE 0x583A000uww
#define NIC8_QM1_MAX_OFFSET 0x1000
#define NIC8_QM1_SECTION 0x9000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x583A900uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x583A908uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x583A910uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x583A918uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x583A920uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x583A928uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x583A930uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x583A938uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x583A940uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x583A948uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x583A950uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x583A958uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x583A960uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x583A968uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x583A970uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC8_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x583A978uww
#define NIC8_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC8_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC8_QM1_AXUSEW_SECUWED_BASE 0x583AB00uww
#define NIC8_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC8_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC8_QM1_AXUSEW_NONSECUWED_BASE 0x583AB80uww
#define NIC8_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC8_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC8_QM1_DBG_HBW_BASE 0x583AC00uww
#define NIC8_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC8_QM1_DBG_WBW_BASE 0x583AC80uww
#define NIC8_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC8_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC8_QM1_CGM_BASE 0x583AD80uww
#define NIC8_QM1_CGM_MAX_OFFSET 0xC000
#define NIC8_QM1_CGM_SECTION 0x1000
#define mmNIC8_QM1_SPECIAW_BASE 0x583AE80uww
#define NIC8_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QM1_SPECIAW_SECTION 0x4180
#define mmNIC8_QPC1_BASE 0x583F000uww
#define NIC8_QPC1_MAX_OFFSET 0x1000
#define NIC8_QPC1_SECTION 0x7200
#define mmNIC8_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x583F720uww
#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x583F728uww
#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x583F730uww
#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x583F738uww
#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x583F740uww
#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x583F748uww
#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x583F750uww
#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x583F758uww
#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x583F760uww
#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x583F768uww
#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x583F770uww
#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x583F778uww
#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x583F780uww
#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x583F788uww
#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x583F790uww
#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x583F798uww
#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x583F7A0uww
#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x583F7A8uww
#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x583F7B0uww
#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x583F7B8uww
#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x583F7C0uww
#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x583F7C8uww
#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x583F7D0uww
#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x583F7D8uww
#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x583F7E0uww
#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x583F7E8uww
#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x583F7F0uww
#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x583F7F8uww
#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x583F800uww
#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x583F808uww
#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x583F810uww
#define NIC8_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC8_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x583F818uww
#define NIC8_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC8_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC8_QPC1_AXUSEW_CONG_QUE_BASE 0x583FB80uww
#define NIC8_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_WXWQE_BASE 0x583FBE0uww
#define NIC8_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x583FC40uww
#define NIC8_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_DB_FIFO_BASE 0x583FCA0uww
#define NIC8_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x583FD00uww
#define NIC8_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_EWW_FIFO_BASE 0x583FD60uww
#define NIC8_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_QPC_WESP_BASE 0x583FDC0uww
#define NIC8_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC8_QPC1_AXUSEW_QPC_WEQ_BASE 0x583FE20uww
#define NIC8_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC8_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC8_QPC1_SPECIAW_BASE 0x583FE80uww
#define NIC8_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC8_TMW_BASE 0x5848000uww
#define NIC8_TMW_MAX_OFFSET 0x1000
#define NIC8_TMW_SECTION 0xD600
#define mmNIC8_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5848D60uww
#define NIC8_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC8_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC8_TMW_AXUSEW_TMW_FIFO_BASE 0x5848DC0uww
#define NIC8_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC8_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC8_TMW_AXUSEW_TMW_FSM_BASE 0x5848E20uww
#define NIC8_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC8_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC8_TMW_SPECIAW_BASE 0x5848E80uww
#define NIC8_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TMW_SPECIAW_SECTION 0x1800
#define mmNIC8_WXB_COWE_BASE 0x5849000uww
#define NIC8_WXB_COWE_MAX_OFFSET 0x1000
#define NIC8_WXB_COWE_SECTION 0x6100
#define mmNIC8_WXB_COWE_SCT_AWUSEW_BASE 0x5849610uww
#define NIC8_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC8_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC8_WXB_COWE_SPECIAW_BASE 0x5849E80uww
#define NIC8_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC8_WXE0_BASE 0x584A000uww
#define NIC8_WXE0_MAX_OFFSET 0x1000
#define NIC8_WXE0_SECTION 0x9000
#define mmNIC8_WXE0_WQE_AWUSEW_BASE 0x584A900uww
#define NIC8_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC8_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC8_WXE0_SPECIAW_BASE 0x584AE80uww
#define NIC8_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC8_WXE1_BASE 0x584B000uww
#define NIC8_WXE1_MAX_OFFSET 0x1000
#define NIC8_WXE1_SECTION 0x9000
#define mmNIC8_WXE1_WQE_AWUSEW_BASE 0x584B900uww
#define NIC8_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC8_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC8_WXE1_SPECIAW_BASE 0x584BE80uww
#define NIC8_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x584C000uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x584C050uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x584C0A0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x584C0F0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x584C140uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x584C190uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x584C1E0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x584C230uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x584C280uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x584C2D0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x584C320uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x584C370uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x584C3C0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x584C410uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x584C460uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x584C4B0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x584C500uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x584C550uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x584C5A0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x584C5F0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x584C640uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x584C690uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x584C6E0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x584C730uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x584C780uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x584C7D0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x584C820uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x584C870uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x584C8C0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x584C910uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x584C960uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC8_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x584C9B0uww
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC8_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC8_WXE0_AXUSEW_SPECIAW_BASE 0x584CE80uww
#define NIC8_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x584D000uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x584D050uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x584D0A0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x584D0F0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x584D140uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x584D190uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x584D1E0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x584D230uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x584D280uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x584D2D0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x584D320uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x584D370uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x584D3C0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x584D410uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x584D460uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x584D4B0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x584D500uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x584D550uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x584D5A0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x584D5F0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x584D640uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x584D690uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x584D6E0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x584D730uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x584D780uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x584D7D0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x584D820uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x584D870uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x584D8C0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x584D910uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x584D960uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC8_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x584D9B0uww
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC8_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC8_WXE1_AXUSEW_SPECIAW_BASE 0x584DE80uww
#define NIC8_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC8_TXS0_BASE 0x5850000uww
#define NIC8_TXS0_MAX_OFFSET 0x1000
#define NIC8_TXS0_SECTION 0xE800
#define mmNIC8_TXS0_SPECIAW_BASE 0x5850E80uww
#define NIC8_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC8_TXS1_BASE 0x5851000uww
#define NIC8_TXS1_MAX_OFFSET 0x1000
#define NIC8_TXS1_SECTION 0xE800
#define mmNIC8_TXS1_SPECIAW_BASE 0x5851E80uww
#define NIC8_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC8_TXE0_BASE 0x5852000uww
#define NIC8_TXE0_MAX_OFFSET 0x1000
#define NIC8_TXE0_SECTION 0xE800
#define mmNIC8_TXE0_SPECIAW_BASE 0x5852E80uww
#define NIC8_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC8_TXE1_BASE 0x5853000uww
#define NIC8_TXE1_MAX_OFFSET 0x1000
#define NIC8_TXE1_SECTION 0xE800
#define mmNIC8_TXE1_SPECIAW_BASE 0x5853E80uww
#define NIC8_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC8_TXB_BASE 0x5854000uww
#define NIC8_TXB_MAX_OFFSET 0x1000
#define NIC8_TXB_SECTION 0xE800
#define mmNIC8_TXB_SPECIAW_BASE 0x5854E80uww
#define NIC8_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_TXB_SPECIAW_SECTION 0x1800
#define mmNIC8_MSTW_IF_WW_SHWD_HBW_BASE 0x5855000uww
#define NIC8_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC8_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC8_MSTW_IF_WW_PWVT_HBW_BASE 0x5855200uww
#define NIC8_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC8_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC8_MSTW_IF_WW_SHWD_WBW_BASE 0x5855400uww
#define NIC8_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC8_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC8_MSTW_IF_WW_PWVT_WBW_BASE 0x5855600uww
#define NIC8_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC8_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC8_MSTW_IF_E2E_CWDT_BASE 0x5855800uww
#define NIC8_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC8_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC8_MSTW_IF_AXUSEW_BASE 0x5855A80uww
#define NIC8_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC8_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC8_MSTW_IF_DBG_HBW_BASE 0x5855B00uww
#define NIC8_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC8_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC8_MSTW_IF_DBG_WBW_BASE 0x5855B80uww
#define NIC8_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC8_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC8_MSTW_IF_COWE_HBW_BASE 0x5855C00uww
#define NIC8_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC8_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC8_MSTW_IF_COWE_WBW_BASE 0x5855D80uww
#define NIC8_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC8_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC8_MSTW_IF_SPECIAW_BASE 0x5855E80uww
#define NIC8_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC8_TX_AXUSEW_BASE 0x5856000uww
#define NIC8_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC8_TX_AXUSEW_SECTION 0x2000
#define mmNIC8_SEWDES0_BASE 0x5858000uww
#define NIC8_SEWDES0_MAX_OFFSET 0x3E40
#define NIC8_SEWDES0_SECTION 0x4000
#define mmNIC8_SEWDES1_BASE 0x585C000uww
#define NIC8_SEWDES1_MAX_OFFSET 0x3E40
#define NIC8_SEWDES1_SECTION 0x4000
#define mmNIC8_PHY_BASE 0x5860000uww
#define NIC8_PHY_MAX_OFFSET 0x1000
#define NIC8_PHY_SECTION 0xE800
#define mmNIC8_PHY_SPECIAW_BASE 0x5860E80uww
#define NIC8_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC8_PHY_SPECIAW_SECTION 0x7180
#define mmPWT8_MAC_AUX_BASE 0x5868000uww
#define PWT8_MAC_AUX_MAX_OFFSET 0x1000
#define PWT8_MAC_AUX_SECTION 0xE800
#define mmPWT8_MAC_AUX_SPECIAW_BASE 0x5868E80uww
#define PWT8_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT8_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT8_MAC_COWE_BASE 0x5869000uww
#define PWT8_MAC_COWE_MAX_OFFSET 0x1000
#define PWT8_MAC_COWE_SECTION 0xE800
#define mmPWT8_MAC_COWE_SPECIAW_BASE 0x5869E80uww
#define PWT8_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT8_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC8_MAC_WS_FEC_BASE 0x586A000uww
#define NIC8_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC8_MAC_WS_FEC_SECTION 0x1000
#define mmNIC8_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x586B000uww
#define NIC8_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC8_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC8_MAC_GWOB_STAT_WX0_BASE 0x586B100uww
#define NIC8_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC8_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC8_MAC_GWOB_STAT_WX1_BASE 0x586B18Cuww
#define NIC8_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC8_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC8_MAC_GWOB_STAT_WX2_BASE 0x586B218uww
#define NIC8_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC8_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC8_MAC_GWOB_STAT_WX3_BASE 0x586B2A4uww
#define NIC8_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC8_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC8_MAC_GWOB_STAT_TX0_BASE 0x586B330uww
#define NIC8_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC8_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC8_MAC_GWOB_STAT_TX1_BASE 0x586B398uww
#define NIC8_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC8_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC8_MAC_GWOB_STAT_TX2_BASE 0x586B400uww
#define NIC8_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC8_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC8_MAC_GWOB_STAT_TX3_BASE 0x586B468uww
#define NIC8_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC8_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC8_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x586B800uww
#define NIC8_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC8_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC8_MAC_CH0_MAC_PCS_BASE 0x586C000uww
#define NIC8_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC8_MAC_CH0_MAC_128_BASE 0x586C400uww
#define NIC8_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC8_MAC_CH0_MAC_AN_BASE 0x586C800uww
#define NIC8_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC8_MAC_CH1_MAC_PCS_BASE 0x586D000uww
#define NIC8_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC8_MAC_CH1_MAC_128_BASE 0x586D400uww
#define NIC8_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC8_MAC_CH1_MAC_AN_BASE 0x586D800uww
#define NIC8_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC8_MAC_CH2_MAC_PCS_BASE 0x586E000uww
#define NIC8_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC8_MAC_CH2_MAC_128_BASE 0x586E400uww
#define NIC8_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC8_MAC_CH2_MAC_AN_BASE 0x586E800uww
#define NIC8_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC8_MAC_CH3_MAC_PCS_BASE 0x586F000uww
#define NIC8_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC8_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC8_MAC_CH3_MAC_128_BASE 0x586F400uww
#define NIC8_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC8_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC8_MAC_CH3_MAC_AN_BASE 0x586F800uww
#define NIC8_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC8_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC9_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5880000uww
#define NIC9_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5880080uww
#define NIC9_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5880100uww
#define NIC9_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5880180uww
#define NIC9_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_0_SPECIAW_BASE 0x5880E80uww
#define NIC9_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5881000uww
#define NIC9_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5881080uww
#define NIC9_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5881100uww
#define NIC9_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5881180uww
#define NIC9_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_1_SPECIAW_BASE 0x5881E80uww
#define NIC9_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5882000uww
#define NIC9_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5882080uww
#define NIC9_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5882100uww
#define NIC9_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5882180uww
#define NIC9_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_2_SPECIAW_BASE 0x5882E80uww
#define NIC9_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5883000uww
#define NIC9_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5883080uww
#define NIC9_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5883100uww
#define NIC9_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5883180uww
#define NIC9_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_3_SPECIAW_BASE 0x5883E80uww
#define NIC9_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5884000uww
#define NIC9_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5884080uww
#define NIC9_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5884100uww
#define NIC9_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5884180uww
#define NIC9_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_4_SPECIAW_BASE 0x5884E80uww
#define NIC9_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5885000uww
#define NIC9_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5885080uww
#define NIC9_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5885100uww
#define NIC9_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5885180uww
#define NIC9_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_5_SPECIAW_BASE 0x5885E80uww
#define NIC9_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5886000uww
#define NIC9_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5886080uww
#define NIC9_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5886100uww
#define NIC9_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5886180uww
#define NIC9_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_6_SPECIAW_BASE 0x5886E80uww
#define NIC9_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5887000uww
#define NIC9_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5887080uww
#define NIC9_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5887100uww
#define NIC9_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5887180uww
#define NIC9_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_7_SPECIAW_BASE 0x5887E80uww
#define NIC9_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5888000uww
#define NIC9_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5888080uww
#define NIC9_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5888100uww
#define NIC9_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5888180uww
#define NIC9_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_8_SPECIAW_BASE 0x5888E80uww
#define NIC9_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5889000uww
#define NIC9_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5889080uww
#define NIC9_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5889100uww
#define NIC9_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5889180uww
#define NIC9_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_9_SPECIAW_BASE 0x5889E80uww
#define NIC9_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x588A000uww
#define NIC9_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x588A080uww
#define NIC9_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x588A100uww
#define NIC9_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x588A180uww
#define NIC9_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_10_SPECIAW_BASE 0x588AE80uww
#define NIC9_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x588B000uww
#define NIC9_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x588B080uww
#define NIC9_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x588B100uww
#define NIC9_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x588B180uww
#define NIC9_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_11_SPECIAW_BASE 0x588BE80uww
#define NIC9_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x588C000uww
#define NIC9_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x588C080uww
#define NIC9_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x588C100uww
#define NIC9_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x588C180uww
#define NIC9_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_12_SPECIAW_BASE 0x588CE80uww
#define NIC9_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x588D000uww
#define NIC9_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x588D080uww
#define NIC9_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x588D100uww
#define NIC9_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x588D180uww
#define NIC9_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_13_SPECIAW_BASE 0x588DE80uww
#define NIC9_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x588E000uww
#define NIC9_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x588E080uww
#define NIC9_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x588E100uww
#define NIC9_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x588E180uww
#define NIC9_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW0_14_SPECIAW_BASE 0x588EE80uww
#define NIC9_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC9_QM_DCCM0_BASE 0x5890000uww
#define NIC9_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC9_QM_DCCM0_SECTION 0x8000
#define mmNIC9_QM_AWC_AUX0_BASE 0x5898000uww
#define NIC9_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC9_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC9_QM_AWC_AUX0_SPECIAW_BASE 0x5898E80uww
#define NIC9_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC9_QM0_BASE 0x589A000uww
#define NIC9_QM0_MAX_OFFSET 0x1000
#define NIC9_QM0_SECTION 0x9000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x589A900uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x589A908uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x589A910uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x589A918uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x589A920uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x589A928uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x589A930uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x589A938uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x589A940uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x589A948uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x589A950uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x589A958uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x589A960uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x589A968uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x589A970uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC9_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x589A978uww
#define NIC9_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC9_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC9_QM0_AXUSEW_SECUWED_BASE 0x589AB00uww
#define NIC9_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC9_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC9_QM0_AXUSEW_NONSECUWED_BASE 0x589AB80uww
#define NIC9_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC9_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC9_QM0_DBG_HBW_BASE 0x589AC00uww
#define NIC9_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC9_QM0_DBG_WBW_BASE 0x589AC80uww
#define NIC9_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC9_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC9_QM0_CGM_BASE 0x589AD80uww
#define NIC9_QM0_CGM_MAX_OFFSET 0xC000
#define NIC9_QM0_CGM_SECTION 0x1000
#define mmNIC9_QM0_SPECIAW_BASE 0x589AE80uww
#define NIC9_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QM0_SPECIAW_SECTION 0x4180
#define mmNIC9_QPC0_BASE 0x589F000uww
#define NIC9_QPC0_MAX_OFFSET 0x1000
#define NIC9_QPC0_SECTION 0x7200
#define mmNIC9_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x589F720uww
#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x589F728uww
#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x589F730uww
#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x589F738uww
#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x589F740uww
#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x589F748uww
#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x589F750uww
#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x589F758uww
#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x589F760uww
#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x589F768uww
#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x589F770uww
#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x589F778uww
#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x589F780uww
#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x589F788uww
#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x589F790uww
#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x589F798uww
#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x589F7A0uww
#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x589F7A8uww
#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x589F7B0uww
#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x589F7B8uww
#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x589F7C0uww
#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x589F7C8uww
#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x589F7D0uww
#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x589F7D8uww
#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x589F7E0uww
#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x589F7E8uww
#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x589F7F0uww
#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x589F7F8uww
#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x589F800uww
#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x589F808uww
#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x589F810uww
#define NIC9_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x589F818uww
#define NIC9_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC9_QPC0_AXUSEW_CONG_QUE_BASE 0x589FB80uww
#define NIC9_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_WXWQE_BASE 0x589FBE0uww
#define NIC9_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x589FC40uww
#define NIC9_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_DB_FIFO_BASE 0x589FCA0uww
#define NIC9_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x589FD00uww
#define NIC9_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_EWW_FIFO_BASE 0x589FD60uww
#define NIC9_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_QPC_WESP_BASE 0x589FDC0uww
#define NIC9_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC9_QPC0_AXUSEW_QPC_WEQ_BASE 0x589FE20uww
#define NIC9_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC9_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC9_QPC0_SPECIAW_BASE 0x589FE80uww
#define NIC9_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x58A0000uww
#define NIC9_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x58A0080uww
#define NIC9_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x58A0100uww
#define NIC9_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x58A0180uww
#define NIC9_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_0_SPECIAW_BASE 0x58A0E80uww
#define NIC9_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x58A1000uww
#define NIC9_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x58A1080uww
#define NIC9_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x58A1100uww
#define NIC9_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x58A1180uww
#define NIC9_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_1_SPECIAW_BASE 0x58A1E80uww
#define NIC9_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x58A2000uww
#define NIC9_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x58A2080uww
#define NIC9_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x58A2100uww
#define NIC9_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x58A2180uww
#define NIC9_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_2_SPECIAW_BASE 0x58A2E80uww
#define NIC9_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x58A3000uww
#define NIC9_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x58A3080uww
#define NIC9_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x58A3100uww
#define NIC9_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x58A3180uww
#define NIC9_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_3_SPECIAW_BASE 0x58A3E80uww
#define NIC9_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x58A4000uww
#define NIC9_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x58A4080uww
#define NIC9_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x58A4100uww
#define NIC9_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x58A4180uww
#define NIC9_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_4_SPECIAW_BASE 0x58A4E80uww
#define NIC9_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x58A5000uww
#define NIC9_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x58A5080uww
#define NIC9_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x58A5100uww
#define NIC9_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x58A5180uww
#define NIC9_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_5_SPECIAW_BASE 0x58A5E80uww
#define NIC9_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x58A6000uww
#define NIC9_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x58A6080uww
#define NIC9_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x58A6100uww
#define NIC9_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x58A6180uww
#define NIC9_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_6_SPECIAW_BASE 0x58A6E80uww
#define NIC9_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x58A7000uww
#define NIC9_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x58A7080uww
#define NIC9_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x58A7100uww
#define NIC9_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x58A7180uww
#define NIC9_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_7_SPECIAW_BASE 0x58A7E80uww
#define NIC9_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x58A8000uww
#define NIC9_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x58A8080uww
#define NIC9_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x58A8100uww
#define NIC9_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x58A8180uww
#define NIC9_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_8_SPECIAW_BASE 0x58A8E80uww
#define NIC9_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x58A9000uww
#define NIC9_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x58A9080uww
#define NIC9_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x58A9100uww
#define NIC9_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x58A9180uww
#define NIC9_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_9_SPECIAW_BASE 0x58A9E80uww
#define NIC9_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x58AA000uww
#define NIC9_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x58AA080uww
#define NIC9_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x58AA100uww
#define NIC9_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x58AA180uww
#define NIC9_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_10_SPECIAW_BASE 0x58AAE80uww
#define NIC9_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x58AB000uww
#define NIC9_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x58AB080uww
#define NIC9_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x58AB100uww
#define NIC9_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x58AB180uww
#define NIC9_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_11_SPECIAW_BASE 0x58ABE80uww
#define NIC9_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x58AC000uww
#define NIC9_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x58AC080uww
#define NIC9_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x58AC100uww
#define NIC9_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x58AC180uww
#define NIC9_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_12_SPECIAW_BASE 0x58ACE80uww
#define NIC9_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x58AD000uww
#define NIC9_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x58AD080uww
#define NIC9_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x58AD100uww
#define NIC9_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x58AD180uww
#define NIC9_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_13_SPECIAW_BASE 0x58ADE80uww
#define NIC9_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC9_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x58AE000uww
#define NIC9_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC9_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC9_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x58AE080uww
#define NIC9_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC9_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC9_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x58AE100uww
#define NIC9_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC9_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC9_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x58AE180uww
#define NIC9_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC9_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC9_UMW1_14_SPECIAW_BASE 0x58AEE80uww
#define NIC9_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC9_QM_DCCM1_BASE 0x58B0000uww
#define NIC9_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC9_QM_DCCM1_SECTION 0x8000
#define mmNIC9_QM_AWC_AUX1_BASE 0x58B8000uww
#define NIC9_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC9_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC9_QM_AWC_AUX1_SPECIAW_BASE 0x58B8E80uww
#define NIC9_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC9_QM1_BASE 0x58BA000uww
#define NIC9_QM1_MAX_OFFSET 0x1000
#define NIC9_QM1_SECTION 0x9000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x58BA900uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x58BA908uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x58BA910uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x58BA918uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x58BA920uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x58BA928uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x58BA930uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x58BA938uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x58BA940uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x58BA948uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x58BA950uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x58BA958uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x58BA960uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x58BA968uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x58BA970uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC9_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x58BA978uww
#define NIC9_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC9_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC9_QM1_AXUSEW_SECUWED_BASE 0x58BAB00uww
#define NIC9_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC9_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC9_QM1_AXUSEW_NONSECUWED_BASE 0x58BAB80uww
#define NIC9_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC9_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC9_QM1_DBG_HBW_BASE 0x58BAC00uww
#define NIC9_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC9_QM1_DBG_WBW_BASE 0x58BAC80uww
#define NIC9_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC9_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC9_QM1_CGM_BASE 0x58BAD80uww
#define NIC9_QM1_CGM_MAX_OFFSET 0xC000
#define NIC9_QM1_CGM_SECTION 0x1000
#define mmNIC9_QM1_SPECIAW_BASE 0x58BAE80uww
#define NIC9_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QM1_SPECIAW_SECTION 0x4180
#define mmNIC9_QPC1_BASE 0x58BF000uww
#define NIC9_QPC1_MAX_OFFSET 0x1000
#define NIC9_QPC1_SECTION 0x7200
#define mmNIC9_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x58BF720uww
#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x58BF728uww
#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x58BF730uww
#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x58BF738uww
#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x58BF740uww
#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x58BF748uww
#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x58BF750uww
#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x58BF758uww
#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x58BF760uww
#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x58BF768uww
#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x58BF770uww
#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x58BF778uww
#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x58BF780uww
#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x58BF788uww
#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x58BF790uww
#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x58BF798uww
#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x58BF7A0uww
#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x58BF7A8uww
#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x58BF7B0uww
#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x58BF7B8uww
#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x58BF7C0uww
#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x58BF7C8uww
#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x58BF7D0uww
#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x58BF7D8uww
#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x58BF7E0uww
#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x58BF7E8uww
#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x58BF7F0uww
#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x58BF7F8uww
#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x58BF800uww
#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x58BF808uww
#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x58BF810uww
#define NIC9_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC9_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x58BF818uww
#define NIC9_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC9_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC9_QPC1_AXUSEW_CONG_QUE_BASE 0x58BFB80uww
#define NIC9_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_WXWQE_BASE 0x58BFBE0uww
#define NIC9_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x58BFC40uww
#define NIC9_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_DB_FIFO_BASE 0x58BFCA0uww
#define NIC9_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x58BFD00uww
#define NIC9_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_EWW_FIFO_BASE 0x58BFD60uww
#define NIC9_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_QPC_WESP_BASE 0x58BFDC0uww
#define NIC9_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC9_QPC1_AXUSEW_QPC_WEQ_BASE 0x58BFE20uww
#define NIC9_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC9_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC9_QPC1_SPECIAW_BASE 0x58BFE80uww
#define NIC9_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC9_TMW_BASE 0x58C8000uww
#define NIC9_TMW_MAX_OFFSET 0x1000
#define NIC9_TMW_SECTION 0xD600
#define mmNIC9_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x58C8D60uww
#define NIC9_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC9_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC9_TMW_AXUSEW_TMW_FIFO_BASE 0x58C8DC0uww
#define NIC9_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC9_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC9_TMW_AXUSEW_TMW_FSM_BASE 0x58C8E20uww
#define NIC9_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC9_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC9_TMW_SPECIAW_BASE 0x58C8E80uww
#define NIC9_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TMW_SPECIAW_SECTION 0x1800
#define mmNIC9_WXB_COWE_BASE 0x58C9000uww
#define NIC9_WXB_COWE_MAX_OFFSET 0x1000
#define NIC9_WXB_COWE_SECTION 0x6100
#define mmNIC9_WXB_COWE_SCT_AWUSEW_BASE 0x58C9610uww
#define NIC9_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC9_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC9_WXB_COWE_SPECIAW_BASE 0x58C9E80uww
#define NIC9_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC9_WXE0_BASE 0x58CA000uww
#define NIC9_WXE0_MAX_OFFSET 0x1000
#define NIC9_WXE0_SECTION 0x9000
#define mmNIC9_WXE0_WQE_AWUSEW_BASE 0x58CA900uww
#define NIC9_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC9_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC9_WXE0_SPECIAW_BASE 0x58CAE80uww
#define NIC9_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC9_WXE1_BASE 0x58CB000uww
#define NIC9_WXE1_MAX_OFFSET 0x1000
#define NIC9_WXE1_SECTION 0x9000
#define mmNIC9_WXE1_WQE_AWUSEW_BASE 0x58CB900uww
#define NIC9_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC9_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC9_WXE1_SPECIAW_BASE 0x58CBE80uww
#define NIC9_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x58CC000uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x58CC050uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x58CC0A0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x58CC0F0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x58CC140uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x58CC190uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x58CC1E0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x58CC230uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x58CC280uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x58CC2D0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x58CC320uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x58CC370uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x58CC3C0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x58CC410uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x58CC460uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x58CC4B0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x58CC500uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x58CC550uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x58CC5A0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x58CC5F0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x58CC640uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x58CC690uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x58CC6E0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x58CC730uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x58CC780uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x58CC7D0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x58CC820uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x58CC870uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x58CC8C0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x58CC910uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x58CC960uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC9_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x58CC9B0uww
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC9_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC9_WXE0_AXUSEW_SPECIAW_BASE 0x58CCE80uww
#define NIC9_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x58CD000uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x58CD050uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x58CD0A0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x58CD0F0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x58CD140uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x58CD190uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x58CD1E0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x58CD230uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x58CD280uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x58CD2D0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x58CD320uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x58CD370uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x58CD3C0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x58CD410uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x58CD460uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x58CD4B0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x58CD500uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x58CD550uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x58CD5A0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x58CD5F0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x58CD640uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x58CD690uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x58CD6E0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x58CD730uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x58CD780uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x58CD7D0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x58CD820uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x58CD870uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x58CD8C0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x58CD910uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x58CD960uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC9_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x58CD9B0uww
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC9_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC9_WXE1_AXUSEW_SPECIAW_BASE 0x58CDE80uww
#define NIC9_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC9_TXS0_BASE 0x58D0000uww
#define NIC9_TXS0_MAX_OFFSET 0x1000
#define NIC9_TXS0_SECTION 0xE800
#define mmNIC9_TXS0_SPECIAW_BASE 0x58D0E80uww
#define NIC9_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC9_TXS1_BASE 0x58D1000uww
#define NIC9_TXS1_MAX_OFFSET 0x1000
#define NIC9_TXS1_SECTION 0xE800
#define mmNIC9_TXS1_SPECIAW_BASE 0x58D1E80uww
#define NIC9_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC9_TXE0_BASE 0x58D2000uww
#define NIC9_TXE0_MAX_OFFSET 0x1000
#define NIC9_TXE0_SECTION 0xE800
#define mmNIC9_TXE0_SPECIAW_BASE 0x58D2E80uww
#define NIC9_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC9_TXE1_BASE 0x58D3000uww
#define NIC9_TXE1_MAX_OFFSET 0x1000
#define NIC9_TXE1_SECTION 0xE800
#define mmNIC9_TXE1_SPECIAW_BASE 0x58D3E80uww
#define NIC9_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC9_TXB_BASE 0x58D4000uww
#define NIC9_TXB_MAX_OFFSET 0x1000
#define NIC9_TXB_SECTION 0xE800
#define mmNIC9_TXB_SPECIAW_BASE 0x58D4E80uww
#define NIC9_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_TXB_SPECIAW_SECTION 0x1800
#define mmNIC9_MSTW_IF_WW_SHWD_HBW_BASE 0x58D5000uww
#define NIC9_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC9_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC9_MSTW_IF_WW_PWVT_HBW_BASE 0x58D5200uww
#define NIC9_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC9_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC9_MSTW_IF_WW_SHWD_WBW_BASE 0x58D5400uww
#define NIC9_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC9_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC9_MSTW_IF_WW_PWVT_WBW_BASE 0x58D5600uww
#define NIC9_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC9_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC9_MSTW_IF_E2E_CWDT_BASE 0x58D5800uww
#define NIC9_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC9_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC9_MSTW_IF_AXUSEW_BASE 0x58D5A80uww
#define NIC9_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC9_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC9_MSTW_IF_DBG_HBW_BASE 0x58D5B00uww
#define NIC9_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC9_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC9_MSTW_IF_DBG_WBW_BASE 0x58D5B80uww
#define NIC9_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC9_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC9_MSTW_IF_COWE_HBW_BASE 0x58D5C00uww
#define NIC9_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC9_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC9_MSTW_IF_COWE_WBW_BASE 0x58D5D80uww
#define NIC9_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC9_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC9_MSTW_IF_SPECIAW_BASE 0x58D5E80uww
#define NIC9_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC9_TX_AXUSEW_BASE 0x58D6000uww
#define NIC9_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC9_TX_AXUSEW_SECTION 0x2000
#define mmNIC9_SEWDES0_BASE 0x58D8000uww
#define NIC9_SEWDES0_MAX_OFFSET 0x3E40
#define NIC9_SEWDES0_SECTION 0x4000
#define mmNIC9_SEWDES1_BASE 0x58DC000uww
#define NIC9_SEWDES1_MAX_OFFSET 0x3E40
#define NIC9_SEWDES1_SECTION 0x4000
#define mmNIC9_PHY_BASE 0x58E0000uww
#define NIC9_PHY_MAX_OFFSET 0x1000
#define NIC9_PHY_SECTION 0xE800
#define mmNIC9_PHY_SPECIAW_BASE 0x58E0E80uww
#define NIC9_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC9_PHY_SPECIAW_SECTION 0x7180
#define mmPWT9_MAC_AUX_BASE 0x58E8000uww
#define PWT9_MAC_AUX_MAX_OFFSET 0x1000
#define PWT9_MAC_AUX_SECTION 0xE800
#define mmPWT9_MAC_AUX_SPECIAW_BASE 0x58E8E80uww
#define PWT9_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT9_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT9_MAC_COWE_BASE 0x58E9000uww
#define PWT9_MAC_COWE_MAX_OFFSET 0x1000
#define PWT9_MAC_COWE_SECTION 0xE800
#define mmPWT9_MAC_COWE_SPECIAW_BASE 0x58E9E80uww
#define PWT9_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT9_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC9_MAC_WS_FEC_BASE 0x58EA000uww
#define NIC9_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC9_MAC_WS_FEC_SECTION 0x1000
#define mmNIC9_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x58EB000uww
#define NIC9_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC9_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC9_MAC_GWOB_STAT_WX0_BASE 0x58EB100uww
#define NIC9_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC9_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC9_MAC_GWOB_STAT_WX1_BASE 0x58EB18Cuww
#define NIC9_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC9_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC9_MAC_GWOB_STAT_WX2_BASE 0x58EB218uww
#define NIC9_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC9_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC9_MAC_GWOB_STAT_WX3_BASE 0x58EB2A4uww
#define NIC9_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC9_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC9_MAC_GWOB_STAT_TX0_BASE 0x58EB330uww
#define NIC9_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC9_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC9_MAC_GWOB_STAT_TX1_BASE 0x58EB398uww
#define NIC9_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC9_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC9_MAC_GWOB_STAT_TX2_BASE 0x58EB400uww
#define NIC9_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC9_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC9_MAC_GWOB_STAT_TX3_BASE 0x58EB468uww
#define NIC9_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC9_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC9_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x58EB800uww
#define NIC9_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC9_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC9_MAC_CH0_MAC_PCS_BASE 0x58EC000uww
#define NIC9_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC9_MAC_CH0_MAC_128_BASE 0x58EC400uww
#define NIC9_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC9_MAC_CH0_MAC_AN_BASE 0x58EC800uww
#define NIC9_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC9_MAC_CH1_MAC_PCS_BASE 0x58ED000uww
#define NIC9_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC9_MAC_CH1_MAC_128_BASE 0x58ED400uww
#define NIC9_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC9_MAC_CH1_MAC_AN_BASE 0x58ED800uww
#define NIC9_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC9_MAC_CH2_MAC_PCS_BASE 0x58EE000uww
#define NIC9_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC9_MAC_CH2_MAC_128_BASE 0x58EE400uww
#define NIC9_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC9_MAC_CH2_MAC_AN_BASE 0x58EE800uww
#define NIC9_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC9_MAC_CH3_MAC_PCS_BASE 0x58EF000uww
#define NIC9_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC9_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC9_MAC_CH3_MAC_128_BASE 0x58EF400uww
#define NIC9_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC9_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC9_MAC_CH3_MAC_AN_BASE 0x58EF800uww
#define NIC9_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC9_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC10_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5900000uww
#define NIC10_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5900080uww
#define NIC10_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5900100uww
#define NIC10_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5900180uww
#define NIC10_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_0_SPECIAW_BASE 0x5900E80uww
#define NIC10_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5901000uww
#define NIC10_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5901080uww
#define NIC10_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5901100uww
#define NIC10_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5901180uww
#define NIC10_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_1_SPECIAW_BASE 0x5901E80uww
#define NIC10_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5902000uww
#define NIC10_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5902080uww
#define NIC10_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5902100uww
#define NIC10_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5902180uww
#define NIC10_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_2_SPECIAW_BASE 0x5902E80uww
#define NIC10_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5903000uww
#define NIC10_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5903080uww
#define NIC10_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5903100uww
#define NIC10_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5903180uww
#define NIC10_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_3_SPECIAW_BASE 0x5903E80uww
#define NIC10_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5904000uww
#define NIC10_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5904080uww
#define NIC10_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5904100uww
#define NIC10_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5904180uww
#define NIC10_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_4_SPECIAW_BASE 0x5904E80uww
#define NIC10_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5905000uww
#define NIC10_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5905080uww
#define NIC10_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5905100uww
#define NIC10_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5905180uww
#define NIC10_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_5_SPECIAW_BASE 0x5905E80uww
#define NIC10_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5906000uww
#define NIC10_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5906080uww
#define NIC10_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5906100uww
#define NIC10_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5906180uww
#define NIC10_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_6_SPECIAW_BASE 0x5906E80uww
#define NIC10_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5907000uww
#define NIC10_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5907080uww
#define NIC10_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5907100uww
#define NIC10_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5907180uww
#define NIC10_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_7_SPECIAW_BASE 0x5907E80uww
#define NIC10_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5908000uww
#define NIC10_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5908080uww
#define NIC10_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5908100uww
#define NIC10_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5908180uww
#define NIC10_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_8_SPECIAW_BASE 0x5908E80uww
#define NIC10_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5909000uww
#define NIC10_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5909080uww
#define NIC10_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5909100uww
#define NIC10_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5909180uww
#define NIC10_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_9_SPECIAW_BASE 0x5909E80uww
#define NIC10_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x590A000uww
#define NIC10_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x590A080uww
#define NIC10_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x590A100uww
#define NIC10_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x590A180uww
#define NIC10_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_10_SPECIAW_BASE 0x590AE80uww
#define NIC10_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x590B000uww
#define NIC10_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x590B080uww
#define NIC10_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x590B100uww
#define NIC10_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x590B180uww
#define NIC10_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_11_SPECIAW_BASE 0x590BE80uww
#define NIC10_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x590C000uww
#define NIC10_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x590C080uww
#define NIC10_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x590C100uww
#define NIC10_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x590C180uww
#define NIC10_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_12_SPECIAW_BASE 0x590CE80uww
#define NIC10_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x590D000uww
#define NIC10_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x590D080uww
#define NIC10_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x590D100uww
#define NIC10_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x590D180uww
#define NIC10_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_13_SPECIAW_BASE 0x590DE80uww
#define NIC10_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x590E000uww
#define NIC10_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x590E080uww
#define NIC10_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x590E100uww
#define NIC10_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x590E180uww
#define NIC10_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW0_14_SPECIAW_BASE 0x590EE80uww
#define NIC10_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC10_QM_DCCM0_BASE 0x5910000uww
#define NIC10_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC10_QM_DCCM0_SECTION 0x8000
#define mmNIC10_QM_AWC_AUX0_BASE 0x5918000uww
#define NIC10_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC10_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC10_QM_AWC_AUX0_SPECIAW_BASE 0x5918E80uww
#define NIC10_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC10_QM0_BASE 0x591A000uww
#define NIC10_QM0_MAX_OFFSET 0x1000
#define NIC10_QM0_SECTION 0x9000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x591A900uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x591A908uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x591A910uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x591A918uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x591A920uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x591A928uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x591A930uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x591A938uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x591A940uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x591A948uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x591A950uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x591A958uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x591A960uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x591A968uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x591A970uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC10_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x591A978uww
#define NIC10_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC10_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC10_QM0_AXUSEW_SECUWED_BASE 0x591AB00uww
#define NIC10_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC10_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC10_QM0_AXUSEW_NONSECUWED_BASE 0x591AB80uww
#define NIC10_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC10_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC10_QM0_DBG_HBW_BASE 0x591AC00uww
#define NIC10_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC10_QM0_DBG_WBW_BASE 0x591AC80uww
#define NIC10_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC10_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC10_QM0_CGM_BASE 0x591AD80uww
#define NIC10_QM0_CGM_MAX_OFFSET 0xC000
#define NIC10_QM0_CGM_SECTION 0x1000
#define mmNIC10_QM0_SPECIAW_BASE 0x591AE80uww
#define NIC10_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QM0_SPECIAW_SECTION 0x4180
#define mmNIC10_QPC0_BASE 0x591F000uww
#define NIC10_QPC0_MAX_OFFSET 0x1000
#define NIC10_QPC0_SECTION 0x7200
#define mmNIC10_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x591F720uww
#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x591F728uww
#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x591F730uww
#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x591F738uww
#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x591F740uww
#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x591F748uww
#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x591F750uww
#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x591F758uww
#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x591F760uww
#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x591F768uww
#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x591F770uww
#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x591F778uww
#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x591F780uww
#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x591F788uww
#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x591F790uww
#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x591F798uww
#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x591F7A0uww
#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x591F7A8uww
#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x591F7B0uww
#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x591F7B8uww
#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x591F7C0uww
#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x591F7C8uww
#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x591F7D0uww
#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x591F7D8uww
#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x591F7E0uww
#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x591F7E8uww
#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x591F7F0uww
#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x591F7F8uww
#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x591F800uww
#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x591F808uww
#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x591F810uww
#define NIC10_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x591F818uww
#define NIC10_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC10_QPC0_AXUSEW_CONG_QUE_BASE 0x591FB80uww
#define NIC10_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_WXWQE_BASE 0x591FBE0uww
#define NIC10_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x591FC40uww
#define NIC10_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_DB_FIFO_BASE 0x591FCA0uww
#define NIC10_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x591FD00uww
#define NIC10_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_EWW_FIFO_BASE 0x591FD60uww
#define NIC10_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_QPC_WESP_BASE 0x591FDC0uww
#define NIC10_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC10_QPC0_AXUSEW_QPC_WEQ_BASE 0x591FE20uww
#define NIC10_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC10_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC10_QPC0_SPECIAW_BASE 0x591FE80uww
#define NIC10_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x5920000uww
#define NIC10_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x5920080uww
#define NIC10_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x5920100uww
#define NIC10_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x5920180uww
#define NIC10_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_0_SPECIAW_BASE 0x5920E80uww
#define NIC10_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x5921000uww
#define NIC10_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x5921080uww
#define NIC10_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x5921100uww
#define NIC10_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x5921180uww
#define NIC10_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_1_SPECIAW_BASE 0x5921E80uww
#define NIC10_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x5922000uww
#define NIC10_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x5922080uww
#define NIC10_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x5922100uww
#define NIC10_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x5922180uww
#define NIC10_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_2_SPECIAW_BASE 0x5922E80uww
#define NIC10_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x5923000uww
#define NIC10_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x5923080uww
#define NIC10_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x5923100uww
#define NIC10_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x5923180uww
#define NIC10_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_3_SPECIAW_BASE 0x5923E80uww
#define NIC10_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x5924000uww
#define NIC10_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x5924080uww
#define NIC10_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x5924100uww
#define NIC10_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x5924180uww
#define NIC10_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_4_SPECIAW_BASE 0x5924E80uww
#define NIC10_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x5925000uww
#define NIC10_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x5925080uww
#define NIC10_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x5925100uww
#define NIC10_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x5925180uww
#define NIC10_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_5_SPECIAW_BASE 0x5925E80uww
#define NIC10_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x5926000uww
#define NIC10_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x5926080uww
#define NIC10_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x5926100uww
#define NIC10_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x5926180uww
#define NIC10_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_6_SPECIAW_BASE 0x5926E80uww
#define NIC10_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x5927000uww
#define NIC10_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x5927080uww
#define NIC10_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x5927100uww
#define NIC10_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x5927180uww
#define NIC10_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_7_SPECIAW_BASE 0x5927E80uww
#define NIC10_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x5928000uww
#define NIC10_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x5928080uww
#define NIC10_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x5928100uww
#define NIC10_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x5928180uww
#define NIC10_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_8_SPECIAW_BASE 0x5928E80uww
#define NIC10_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x5929000uww
#define NIC10_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x5929080uww
#define NIC10_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x5929100uww
#define NIC10_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x5929180uww
#define NIC10_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_9_SPECIAW_BASE 0x5929E80uww
#define NIC10_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x592A000uww
#define NIC10_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x592A080uww
#define NIC10_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x592A100uww
#define NIC10_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x592A180uww
#define NIC10_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_10_SPECIAW_BASE 0x592AE80uww
#define NIC10_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x592B000uww
#define NIC10_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x592B080uww
#define NIC10_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x592B100uww
#define NIC10_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x592B180uww
#define NIC10_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_11_SPECIAW_BASE 0x592BE80uww
#define NIC10_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x592C000uww
#define NIC10_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x592C080uww
#define NIC10_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x592C100uww
#define NIC10_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x592C180uww
#define NIC10_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_12_SPECIAW_BASE 0x592CE80uww
#define NIC10_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x592D000uww
#define NIC10_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x592D080uww
#define NIC10_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x592D100uww
#define NIC10_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x592D180uww
#define NIC10_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_13_SPECIAW_BASE 0x592DE80uww
#define NIC10_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC10_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x592E000uww
#define NIC10_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC10_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC10_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x592E080uww
#define NIC10_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC10_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC10_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x592E100uww
#define NIC10_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC10_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC10_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x592E180uww
#define NIC10_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC10_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC10_UMW1_14_SPECIAW_BASE 0x592EE80uww
#define NIC10_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC10_QM_DCCM1_BASE 0x5930000uww
#define NIC10_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC10_QM_DCCM1_SECTION 0x8000
#define mmNIC10_QM_AWC_AUX1_BASE 0x5938000uww
#define NIC10_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC10_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC10_QM_AWC_AUX1_SPECIAW_BASE 0x5938E80uww
#define NIC10_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC10_QM1_BASE 0x593A000uww
#define NIC10_QM1_MAX_OFFSET 0x1000
#define NIC10_QM1_SECTION 0x9000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x593A900uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x593A908uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x593A910uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x593A918uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x593A920uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x593A928uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x593A930uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x593A938uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x593A940uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x593A948uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x593A950uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x593A958uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x593A960uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x593A968uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x593A970uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC10_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x593A978uww
#define NIC10_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC10_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC10_QM1_AXUSEW_SECUWED_BASE 0x593AB00uww
#define NIC10_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC10_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC10_QM1_AXUSEW_NONSECUWED_BASE 0x593AB80uww
#define NIC10_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC10_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC10_QM1_DBG_HBW_BASE 0x593AC00uww
#define NIC10_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC10_QM1_DBG_WBW_BASE 0x593AC80uww
#define NIC10_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC10_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC10_QM1_CGM_BASE 0x593AD80uww
#define NIC10_QM1_CGM_MAX_OFFSET 0xC000
#define NIC10_QM1_CGM_SECTION 0x1000
#define mmNIC10_QM1_SPECIAW_BASE 0x593AE80uww
#define NIC10_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QM1_SPECIAW_SECTION 0x4180
#define mmNIC10_QPC1_BASE 0x593F000uww
#define NIC10_QPC1_MAX_OFFSET 0x1000
#define NIC10_QPC1_SECTION 0x7200
#define mmNIC10_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x593F720uww
#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x593F728uww
#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x593F730uww
#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x593F738uww
#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x593F740uww
#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x593F748uww
#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x593F750uww
#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x593F758uww
#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x593F760uww
#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x593F768uww
#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x593F770uww
#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x593F778uww
#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x593F780uww
#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x593F788uww
#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x593F790uww
#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x593F798uww
#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x593F7A0uww
#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x593F7A8uww
#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x593F7B0uww
#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x593F7B8uww
#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x593F7C0uww
#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x593F7C8uww
#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x593F7D0uww
#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x593F7D8uww
#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x593F7E0uww
#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x593F7E8uww
#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x593F7F0uww
#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x593F7F8uww
#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x593F800uww
#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x593F808uww
#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x593F810uww
#define NIC10_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC10_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x593F818uww
#define NIC10_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC10_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC10_QPC1_AXUSEW_CONG_QUE_BASE 0x593FB80uww
#define NIC10_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_WXWQE_BASE 0x593FBE0uww
#define NIC10_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x593FC40uww
#define NIC10_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_DB_FIFO_BASE 0x593FCA0uww
#define NIC10_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x593FD00uww
#define NIC10_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_EWW_FIFO_BASE 0x593FD60uww
#define NIC10_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_QPC_WESP_BASE 0x593FDC0uww
#define NIC10_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC10_QPC1_AXUSEW_QPC_WEQ_BASE 0x593FE20uww
#define NIC10_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC10_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC10_QPC1_SPECIAW_BASE 0x593FE80uww
#define NIC10_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC10_TMW_BASE 0x5948000uww
#define NIC10_TMW_MAX_OFFSET 0x1000
#define NIC10_TMW_SECTION 0xD600
#define mmNIC10_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x5948D60uww
#define NIC10_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC10_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC10_TMW_AXUSEW_TMW_FIFO_BASE 0x5948DC0uww
#define NIC10_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC10_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC10_TMW_AXUSEW_TMW_FSM_BASE 0x5948E20uww
#define NIC10_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC10_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC10_TMW_SPECIAW_BASE 0x5948E80uww
#define NIC10_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TMW_SPECIAW_SECTION 0x1800
#define mmNIC10_WXB_COWE_BASE 0x5949000uww
#define NIC10_WXB_COWE_MAX_OFFSET 0x1000
#define NIC10_WXB_COWE_SECTION 0x6100
#define mmNIC10_WXB_COWE_SCT_AWUSEW_BASE 0x5949610uww
#define NIC10_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC10_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC10_WXB_COWE_SPECIAW_BASE 0x5949E80uww
#define NIC10_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC10_WXE0_BASE 0x594A000uww
#define NIC10_WXE0_MAX_OFFSET 0x1000
#define NIC10_WXE0_SECTION 0x9000
#define mmNIC10_WXE0_WQE_AWUSEW_BASE 0x594A900uww
#define NIC10_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC10_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC10_WXE0_SPECIAW_BASE 0x594AE80uww
#define NIC10_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC10_WXE1_BASE 0x594B000uww
#define NIC10_WXE1_MAX_OFFSET 0x1000
#define NIC10_WXE1_SECTION 0x9000
#define mmNIC10_WXE1_WQE_AWUSEW_BASE 0x594B900uww
#define NIC10_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC10_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC10_WXE1_SPECIAW_BASE 0x594BE80uww
#define NIC10_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x594C000uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x594C050uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x594C0A0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x594C0F0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x594C140uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x594C190uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x594C1E0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x594C230uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x594C280uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x594C2D0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x594C320uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x594C370uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x594C3C0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x594C410uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x594C460uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x594C4B0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x594C500uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x594C550uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x594C5A0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x594C5F0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x594C640uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x594C690uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x594C6E0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x594C730uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x594C780uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x594C7D0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x594C820uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x594C870uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x594C8C0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x594C910uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x594C960uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC10_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x594C9B0uww
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC10_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC10_WXE0_AXUSEW_SPECIAW_BASE 0x594CE80uww
#define NIC10_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x594D000uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x594D050uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x594D0A0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x594D0F0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x594D140uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x594D190uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x594D1E0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x594D230uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x594D280uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x594D2D0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x594D320uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x594D370uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x594D3C0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x594D410uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x594D460uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x594D4B0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x594D500uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x594D550uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x594D5A0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x594D5F0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x594D640uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x594D690uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x594D6E0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x594D730uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x594D780uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x594D7D0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x594D820uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x594D870uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x594D8C0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x594D910uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x594D960uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC10_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x594D9B0uww
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC10_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC10_WXE1_AXUSEW_SPECIAW_BASE 0x594DE80uww
#define NIC10_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC10_TXS0_BASE 0x5950000uww
#define NIC10_TXS0_MAX_OFFSET 0x1000
#define NIC10_TXS0_SECTION 0xE800
#define mmNIC10_TXS0_SPECIAW_BASE 0x5950E80uww
#define NIC10_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC10_TXS1_BASE 0x5951000uww
#define NIC10_TXS1_MAX_OFFSET 0x1000
#define NIC10_TXS1_SECTION 0xE800
#define mmNIC10_TXS1_SPECIAW_BASE 0x5951E80uww
#define NIC10_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC10_TXE0_BASE 0x5952000uww
#define NIC10_TXE0_MAX_OFFSET 0x1000
#define NIC10_TXE0_SECTION 0xE800
#define mmNIC10_TXE0_SPECIAW_BASE 0x5952E80uww
#define NIC10_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC10_TXE1_BASE 0x5953000uww
#define NIC10_TXE1_MAX_OFFSET 0x1000
#define NIC10_TXE1_SECTION 0xE800
#define mmNIC10_TXE1_SPECIAW_BASE 0x5953E80uww
#define NIC10_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC10_TXB_BASE 0x5954000uww
#define NIC10_TXB_MAX_OFFSET 0x1000
#define NIC10_TXB_SECTION 0xE800
#define mmNIC10_TXB_SPECIAW_BASE 0x5954E80uww
#define NIC10_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_TXB_SPECIAW_SECTION 0x1800
#define mmNIC10_MSTW_IF_WW_SHWD_HBW_BASE 0x5955000uww
#define NIC10_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC10_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC10_MSTW_IF_WW_PWVT_HBW_BASE 0x5955200uww
#define NIC10_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC10_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC10_MSTW_IF_WW_SHWD_WBW_BASE 0x5955400uww
#define NIC10_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC10_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC10_MSTW_IF_WW_PWVT_WBW_BASE 0x5955600uww
#define NIC10_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC10_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC10_MSTW_IF_E2E_CWDT_BASE 0x5955800uww
#define NIC10_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC10_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC10_MSTW_IF_AXUSEW_BASE 0x5955A80uww
#define NIC10_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC10_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC10_MSTW_IF_DBG_HBW_BASE 0x5955B00uww
#define NIC10_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC10_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC10_MSTW_IF_DBG_WBW_BASE 0x5955B80uww
#define NIC10_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC10_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC10_MSTW_IF_COWE_HBW_BASE 0x5955C00uww
#define NIC10_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC10_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC10_MSTW_IF_COWE_WBW_BASE 0x5955D80uww
#define NIC10_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC10_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC10_MSTW_IF_SPECIAW_BASE 0x5955E80uww
#define NIC10_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC10_TX_AXUSEW_BASE 0x5956000uww
#define NIC10_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC10_TX_AXUSEW_SECTION 0x2000
#define mmNIC10_SEWDES0_BASE 0x5958000uww
#define NIC10_SEWDES0_MAX_OFFSET 0x3E40
#define NIC10_SEWDES0_SECTION 0x4000
#define mmNIC10_SEWDES1_BASE 0x595C000uww
#define NIC10_SEWDES1_MAX_OFFSET 0x3E40
#define NIC10_SEWDES1_SECTION 0x4000
#define mmNIC10_PHY_BASE 0x5960000uww
#define NIC10_PHY_MAX_OFFSET 0x1000
#define NIC10_PHY_SECTION 0xE800
#define mmNIC10_PHY_SPECIAW_BASE 0x5960E80uww
#define NIC10_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC10_PHY_SPECIAW_SECTION 0x7180
#define mmPWT10_MAC_AUX_BASE 0x5968000uww
#define PWT10_MAC_AUX_MAX_OFFSET 0x1000
#define PWT10_MAC_AUX_SECTION 0xE800
#define mmPWT10_MAC_AUX_SPECIAW_BASE 0x5968E80uww
#define PWT10_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT10_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT10_MAC_COWE_BASE 0x5969000uww
#define PWT10_MAC_COWE_MAX_OFFSET 0x1000
#define PWT10_MAC_COWE_SECTION 0xE800
#define mmPWT10_MAC_COWE_SPECIAW_BASE 0x5969E80uww
#define PWT10_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT10_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC10_MAC_WS_FEC_BASE 0x596A000uww
#define NIC10_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC10_MAC_WS_FEC_SECTION 0x1000
#define mmNIC10_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x596B000uww
#define NIC10_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC10_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC10_MAC_GWOB_STAT_WX0_BASE 0x596B100uww
#define NIC10_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC10_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC10_MAC_GWOB_STAT_WX1_BASE 0x596B18Cuww
#define NIC10_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC10_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC10_MAC_GWOB_STAT_WX2_BASE 0x596B218uww
#define NIC10_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC10_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC10_MAC_GWOB_STAT_WX3_BASE 0x596B2A4uww
#define NIC10_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC10_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC10_MAC_GWOB_STAT_TX0_BASE 0x596B330uww
#define NIC10_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC10_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC10_MAC_GWOB_STAT_TX1_BASE 0x596B398uww
#define NIC10_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC10_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC10_MAC_GWOB_STAT_TX2_BASE 0x596B400uww
#define NIC10_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC10_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC10_MAC_GWOB_STAT_TX3_BASE 0x596B468uww
#define NIC10_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC10_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC10_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x596B800uww
#define NIC10_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC10_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC10_MAC_CH0_MAC_PCS_BASE 0x596C000uww
#define NIC10_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC10_MAC_CH0_MAC_128_BASE 0x596C400uww
#define NIC10_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC10_MAC_CH0_MAC_AN_BASE 0x596C800uww
#define NIC10_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC10_MAC_CH1_MAC_PCS_BASE 0x596D000uww
#define NIC10_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC10_MAC_CH1_MAC_128_BASE 0x596D400uww
#define NIC10_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC10_MAC_CH1_MAC_AN_BASE 0x596D800uww
#define NIC10_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC10_MAC_CH2_MAC_PCS_BASE 0x596E000uww
#define NIC10_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC10_MAC_CH2_MAC_128_BASE 0x596E400uww
#define NIC10_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC10_MAC_CH2_MAC_AN_BASE 0x596E800uww
#define NIC10_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC10_MAC_CH3_MAC_PCS_BASE 0x596F000uww
#define NIC10_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC10_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC10_MAC_CH3_MAC_128_BASE 0x596F400uww
#define NIC10_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC10_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC10_MAC_CH3_MAC_AN_BASE 0x596F800uww
#define NIC10_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC10_MAC_CH3_MAC_AN_SECTION 0x10800
#define mmNIC11_UMW0_0_UNSECUWE_DOOWBEWW0_BASE 0x5980000uww
#define NIC11_UMW0_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_0_UNSECUWE_DOOWBEWW1_BASE 0x5980080uww
#define NIC11_UMW0_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_0_COMPWETION_QUEUE_CI_0_BASE 0x5980100uww
#define NIC11_UMW0_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_0_COMPWETION_QUEUE_CI_1_BASE 0x5980180uww
#define NIC11_UMW0_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_0_SPECIAW_BASE 0x5980E80uww
#define NIC11_UMW0_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_0_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_1_UNSECUWE_DOOWBEWW0_BASE 0x5981000uww
#define NIC11_UMW0_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_1_UNSECUWE_DOOWBEWW1_BASE 0x5981080uww
#define NIC11_UMW0_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_1_COMPWETION_QUEUE_CI_0_BASE 0x5981100uww
#define NIC11_UMW0_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_1_COMPWETION_QUEUE_CI_1_BASE 0x5981180uww
#define NIC11_UMW0_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_1_SPECIAW_BASE 0x5981E80uww
#define NIC11_UMW0_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_1_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_2_UNSECUWE_DOOWBEWW0_BASE 0x5982000uww
#define NIC11_UMW0_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_2_UNSECUWE_DOOWBEWW1_BASE 0x5982080uww
#define NIC11_UMW0_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_2_COMPWETION_QUEUE_CI_0_BASE 0x5982100uww
#define NIC11_UMW0_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_2_COMPWETION_QUEUE_CI_1_BASE 0x5982180uww
#define NIC11_UMW0_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_2_SPECIAW_BASE 0x5982E80uww
#define NIC11_UMW0_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_2_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_3_UNSECUWE_DOOWBEWW0_BASE 0x5983000uww
#define NIC11_UMW0_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_3_UNSECUWE_DOOWBEWW1_BASE 0x5983080uww
#define NIC11_UMW0_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_3_COMPWETION_QUEUE_CI_0_BASE 0x5983100uww
#define NIC11_UMW0_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_3_COMPWETION_QUEUE_CI_1_BASE 0x5983180uww
#define NIC11_UMW0_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_3_SPECIAW_BASE 0x5983E80uww
#define NIC11_UMW0_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_3_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_4_UNSECUWE_DOOWBEWW0_BASE 0x5984000uww
#define NIC11_UMW0_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_4_UNSECUWE_DOOWBEWW1_BASE 0x5984080uww
#define NIC11_UMW0_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_4_COMPWETION_QUEUE_CI_0_BASE 0x5984100uww
#define NIC11_UMW0_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_4_COMPWETION_QUEUE_CI_1_BASE 0x5984180uww
#define NIC11_UMW0_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_4_SPECIAW_BASE 0x5984E80uww
#define NIC11_UMW0_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_4_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_5_UNSECUWE_DOOWBEWW0_BASE 0x5985000uww
#define NIC11_UMW0_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_5_UNSECUWE_DOOWBEWW1_BASE 0x5985080uww
#define NIC11_UMW0_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_5_COMPWETION_QUEUE_CI_0_BASE 0x5985100uww
#define NIC11_UMW0_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_5_COMPWETION_QUEUE_CI_1_BASE 0x5985180uww
#define NIC11_UMW0_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_5_SPECIAW_BASE 0x5985E80uww
#define NIC11_UMW0_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_5_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_6_UNSECUWE_DOOWBEWW0_BASE 0x5986000uww
#define NIC11_UMW0_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_6_UNSECUWE_DOOWBEWW1_BASE 0x5986080uww
#define NIC11_UMW0_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_6_COMPWETION_QUEUE_CI_0_BASE 0x5986100uww
#define NIC11_UMW0_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_6_COMPWETION_QUEUE_CI_1_BASE 0x5986180uww
#define NIC11_UMW0_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_6_SPECIAW_BASE 0x5986E80uww
#define NIC11_UMW0_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_6_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_7_UNSECUWE_DOOWBEWW0_BASE 0x5987000uww
#define NIC11_UMW0_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_7_UNSECUWE_DOOWBEWW1_BASE 0x5987080uww
#define NIC11_UMW0_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_7_COMPWETION_QUEUE_CI_0_BASE 0x5987100uww
#define NIC11_UMW0_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_7_COMPWETION_QUEUE_CI_1_BASE 0x5987180uww
#define NIC11_UMW0_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_7_SPECIAW_BASE 0x5987E80uww
#define NIC11_UMW0_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_7_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_8_UNSECUWE_DOOWBEWW0_BASE 0x5988000uww
#define NIC11_UMW0_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_8_UNSECUWE_DOOWBEWW1_BASE 0x5988080uww
#define NIC11_UMW0_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_8_COMPWETION_QUEUE_CI_0_BASE 0x5988100uww
#define NIC11_UMW0_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_8_COMPWETION_QUEUE_CI_1_BASE 0x5988180uww
#define NIC11_UMW0_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_8_SPECIAW_BASE 0x5988E80uww
#define NIC11_UMW0_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_8_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_9_UNSECUWE_DOOWBEWW0_BASE 0x5989000uww
#define NIC11_UMW0_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_9_UNSECUWE_DOOWBEWW1_BASE 0x5989080uww
#define NIC11_UMW0_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_9_COMPWETION_QUEUE_CI_0_BASE 0x5989100uww
#define NIC11_UMW0_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_9_COMPWETION_QUEUE_CI_1_BASE 0x5989180uww
#define NIC11_UMW0_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_9_SPECIAW_BASE 0x5989E80uww
#define NIC11_UMW0_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_9_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_10_UNSECUWE_DOOWBEWW0_BASE 0x598A000uww
#define NIC11_UMW0_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_10_UNSECUWE_DOOWBEWW1_BASE 0x598A080uww
#define NIC11_UMW0_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_10_COMPWETION_QUEUE_CI_0_BASE 0x598A100uww
#define NIC11_UMW0_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_10_COMPWETION_QUEUE_CI_1_BASE 0x598A180uww
#define NIC11_UMW0_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_10_SPECIAW_BASE 0x598AE80uww
#define NIC11_UMW0_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_10_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_11_UNSECUWE_DOOWBEWW0_BASE 0x598B000uww
#define NIC11_UMW0_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_11_UNSECUWE_DOOWBEWW1_BASE 0x598B080uww
#define NIC11_UMW0_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_11_COMPWETION_QUEUE_CI_0_BASE 0x598B100uww
#define NIC11_UMW0_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_11_COMPWETION_QUEUE_CI_1_BASE 0x598B180uww
#define NIC11_UMW0_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_11_SPECIAW_BASE 0x598BE80uww
#define NIC11_UMW0_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_11_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_12_UNSECUWE_DOOWBEWW0_BASE 0x598C000uww
#define NIC11_UMW0_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_12_UNSECUWE_DOOWBEWW1_BASE 0x598C080uww
#define NIC11_UMW0_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_12_COMPWETION_QUEUE_CI_0_BASE 0x598C100uww
#define NIC11_UMW0_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_12_COMPWETION_QUEUE_CI_1_BASE 0x598C180uww
#define NIC11_UMW0_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_12_SPECIAW_BASE 0x598CE80uww
#define NIC11_UMW0_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_12_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_13_UNSECUWE_DOOWBEWW0_BASE 0x598D000uww
#define NIC11_UMW0_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_13_UNSECUWE_DOOWBEWW1_BASE 0x598D080uww
#define NIC11_UMW0_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_13_COMPWETION_QUEUE_CI_0_BASE 0x598D100uww
#define NIC11_UMW0_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_13_COMPWETION_QUEUE_CI_1_BASE 0x598D180uww
#define NIC11_UMW0_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_13_SPECIAW_BASE 0x598DE80uww
#define NIC11_UMW0_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_13_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW0_14_UNSECUWE_DOOWBEWW0_BASE 0x598E000uww
#define NIC11_UMW0_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW0_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW0_14_UNSECUWE_DOOWBEWW1_BASE 0x598E080uww
#define NIC11_UMW0_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW0_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW0_14_COMPWETION_QUEUE_CI_0_BASE 0x598E100uww
#define NIC11_UMW0_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW0_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW0_14_COMPWETION_QUEUE_CI_1_BASE 0x598E180uww
#define NIC11_UMW0_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW0_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW0_14_SPECIAW_BASE 0x598EE80uww
#define NIC11_UMW0_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW0_14_SPECIAW_SECTION 0x1180
#define mmNIC11_QM_DCCM0_BASE 0x5990000uww
#define NIC11_QM_DCCM0_MAX_OFFSET 0x4000
#define NIC11_QM_DCCM0_SECTION 0x8000
#define mmNIC11_QM_AWC_AUX0_BASE 0x5998000uww
#define NIC11_QM_AWC_AUX0_MAX_OFFSET 0x1000
#define NIC11_QM_AWC_AUX0_SECTION 0xE800
#define mmNIC11_QM_AWC_AUX0_SPECIAW_BASE 0x5998E80uww
#define NIC11_QM_AWC_AUX0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QM_AWC_AUX0_SPECIAW_SECTION 0x1180
#define mmNIC11_QM0_BASE 0x599A000uww
#define NIC11_QM0_MAX_OFFSET 0x1000
#define NIC11_QM0_SECTION 0x9000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW0_BASE 0x599A900uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW1_BASE 0x599A908uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW2_BASE 0x599A910uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW3_BASE 0x599A918uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW4_BASE 0x599A920uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW5_BASE 0x599A928uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW6_BASE 0x599A930uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW7_BASE 0x599A938uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW8_BASE 0x599A940uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW9_BASE 0x599A948uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW10_BASE 0x599A950uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW11_BASE 0x599A958uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW12_BASE 0x599A960uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW13_BASE 0x599A968uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW14_BASE 0x599A970uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC11_QM0_QMAN_WW64_BASE_ADDW15_BASE 0x599A978uww
#define NIC11_QM0_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC11_QM0_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC11_QM0_AXUSEW_SECUWED_BASE 0x599AB00uww
#define NIC11_QM0_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC11_QM0_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC11_QM0_AXUSEW_NONSECUWED_BASE 0x599AB80uww
#define NIC11_QM0_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC11_QM0_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC11_QM0_DBG_HBW_BASE 0x599AC00uww
#define NIC11_QM0_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_QM0_DBG_HBW_SECTION 0x8000
#define mmNIC11_QM0_DBG_WBW_BASE 0x599AC80uww
#define NIC11_QM0_DBG_WBW_MAX_OFFSET 0x5800
#define NIC11_QM0_DBG_WBW_SECTION 0x1000
#define mmNIC11_QM0_CGM_BASE 0x599AD80uww
#define NIC11_QM0_CGM_MAX_OFFSET 0xC000
#define NIC11_QM0_CGM_SECTION 0x1000
#define mmNIC11_QM0_SPECIAW_BASE 0x599AE80uww
#define NIC11_QM0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QM0_SPECIAW_SECTION 0x4180
#define mmNIC11_QPC0_BASE 0x599F000uww
#define NIC11_QPC0_MAX_OFFSET 0x1000
#define NIC11_QPC0_SECTION 0x7200
#define mmNIC11_QPC0_DBFIFO0_CI_UPD_ADDW_BASE 0x599F720uww
#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO1_CI_UPD_ADDW_BASE 0x599F728uww
#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO2_CI_UPD_ADDW_BASE 0x599F730uww
#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO3_CI_UPD_ADDW_BASE 0x599F738uww
#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO4_CI_UPD_ADDW_BASE 0x599F740uww
#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO5_CI_UPD_ADDW_BASE 0x599F748uww
#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO6_CI_UPD_ADDW_BASE 0x599F750uww
#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO7_CI_UPD_ADDW_BASE 0x599F758uww
#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO8_CI_UPD_ADDW_BASE 0x599F760uww
#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO9_CI_UPD_ADDW_BASE 0x599F768uww
#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO10_CI_UPD_ADDW_BASE 0x599F770uww
#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO11_CI_UPD_ADDW_BASE 0x599F778uww
#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO12_CI_UPD_ADDW_BASE 0x599F780uww
#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO13_CI_UPD_ADDW_BASE 0x599F788uww
#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO14_CI_UPD_ADDW_BASE 0x599F790uww
#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO15_CI_UPD_ADDW_BASE 0x599F798uww
#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO16_CI_UPD_ADDW_BASE 0x599F7A0uww
#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO17_CI_UPD_ADDW_BASE 0x599F7A8uww
#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO18_CI_UPD_ADDW_BASE 0x599F7B0uww
#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO19_CI_UPD_ADDW_BASE 0x599F7B8uww
#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO20_CI_UPD_ADDW_BASE 0x599F7C0uww
#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO21_CI_UPD_ADDW_BASE 0x599F7C8uww
#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO22_CI_UPD_ADDW_BASE 0x599F7D0uww
#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO23_CI_UPD_ADDW_BASE 0x599F7D8uww
#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO24_CI_UPD_ADDW_BASE 0x599F7E0uww
#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO25_CI_UPD_ADDW_BASE 0x599F7E8uww
#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO26_CI_UPD_ADDW_BASE 0x599F7F0uww
#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO27_CI_UPD_ADDW_BASE 0x599F7F8uww
#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO28_CI_UPD_ADDW_BASE 0x599F800uww
#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFO29_CI_UPD_ADDW_BASE 0x599F808uww
#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x599F810uww
#define NIC11_QPC0_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x599F818uww
#define NIC11_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC0_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC11_QPC0_AXUSEW_CONG_QUE_BASE 0x599FB80uww
#define NIC11_QPC0_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_WXWQE_BASE 0x599FBE0uww
#define NIC11_QPC0_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x599FC40uww
#define NIC11_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_DB_FIFO_BASE 0x599FCA0uww
#define NIC11_QPC0_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_EV_QUE_WBW_INTW_BASE 0x599FD00uww
#define NIC11_QPC0_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_EWW_FIFO_BASE 0x599FD60uww
#define NIC11_QPC0_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_QPC_WESP_BASE 0x599FDC0uww
#define NIC11_QPC0_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC11_QPC0_AXUSEW_QPC_WEQ_BASE 0x599FE20uww
#define NIC11_QPC0_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC11_QPC0_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC11_QPC0_SPECIAW_BASE 0x599FE80uww
#define NIC11_QPC0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QPC0_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_0_UNSECUWE_DOOWBEWW0_BASE 0x59A0000uww
#define NIC11_UMW1_0_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_0_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_0_UNSECUWE_DOOWBEWW1_BASE 0x59A0080uww
#define NIC11_UMW1_0_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_0_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_0_COMPWETION_QUEUE_CI_0_BASE 0x59A0100uww
#define NIC11_UMW1_0_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_0_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_0_COMPWETION_QUEUE_CI_1_BASE 0x59A0180uww
#define NIC11_UMW1_0_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_0_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_0_SPECIAW_BASE 0x59A0E80uww
#define NIC11_UMW1_0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_0_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_1_UNSECUWE_DOOWBEWW0_BASE 0x59A1000uww
#define NIC11_UMW1_1_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_1_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_1_UNSECUWE_DOOWBEWW1_BASE 0x59A1080uww
#define NIC11_UMW1_1_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_1_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_1_COMPWETION_QUEUE_CI_0_BASE 0x59A1100uww
#define NIC11_UMW1_1_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_1_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_1_COMPWETION_QUEUE_CI_1_BASE 0x59A1180uww
#define NIC11_UMW1_1_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_1_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_1_SPECIAW_BASE 0x59A1E80uww
#define NIC11_UMW1_1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_1_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_2_UNSECUWE_DOOWBEWW0_BASE 0x59A2000uww
#define NIC11_UMW1_2_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_2_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_2_UNSECUWE_DOOWBEWW1_BASE 0x59A2080uww
#define NIC11_UMW1_2_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_2_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_2_COMPWETION_QUEUE_CI_0_BASE 0x59A2100uww
#define NIC11_UMW1_2_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_2_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_2_COMPWETION_QUEUE_CI_1_BASE 0x59A2180uww
#define NIC11_UMW1_2_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_2_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_2_SPECIAW_BASE 0x59A2E80uww
#define NIC11_UMW1_2_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_2_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_3_UNSECUWE_DOOWBEWW0_BASE 0x59A3000uww
#define NIC11_UMW1_3_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_3_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_3_UNSECUWE_DOOWBEWW1_BASE 0x59A3080uww
#define NIC11_UMW1_3_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_3_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_3_COMPWETION_QUEUE_CI_0_BASE 0x59A3100uww
#define NIC11_UMW1_3_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_3_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_3_COMPWETION_QUEUE_CI_1_BASE 0x59A3180uww
#define NIC11_UMW1_3_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_3_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_3_SPECIAW_BASE 0x59A3E80uww
#define NIC11_UMW1_3_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_3_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_4_UNSECUWE_DOOWBEWW0_BASE 0x59A4000uww
#define NIC11_UMW1_4_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_4_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_4_UNSECUWE_DOOWBEWW1_BASE 0x59A4080uww
#define NIC11_UMW1_4_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_4_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_4_COMPWETION_QUEUE_CI_0_BASE 0x59A4100uww
#define NIC11_UMW1_4_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_4_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_4_COMPWETION_QUEUE_CI_1_BASE 0x59A4180uww
#define NIC11_UMW1_4_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_4_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_4_SPECIAW_BASE 0x59A4E80uww
#define NIC11_UMW1_4_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_4_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_5_UNSECUWE_DOOWBEWW0_BASE 0x59A5000uww
#define NIC11_UMW1_5_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_5_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_5_UNSECUWE_DOOWBEWW1_BASE 0x59A5080uww
#define NIC11_UMW1_5_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_5_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_5_COMPWETION_QUEUE_CI_0_BASE 0x59A5100uww
#define NIC11_UMW1_5_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_5_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_5_COMPWETION_QUEUE_CI_1_BASE 0x59A5180uww
#define NIC11_UMW1_5_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_5_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_5_SPECIAW_BASE 0x59A5E80uww
#define NIC11_UMW1_5_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_5_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_6_UNSECUWE_DOOWBEWW0_BASE 0x59A6000uww
#define NIC11_UMW1_6_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_6_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_6_UNSECUWE_DOOWBEWW1_BASE 0x59A6080uww
#define NIC11_UMW1_6_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_6_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_6_COMPWETION_QUEUE_CI_0_BASE 0x59A6100uww
#define NIC11_UMW1_6_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_6_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_6_COMPWETION_QUEUE_CI_1_BASE 0x59A6180uww
#define NIC11_UMW1_6_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_6_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_6_SPECIAW_BASE 0x59A6E80uww
#define NIC11_UMW1_6_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_6_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_7_UNSECUWE_DOOWBEWW0_BASE 0x59A7000uww
#define NIC11_UMW1_7_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_7_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_7_UNSECUWE_DOOWBEWW1_BASE 0x59A7080uww
#define NIC11_UMW1_7_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_7_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_7_COMPWETION_QUEUE_CI_0_BASE 0x59A7100uww
#define NIC11_UMW1_7_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_7_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_7_COMPWETION_QUEUE_CI_1_BASE 0x59A7180uww
#define NIC11_UMW1_7_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_7_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_7_SPECIAW_BASE 0x59A7E80uww
#define NIC11_UMW1_7_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_7_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_8_UNSECUWE_DOOWBEWW0_BASE 0x59A8000uww
#define NIC11_UMW1_8_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_8_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_8_UNSECUWE_DOOWBEWW1_BASE 0x59A8080uww
#define NIC11_UMW1_8_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_8_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_8_COMPWETION_QUEUE_CI_0_BASE 0x59A8100uww
#define NIC11_UMW1_8_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_8_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_8_COMPWETION_QUEUE_CI_1_BASE 0x59A8180uww
#define NIC11_UMW1_8_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_8_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_8_SPECIAW_BASE 0x59A8E80uww
#define NIC11_UMW1_8_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_8_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_9_UNSECUWE_DOOWBEWW0_BASE 0x59A9000uww
#define NIC11_UMW1_9_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_9_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_9_UNSECUWE_DOOWBEWW1_BASE 0x59A9080uww
#define NIC11_UMW1_9_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_9_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_9_COMPWETION_QUEUE_CI_0_BASE 0x59A9100uww
#define NIC11_UMW1_9_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_9_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_9_COMPWETION_QUEUE_CI_1_BASE 0x59A9180uww
#define NIC11_UMW1_9_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_9_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_9_SPECIAW_BASE 0x59A9E80uww
#define NIC11_UMW1_9_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_9_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_10_UNSECUWE_DOOWBEWW0_BASE 0x59AA000uww
#define NIC11_UMW1_10_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_10_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_10_UNSECUWE_DOOWBEWW1_BASE 0x59AA080uww
#define NIC11_UMW1_10_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_10_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_10_COMPWETION_QUEUE_CI_0_BASE 0x59AA100uww
#define NIC11_UMW1_10_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_10_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_10_COMPWETION_QUEUE_CI_1_BASE 0x59AA180uww
#define NIC11_UMW1_10_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_10_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_10_SPECIAW_BASE 0x59AAE80uww
#define NIC11_UMW1_10_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_10_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_11_UNSECUWE_DOOWBEWW0_BASE 0x59AB000uww
#define NIC11_UMW1_11_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_11_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_11_UNSECUWE_DOOWBEWW1_BASE 0x59AB080uww
#define NIC11_UMW1_11_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_11_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_11_COMPWETION_QUEUE_CI_0_BASE 0x59AB100uww
#define NIC11_UMW1_11_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_11_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_11_COMPWETION_QUEUE_CI_1_BASE 0x59AB180uww
#define NIC11_UMW1_11_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_11_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_11_SPECIAW_BASE 0x59ABE80uww
#define NIC11_UMW1_11_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_11_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_12_UNSECUWE_DOOWBEWW0_BASE 0x59AC000uww
#define NIC11_UMW1_12_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_12_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_12_UNSECUWE_DOOWBEWW1_BASE 0x59AC080uww
#define NIC11_UMW1_12_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_12_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_12_COMPWETION_QUEUE_CI_0_BASE 0x59AC100uww
#define NIC11_UMW1_12_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_12_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_12_COMPWETION_QUEUE_CI_1_BASE 0x59AC180uww
#define NIC11_UMW1_12_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_12_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_12_SPECIAW_BASE 0x59ACE80uww
#define NIC11_UMW1_12_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_12_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_13_UNSECUWE_DOOWBEWW0_BASE 0x59AD000uww
#define NIC11_UMW1_13_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_13_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_13_UNSECUWE_DOOWBEWW1_BASE 0x59AD080uww
#define NIC11_UMW1_13_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_13_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_13_COMPWETION_QUEUE_CI_0_BASE 0x59AD100uww
#define NIC11_UMW1_13_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_13_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_13_COMPWETION_QUEUE_CI_1_BASE 0x59AD180uww
#define NIC11_UMW1_13_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_13_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_13_SPECIAW_BASE 0x59ADE80uww
#define NIC11_UMW1_13_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_13_SPECIAW_SECTION 0x1800
#define mmNIC11_UMW1_14_UNSECUWE_DOOWBEWW0_BASE 0x59AE000uww
#define NIC11_UMW1_14_UNSECUWE_DOOWBEWW0_MAX_OFFSET 0x1000
#define NIC11_UMW1_14_UNSECUWE_DOOWBEWW0_SECTION 0x8000
#define mmNIC11_UMW1_14_UNSECUWE_DOOWBEWW1_BASE 0x59AE080uww
#define NIC11_UMW1_14_UNSECUWE_DOOWBEWW1_MAX_OFFSET 0x1000
#define NIC11_UMW1_14_UNSECUWE_DOOWBEWW1_SECTION 0x8000
#define mmNIC11_UMW1_14_COMPWETION_QUEUE_CI_0_BASE 0x59AE100uww
#define NIC11_UMW1_14_COMPWETION_QUEUE_CI_0_MAX_OFFSET 0x8000
#define NIC11_UMW1_14_COMPWETION_QUEUE_CI_0_SECTION 0x8000
#define mmNIC11_UMW1_14_COMPWETION_QUEUE_CI_1_BASE 0x59AE180uww
#define NIC11_UMW1_14_COMPWETION_QUEUE_CI_1_MAX_OFFSET 0x8000
#define NIC11_UMW1_14_COMPWETION_QUEUE_CI_1_SECTION 0xD000
#define mmNIC11_UMW1_14_SPECIAW_BASE 0x59AEE80uww
#define NIC11_UMW1_14_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_UMW1_14_SPECIAW_SECTION 0x1180
#define mmNIC11_QM_DCCM1_BASE 0x59B0000uww
#define NIC11_QM_DCCM1_MAX_OFFSET 0x4000
#define NIC11_QM_DCCM1_SECTION 0x8000
#define mmNIC11_QM_AWC_AUX1_BASE 0x59B8000uww
#define NIC11_QM_AWC_AUX1_MAX_OFFSET 0x1000
#define NIC11_QM_AWC_AUX1_SECTION 0xE800
#define mmNIC11_QM_AWC_AUX1_SPECIAW_BASE 0x59B8E80uww
#define NIC11_QM_AWC_AUX1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QM_AWC_AUX1_SPECIAW_SECTION 0x1180
#define mmNIC11_QM1_BASE 0x59BA000uww
#define NIC11_QM1_MAX_OFFSET 0x1000
#define NIC11_QM1_SECTION 0x9000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW0_BASE 0x59BA900uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW0_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW0_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW1_BASE 0x59BA908uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW1_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW1_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW2_BASE 0x59BA910uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW2_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW2_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW3_BASE 0x59BA918uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW3_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW3_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW4_BASE 0x59BA920uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW4_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW4_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW5_BASE 0x59BA928uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW5_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW5_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW6_BASE 0x59BA930uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW6_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW6_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW7_BASE 0x59BA938uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW7_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW7_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW8_BASE 0x59BA940uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW8_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW8_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW9_BASE 0x59BA948uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW9_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW9_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW10_BASE 0x59BA950uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW10_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW10_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW11_BASE 0x59BA958uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW11_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW11_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW12_BASE 0x59BA960uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW12_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW12_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW13_BASE 0x59BA968uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW13_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW13_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW14_BASE 0x59BA970uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW14_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW14_SECTION 0x8000
#define mmNIC11_QM1_QMAN_WW64_BASE_ADDW15_BASE 0x59BA978uww
#define NIC11_QM1_QMAN_WW64_BASE_ADDW15_MAX_OFFSET 0x8000
#define NIC11_QM1_QMAN_WW64_BASE_ADDW15_SECTION 0x1880
#define mmNIC11_QM1_AXUSEW_SECUWED_BASE 0x59BAB00uww
#define NIC11_QM1_AXUSEW_SECUWED_MAX_OFFSET 0x5000
#define NIC11_QM1_AXUSEW_SECUWED_SECTION 0x8000
#define mmNIC11_QM1_AXUSEW_NONSECUWED_BASE 0x59BAB80uww
#define NIC11_QM1_AXUSEW_NONSECUWED_MAX_OFFSET 0x5000
#define NIC11_QM1_AXUSEW_NONSECUWED_SECTION 0x8000
#define mmNIC11_QM1_DBG_HBW_BASE 0x59BAC00uww
#define NIC11_QM1_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_QM1_DBG_HBW_SECTION 0x8000
#define mmNIC11_QM1_DBG_WBW_BASE 0x59BAC80uww
#define NIC11_QM1_DBG_WBW_MAX_OFFSET 0x5800
#define NIC11_QM1_DBG_WBW_SECTION 0x1000
#define mmNIC11_QM1_CGM_BASE 0x59BAD80uww
#define NIC11_QM1_CGM_MAX_OFFSET 0xC000
#define NIC11_QM1_CGM_SECTION 0x1000
#define mmNIC11_QM1_SPECIAW_BASE 0x59BAE80uww
#define NIC11_QM1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QM1_SPECIAW_SECTION 0x4180
#define mmNIC11_QPC1_BASE 0x59BF000uww
#define NIC11_QPC1_MAX_OFFSET 0x1000
#define NIC11_QPC1_SECTION 0x7200
#define mmNIC11_QPC1_DBFIFO0_CI_UPD_ADDW_BASE 0x59BF720uww
#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO0_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO1_CI_UPD_ADDW_BASE 0x59BF728uww
#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO1_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO2_CI_UPD_ADDW_BASE 0x59BF730uww
#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO2_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO3_CI_UPD_ADDW_BASE 0x59BF738uww
#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO3_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO4_CI_UPD_ADDW_BASE 0x59BF740uww
#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO4_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO5_CI_UPD_ADDW_BASE 0x59BF748uww
#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO5_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO6_CI_UPD_ADDW_BASE 0x59BF750uww
#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO6_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO7_CI_UPD_ADDW_BASE 0x59BF758uww
#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO7_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO8_CI_UPD_ADDW_BASE 0x59BF760uww
#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO8_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO9_CI_UPD_ADDW_BASE 0x59BF768uww
#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO9_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO10_CI_UPD_ADDW_BASE 0x59BF770uww
#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO10_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO11_CI_UPD_ADDW_BASE 0x59BF778uww
#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO11_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO12_CI_UPD_ADDW_BASE 0x59BF780uww
#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO12_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO13_CI_UPD_ADDW_BASE 0x59BF788uww
#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO13_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO14_CI_UPD_ADDW_BASE 0x59BF790uww
#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO14_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO15_CI_UPD_ADDW_BASE 0x59BF798uww
#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO15_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO16_CI_UPD_ADDW_BASE 0x59BF7A0uww
#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO16_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO17_CI_UPD_ADDW_BASE 0x59BF7A8uww
#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO17_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO18_CI_UPD_ADDW_BASE 0x59BF7B0uww
#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO18_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO19_CI_UPD_ADDW_BASE 0x59BF7B8uww
#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO19_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO20_CI_UPD_ADDW_BASE 0x59BF7C0uww
#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO20_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO21_CI_UPD_ADDW_BASE 0x59BF7C8uww
#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO21_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO22_CI_UPD_ADDW_BASE 0x59BF7D0uww
#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO22_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO23_CI_UPD_ADDW_BASE 0x59BF7D8uww
#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO23_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO24_CI_UPD_ADDW_BASE 0x59BF7E0uww
#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO24_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO25_CI_UPD_ADDW_BASE 0x59BF7E8uww
#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO25_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO26_CI_UPD_ADDW_BASE 0x59BF7F0uww
#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO26_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO27_CI_UPD_ADDW_BASE 0x59BF7F8uww
#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO27_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO28_CI_UPD_ADDW_BASE 0x59BF800uww
#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO28_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFO29_CI_UPD_ADDW_BASE 0x59BF808uww
#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFO29_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFOSECUW_CI_UPD_ADDW_BASE 0x59BF810uww
#define NIC11_QPC1_DBFIFOSECUW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFOSECUW_CI_UPD_ADDW_SECTION 0x8000
#define mmNIC11_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_BASE 0x59BF818uww
#define NIC11_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_MAX_OFFSET 0x8000
#define NIC11_QPC1_DBFIFOPWIVIW_CI_UPD_ADDW_SECTION 0x3680
#define mmNIC11_QPC1_AXUSEW_CONG_QUE_BASE 0x59BFB80uww
#define NIC11_QPC1_AXUSEW_CONG_QUE_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_CONG_QUE_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_WXWQE_BASE 0x59BFBE0uww
#define NIC11_QPC1_AXUSEW_WXWQE_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_WXWQE_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_BASE 0x59BFC40uww
#define NIC11_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_TXWQE_WBW_QMAN_BP_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_DB_FIFO_BASE 0x59BFCA0uww
#define NIC11_QPC1_AXUSEW_DB_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_DB_FIFO_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_EV_QUE_WBW_INTW_BASE 0x59BFD00uww
#define NIC11_QPC1_AXUSEW_EV_QUE_WBW_INTW_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_EV_QUE_WBW_INTW_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_EWW_FIFO_BASE 0x59BFD60uww
#define NIC11_QPC1_AXUSEW_EWW_FIFO_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_EWW_FIFO_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_QPC_WESP_BASE 0x59BFDC0uww
#define NIC11_QPC1_AXUSEW_QPC_WESP_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_QPC_WESP_SECTION 0x6000
#define mmNIC11_QPC1_AXUSEW_QPC_WEQ_BASE 0x59BFE20uww
#define NIC11_QPC1_AXUSEW_QPC_WEQ_MAX_OFFSET 0x5000
#define NIC11_QPC1_AXUSEW_QPC_WEQ_SECTION 0x6000
#define mmNIC11_QPC1_SPECIAW_BASE 0x59BFE80uww
#define NIC11_QPC1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_QPC1_SPECIAW_SECTION 0x8180
#define mmNIC11_TMW_BASE 0x59C8000uww
#define NIC11_TMW_MAX_OFFSET 0x1000
#define NIC11_TMW_SECTION 0xD600
#define mmNIC11_TMW_AXUSEW_TMW_FWEE_WIST_BASE 0x59C8D60uww
#define NIC11_TMW_AXUSEW_TMW_FWEE_WIST_MAX_OFFSET 0x5000
#define NIC11_TMW_AXUSEW_TMW_FWEE_WIST_SECTION 0x6000
#define mmNIC11_TMW_AXUSEW_TMW_FIFO_BASE 0x59C8DC0uww
#define NIC11_TMW_AXUSEW_TMW_FIFO_MAX_OFFSET 0x5000
#define NIC11_TMW_AXUSEW_TMW_FIFO_SECTION 0x6000
#define mmNIC11_TMW_AXUSEW_TMW_FSM_BASE 0x59C8E20uww
#define NIC11_TMW_AXUSEW_TMW_FSM_MAX_OFFSET 0x5000
#define NIC11_TMW_AXUSEW_TMW_FSM_SECTION 0x6000
#define mmNIC11_TMW_SPECIAW_BASE 0x59C8E80uww
#define NIC11_TMW_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TMW_SPECIAW_SECTION 0x1800
#define mmNIC11_WXB_COWE_BASE 0x59C9000uww
#define NIC11_WXB_COWE_MAX_OFFSET 0x1000
#define NIC11_WXB_COWE_SECTION 0x6100
#define mmNIC11_WXB_COWE_SCT_AWUSEW_BASE 0x59C9610uww
#define NIC11_WXB_COWE_SCT_AWUSEW_MAX_OFFSET 0x5000
#define NIC11_WXB_COWE_SCT_AWUSEW_SECTION 0x8700
#define mmNIC11_WXB_COWE_SPECIAW_BASE 0x59C9E80uww
#define NIC11_WXB_COWE_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_WXB_COWE_SPECIAW_SECTION 0x1800
#define mmNIC11_WXE0_BASE 0x59CA000uww
#define NIC11_WXE0_MAX_OFFSET 0x1000
#define NIC11_WXE0_SECTION 0x9000
#define mmNIC11_WXE0_WQE_AWUSEW_BASE 0x59CA900uww
#define NIC11_WXE0_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC11_WXE0_WQE_AWUSEW_SECTION 0x5800
#define mmNIC11_WXE0_SPECIAW_BASE 0x59CAE80uww
#define NIC11_WXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_WXE0_SPECIAW_SECTION 0x1800
#define mmNIC11_WXE1_BASE 0x59CB000uww
#define NIC11_WXE1_MAX_OFFSET 0x1000
#define NIC11_WXE1_SECTION 0x9000
#define mmNIC11_WXE1_WQE_AWUSEW_BASE 0x59CB900uww
#define NIC11_WXE1_WQE_AWUSEW_MAX_OFFSET 0x5000
#define NIC11_WXE1_WQE_AWUSEW_SECTION 0x5800
#define mmNIC11_WXE1_SPECIAW_BASE 0x59CBE80uww
#define NIC11_WXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_WXE1_SPECIAW_SECTION 0x1800
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ0_BASE 0x59CC000uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ1_BASE 0x59CC050uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ2_BASE 0x59CC0A0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ3_BASE 0x59CC0F0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ4_BASE 0x59CC140uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ5_BASE 0x59CC190uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ6_BASE 0x59CC1E0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ7_BASE 0x59CC230uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ8_BASE 0x59CC280uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ9_BASE 0x59CC2D0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ10_BASE 0x59CC320uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ11_BASE 0x59CC370uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ12_BASE 0x59CC3C0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ13_BASE 0x59CC410uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ14_BASE 0x59CC460uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ15_BASE 0x59CC4B0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ16_BASE 0x59CC500uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ17_BASE 0x59CC550uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ18_BASE 0x59CC5A0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ19_BASE 0x59CC5F0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ20_BASE 0x59CC640uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ21_BASE 0x59CC690uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ22_BASE 0x59CC6E0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ23_BASE 0x59CC730uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ24_BASE 0x59CC780uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ25_BASE 0x59CC7D0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ26_BASE 0x59CC820uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ27_BASE 0x59CC870uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ28_BASE 0x59CC8C0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ29_BASE 0x59CC910uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ30_BASE 0x59CC960uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC11_WXE0_AXUSEW_AXUSEW_CQ31_BASE 0x59CC9B0uww
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC11_WXE0_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC11_WXE0_AXUSEW_SPECIAW_BASE 0x59CCE80uww
#define NIC11_WXE0_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_WXE0_AXUSEW_SPECIAW_SECTION 0x1800
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ0_BASE 0x59CD000uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ0_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ0_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ1_BASE 0x59CD050uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ1_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ1_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ2_BASE 0x59CD0A0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ2_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ2_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ3_BASE 0x59CD0F0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ3_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ3_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ4_BASE 0x59CD140uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ4_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ4_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ5_BASE 0x59CD190uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ5_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ5_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ6_BASE 0x59CD1E0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ6_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ6_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ7_BASE 0x59CD230uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ7_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ7_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ8_BASE 0x59CD280uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ8_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ8_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ9_BASE 0x59CD2D0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ9_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ9_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ10_BASE 0x59CD320uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ10_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ10_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ11_BASE 0x59CD370uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ11_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ11_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ12_BASE 0x59CD3C0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ12_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ12_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ13_BASE 0x59CD410uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ13_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ13_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ14_BASE 0x59CD460uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ14_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ14_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ15_BASE 0x59CD4B0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ15_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ15_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ16_BASE 0x59CD500uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ16_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ16_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ17_BASE 0x59CD550uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ17_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ17_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ18_BASE 0x59CD5A0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ18_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ18_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ19_BASE 0x59CD5F0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ19_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ19_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ20_BASE 0x59CD640uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ20_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ20_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ21_BASE 0x59CD690uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ21_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ21_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ22_BASE 0x59CD6E0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ22_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ22_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ23_BASE 0x59CD730uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ23_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ23_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ24_BASE 0x59CD780uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ24_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ24_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ25_BASE 0x59CD7D0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ25_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ25_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ26_BASE 0x59CD820uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ26_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ26_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ27_BASE 0x59CD870uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ27_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ27_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ28_BASE 0x59CD8C0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ28_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ28_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ29_BASE 0x59CD910uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ29_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ29_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ30_BASE 0x59CD960uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ30_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ30_SECTION 0x5000
#define mmNIC11_WXE1_AXUSEW_AXUSEW_CQ31_BASE 0x59CD9B0uww
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ31_MAX_OFFSET 0x5000
#define NIC11_WXE1_AXUSEW_AXUSEW_CQ31_SECTION 0x4D00
#define mmNIC11_WXE1_AXUSEW_SPECIAW_BASE 0x59CDE80uww
#define NIC11_WXE1_AXUSEW_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_WXE1_AXUSEW_SPECIAW_SECTION 0x2180
#define mmNIC11_TXS0_BASE 0x59D0000uww
#define NIC11_TXS0_MAX_OFFSET 0x1000
#define NIC11_TXS0_SECTION 0xE800
#define mmNIC11_TXS0_SPECIAW_BASE 0x59D0E80uww
#define NIC11_TXS0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TXS0_SPECIAW_SECTION 0x1800
#define mmNIC11_TXS1_BASE 0x59D1000uww
#define NIC11_TXS1_MAX_OFFSET 0x1000
#define NIC11_TXS1_SECTION 0xE800
#define mmNIC11_TXS1_SPECIAW_BASE 0x59D1E80uww
#define NIC11_TXS1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TXS1_SPECIAW_SECTION 0x1800
#define mmNIC11_TXE0_BASE 0x59D2000uww
#define NIC11_TXE0_MAX_OFFSET 0x1000
#define NIC11_TXE0_SECTION 0xE800
#define mmNIC11_TXE0_SPECIAW_BASE 0x59D2E80uww
#define NIC11_TXE0_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TXE0_SPECIAW_SECTION 0x1800
#define mmNIC11_TXE1_BASE 0x59D3000uww
#define NIC11_TXE1_MAX_OFFSET 0x1000
#define NIC11_TXE1_SECTION 0xE800
#define mmNIC11_TXE1_SPECIAW_BASE 0x59D3E80uww
#define NIC11_TXE1_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TXE1_SPECIAW_SECTION 0x1800
#define mmNIC11_TXB_BASE 0x59D4000uww
#define NIC11_TXB_MAX_OFFSET 0x1000
#define NIC11_TXB_SECTION 0xE800
#define mmNIC11_TXB_SPECIAW_BASE 0x59D4E80uww
#define NIC11_TXB_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_TXB_SPECIAW_SECTION 0x1800
#define mmNIC11_MSTW_IF_WW_SHWD_HBW_BASE 0x59D5000uww
#define NIC11_MSTW_IF_WW_SHWD_HBW_MAX_OFFSET 0x17C0
#define NIC11_MSTW_IF_WW_SHWD_HBW_SECTION 0x2000
#define mmNIC11_MSTW_IF_WW_PWVT_HBW_BASE 0x59D5200uww
#define NIC11_MSTW_IF_WW_PWVT_HBW_MAX_OFFSET 0x17C0
#define NIC11_MSTW_IF_WW_PWVT_HBW_SECTION 0x2000
#define mmNIC11_MSTW_IF_WW_SHWD_WBW_BASE 0x59D5400uww
#define NIC11_MSTW_IF_WW_SHWD_WBW_MAX_OFFSET 0x14C0
#define NIC11_MSTW_IF_WW_SHWD_WBW_SECTION 0x2000
#define mmNIC11_MSTW_IF_WW_PWVT_WBW_BASE 0x59D5600uww
#define NIC11_MSTW_IF_WW_PWVT_WBW_MAX_OFFSET 0x14C0
#define NIC11_MSTW_IF_WW_PWVT_WBW_SECTION 0x2000
#define mmNIC11_MSTW_IF_E2E_CWDT_BASE 0x59D5800uww
#define NIC11_MSTW_IF_E2E_CWDT_MAX_OFFSET 0x2400
#define NIC11_MSTW_IF_E2E_CWDT_SECTION 0x2800
#define mmNIC11_MSTW_IF_AXUSEW_BASE 0x59D5A80uww
#define NIC11_MSTW_IF_AXUSEW_MAX_OFFSET 0x5000
#define NIC11_MSTW_IF_AXUSEW_SECTION 0x8000
#define mmNIC11_MSTW_IF_DBG_HBW_BASE 0x59D5B00uww
#define NIC11_MSTW_IF_DBG_HBW_MAX_OFFSET 0x5800
#define NIC11_MSTW_IF_DBG_HBW_SECTION 0x8000
#define mmNIC11_MSTW_IF_DBG_WBW_BASE 0x59D5B80uww
#define NIC11_MSTW_IF_DBG_WBW_MAX_OFFSET 0x5800
#define NIC11_MSTW_IF_DBG_WBW_SECTION 0x8000
#define mmNIC11_MSTW_IF_COWE_HBW_BASE 0x59D5C00uww
#define NIC11_MSTW_IF_COWE_HBW_MAX_OFFSET 0x1200
#define NIC11_MSTW_IF_COWE_HBW_SECTION 0x1800
#define mmNIC11_MSTW_IF_COWE_WBW_BASE 0x59D5D80uww
#define NIC11_MSTW_IF_COWE_WBW_MAX_OFFSET 0x8000
#define NIC11_MSTW_IF_COWE_WBW_SECTION 0x1000
#define mmNIC11_MSTW_IF_SPECIAW_BASE 0x59D5E80uww
#define NIC11_MSTW_IF_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_MSTW_IF_SPECIAW_SECTION 0x1800
#define mmNIC11_TX_AXUSEW_BASE 0x59D6000uww
#define NIC11_TX_AXUSEW_MAX_OFFSET 0x5000
#define NIC11_TX_AXUSEW_SECTION 0x2000
#define mmNIC11_SEWDES0_BASE 0x59D8000uww
#define NIC11_SEWDES0_MAX_OFFSET 0x3E40
#define NIC11_SEWDES0_SECTION 0x4000
#define mmNIC11_SEWDES1_BASE 0x59DC000uww
#define NIC11_SEWDES1_MAX_OFFSET 0x3E40
#define NIC11_SEWDES1_SECTION 0x4000
#define mmNIC11_PHY_BASE 0x59E0000uww
#define NIC11_PHY_MAX_OFFSET 0x1000
#define NIC11_PHY_SECTION 0xE800
#define mmNIC11_PHY_SPECIAW_BASE 0x59E0E80uww
#define NIC11_PHY_SPECIAW_MAX_OFFSET 0x1800
#define NIC11_PHY_SPECIAW_SECTION 0x7180
#define mmPWT11_MAC_AUX_BASE 0x59E8000uww
#define PWT11_MAC_AUX_MAX_OFFSET 0x1000
#define PWT11_MAC_AUX_SECTION 0xE800
#define mmPWT11_MAC_AUX_SPECIAW_BASE 0x59E8E80uww
#define PWT11_MAC_AUX_SPECIAW_MAX_OFFSET 0x1800
#define PWT11_MAC_AUX_SPECIAW_SECTION 0x1800
#define mmPWT11_MAC_COWE_BASE 0x59E9000uww
#define PWT11_MAC_COWE_MAX_OFFSET 0x1000
#define PWT11_MAC_COWE_SECTION 0xE800
#define mmPWT11_MAC_COWE_SPECIAW_BASE 0x59E9E80uww
#define PWT11_MAC_COWE_SPECIAW_MAX_OFFSET 0x1800
#define PWT11_MAC_COWE_SPECIAW_SECTION 0x1800
#define mmNIC11_MAC_WS_FEC_BASE 0x59EA000uww
#define NIC11_MAC_WS_FEC_MAX_OFFSET 0x2DC0
#define NIC11_MAC_WS_FEC_SECTION 0x1000
#define mmNIC11_MAC_GWOB_STAT_CONTWOW_WEG_BASE 0x59EB000uww
#define NIC11_MAC_GWOB_STAT_CONTWOW_WEG_MAX_OFFSET 0x2000
#define NIC11_MAC_GWOB_STAT_CONTWOW_WEG_SECTION 0x1000
#define mmNIC11_MAC_GWOB_STAT_WX0_BASE 0x59EB100uww
#define NIC11_MAC_GWOB_STAT_WX0_MAX_OFFSET 0x8C00
#define NIC11_MAC_GWOB_STAT_WX0_SECTION 0x8C00
#define mmNIC11_MAC_GWOB_STAT_WX1_BASE 0x59EB18Cuww
#define NIC11_MAC_GWOB_STAT_WX1_MAX_OFFSET 0x8C00
#define NIC11_MAC_GWOB_STAT_WX1_SECTION 0x8C00
#define mmNIC11_MAC_GWOB_STAT_WX2_BASE 0x59EB218uww
#define NIC11_MAC_GWOB_STAT_WX2_MAX_OFFSET 0x8C00
#define NIC11_MAC_GWOB_STAT_WX2_SECTION 0x8C00
#define mmNIC11_MAC_GWOB_STAT_WX3_BASE 0x59EB2A4uww
#define NIC11_MAC_GWOB_STAT_WX3_MAX_OFFSET 0x8C00
#define NIC11_MAC_GWOB_STAT_WX3_SECTION 0x8C00
#define mmNIC11_MAC_GWOB_STAT_TX0_BASE 0x59EB330uww
#define NIC11_MAC_GWOB_STAT_TX0_MAX_OFFSET 0x6800
#define NIC11_MAC_GWOB_STAT_TX0_SECTION 0x6800
#define mmNIC11_MAC_GWOB_STAT_TX1_BASE 0x59EB398uww
#define NIC11_MAC_GWOB_STAT_TX1_MAX_OFFSET 0x6800
#define NIC11_MAC_GWOB_STAT_TX1_SECTION 0x6800
#define mmNIC11_MAC_GWOB_STAT_TX2_BASE 0x59EB400uww
#define NIC11_MAC_GWOB_STAT_TX2_MAX_OFFSET 0x6800
#define NIC11_MAC_GWOB_STAT_TX2_SECTION 0x6800
#define mmNIC11_MAC_GWOB_STAT_TX3_BASE 0x59EB468uww
#define NIC11_MAC_GWOB_STAT_TX3_MAX_OFFSET 0x6800
#define NIC11_MAC_GWOB_STAT_TX3_SECTION 0x3980
#define mmNIC11_MAC_GWOB_STAT_WSFEC_STATS_BASE 0x59EB800uww
#define NIC11_MAC_GWOB_STAT_WSFEC_STATS_MAX_OFFSET 0x1EC0
#define NIC11_MAC_GWOB_STAT_WSFEC_STATS_SECTION 0x8000
#define mmNIC11_MAC_CH0_MAC_PCS_BASE 0x59EC000uww
#define NIC11_MAC_CH0_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH0_MAC_PCS_SECTION 0x4000
#define mmNIC11_MAC_CH0_MAC_128_BASE 0x59EC400uww
#define NIC11_MAC_CH0_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH0_MAC_128_SECTION 0x4000
#define mmNIC11_MAC_CH0_MAC_AN_BASE 0x59EC800uww
#define NIC11_MAC_CH0_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH0_MAC_AN_SECTION 0x8000
#define mmNIC11_MAC_CH1_MAC_PCS_BASE 0x59ED000uww
#define NIC11_MAC_CH1_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH1_MAC_PCS_SECTION 0x4000
#define mmNIC11_MAC_CH1_MAC_128_BASE 0x59ED400uww
#define NIC11_MAC_CH1_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH1_MAC_128_SECTION 0x4000
#define mmNIC11_MAC_CH1_MAC_AN_BASE 0x59ED800uww
#define NIC11_MAC_CH1_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH1_MAC_AN_SECTION 0x8000
#define mmNIC11_MAC_CH2_MAC_PCS_BASE 0x59EE000uww
#define NIC11_MAC_CH2_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH2_MAC_PCS_SECTION 0x4000
#define mmNIC11_MAC_CH2_MAC_128_BASE 0x59EE400uww
#define NIC11_MAC_CH2_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH2_MAC_128_SECTION 0x4000
#define mmNIC11_MAC_CH2_MAC_AN_BASE 0x59EE800uww
#define NIC11_MAC_CH2_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH2_MAC_AN_SECTION 0x8000
#define mmNIC11_MAC_CH3_MAC_PCS_BASE 0x59EF000uww
#define NIC11_MAC_CH3_MAC_PCS_MAX_OFFSET 0x31C0
#define NIC11_MAC_CH3_MAC_PCS_SECTION 0x4000
#define mmNIC11_MAC_CH3_MAC_128_BASE 0x59EF400uww
#define NIC11_MAC_CH3_MAC_128_MAX_OFFSET 0xA400
#define NIC11_MAC_CH3_MAC_128_SECTION 0x4000
#define mmNIC11_MAC_CH3_MAC_AN_BASE 0x59EF800uww
#define NIC11_MAC_CH3_MAC_AN_MAX_OFFSET 0x4400
#define NIC11_MAC_CH3_MAC_AN_SECTION 0x610800
#define mmDCOWE0_WOM_TABWE_W_BASE 0x6000000uww
#define DCOWE0_WOM_TABWE_W_MAX_OFFSET 0x1000
#define DCOWE0_WOM_TABWE_W_SECTION 0x80000
#define mmDCOWE0_HMMU0_CS_WOM_TBW_BASE 0x6080000uww
#define DCOWE0_HMMU0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_HMMU0_CS_STM_BASE 0x6081000uww
#define DCOWE0_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_CS_STM_SECTION 0x1000
#define mmDCOWE0_HMMU0_CS_CTI_BASE 0x6082000uww
#define DCOWE0_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_CS_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU0_CS_ETF_BASE 0x6083000uww
#define DCOWE0_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_CS_ETF_SECTION 0x1000
#define mmDCOWE0_HMMU0_CS_SPMU_BASE 0x6084000uww
#define DCOWE0_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_CTI_BASE 0x6085000uww
#define DCOWE0_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU0_USEW_CTI_BASE 0x6086000uww
#define DCOWE0_HMMU0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_0_BASE 0x6087000uww
#define DCOWE0_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_0_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_1_BASE 0x6088000uww
#define DCOWE0_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_1_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_3_BASE 0x6089000uww
#define DCOWE0_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_3_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_2_BASE 0x608A000uww
#define DCOWE0_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_2_SECTION 0x1000
#define mmDCOWE0_HMMU0_BMON_4_BASE 0x608B000uww
#define DCOWE0_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCOWE0_HMMU0_BMON_4_SECTION 0x5000
#define mmDCOWE0_HMMU1_CS_WOM_TBW_BASE 0x6090000uww
#define DCOWE0_HMMU1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_HMMU1_CS_STM_BASE 0x6091000uww
#define DCOWE0_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_CS_STM_SECTION 0x1000
#define mmDCOWE0_HMMU1_CS_CTI_BASE 0x6092000uww
#define DCOWE0_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_CS_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU1_CS_ETF_BASE 0x6093000uww
#define DCOWE0_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_CS_ETF_SECTION 0x1000
#define mmDCOWE0_HMMU1_CS_SPMU_BASE 0x6094000uww
#define DCOWE0_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_CTI_BASE 0x6095000uww
#define DCOWE0_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU1_USEW_CTI_BASE 0x6096000uww
#define DCOWE0_HMMU1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_0_BASE 0x6097000uww
#define DCOWE0_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_0_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_1_BASE 0x6098000uww
#define DCOWE0_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_1_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_3_BASE 0x6099000uww
#define DCOWE0_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_3_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_2_BASE 0x609A000uww
#define DCOWE0_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_2_SECTION 0x1000
#define mmDCOWE0_HMMU1_BMON_4_BASE 0x609B000uww
#define DCOWE0_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCOWE0_HMMU1_BMON_4_SECTION 0x5000
#define mmDCOWE0_HMMU2_CS_WOM_TBW_BASE 0x60A0000uww
#define DCOWE0_HMMU2_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_HMMU2_CS_STM_BASE 0x60A1000uww
#define DCOWE0_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_CS_STM_SECTION 0x1000
#define mmDCOWE0_HMMU2_CS_CTI_BASE 0x60A2000uww
#define DCOWE0_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_CS_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU2_CS_ETF_BASE 0x60A3000uww
#define DCOWE0_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_CS_ETF_SECTION 0x1000
#define mmDCOWE0_HMMU2_CS_SPMU_BASE 0x60A4000uww
#define DCOWE0_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_CTI_BASE 0x60A5000uww
#define DCOWE0_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU2_USEW_CTI_BASE 0x60A6000uww
#define DCOWE0_HMMU2_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_0_BASE 0x60A7000uww
#define DCOWE0_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_0_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_1_BASE 0x60A8000uww
#define DCOWE0_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_1_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_3_BASE 0x60A9000uww
#define DCOWE0_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_3_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_2_BASE 0x60AA000uww
#define DCOWE0_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_2_SECTION 0x1000
#define mmDCOWE0_HMMU2_BMON_4_BASE 0x60AB000uww
#define DCOWE0_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCOWE0_HMMU2_BMON_4_SECTION 0x5000
#define mmDCOWE0_HMMU3_CS_WOM_TBW_BASE 0x60B0000uww
#define DCOWE0_HMMU3_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_HMMU3_CS_STM_BASE 0x60B1000uww
#define DCOWE0_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_CS_STM_SECTION 0x1000
#define mmDCOWE0_HMMU3_CS_CTI_BASE 0x60B2000uww
#define DCOWE0_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_CS_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU3_CS_ETF_BASE 0x60B3000uww
#define DCOWE0_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_CS_ETF_SECTION 0x1000
#define mmDCOWE0_HMMU3_CS_SPMU_BASE 0x60B4000uww
#define DCOWE0_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_CTI_BASE 0x60B5000uww
#define DCOWE0_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU3_USEW_CTI_BASE 0x60B6000uww
#define DCOWE0_HMMU3_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_0_BASE 0x60B7000uww
#define DCOWE0_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_0_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_1_BASE 0x60B8000uww
#define DCOWE0_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_1_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_3_BASE 0x60B9000uww
#define DCOWE0_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_3_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_2_BASE 0x60BA000uww
#define DCOWE0_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_2_SECTION 0x1000
#define mmDCOWE0_HMMU3_BMON_4_BASE 0x60BB000uww
#define DCOWE0_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCOWE0_HMMU3_BMON_4_SECTION 0x5000
#define mmDCOWE0_MME_CTWW_WOM_TABWE_BASE 0x60C0000uww
#define DCOWE0_MME_CTWW_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_WOM_TABWE_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_STM_BASE 0x60C1000uww
#define DCOWE0_MME_CTWW_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_STM_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_CTI_BASE 0x60C2000uww
#define DCOWE0_MME_CTWW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_CTI_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_ETF_BASE 0x60C3000uww
#define DCOWE0_MME_CTWW_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_ETF_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_SPMU_BASE 0x60C4000uww
#define DCOWE0_MME_CTWW_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_CTI0_BASE 0x60C5000uww
#define DCOWE0_MME_CTWW_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_CTI1_BASE 0x60C6000uww
#define DCOWE0_MME_CTWW_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_BMON0_BASE 0x60C7000uww
#define DCOWE0_MME_CTWW_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_BMON1_BASE 0x60C8000uww
#define DCOWE0_MME_CTWW_BMON1_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_BMON1_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_BMON2_BASE 0x60C9000uww
#define DCOWE0_MME_CTWW_BMON2_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_BMON2_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_BMON3_BASE 0x60CA000uww
#define DCOWE0_MME_CTWW_BMON3_MAX_OFFSET 0x1000
#define DCOWE0_MME_CTWW_BMON3_SECTION 0x1000
#define mmDCOWE0_MME_CTWW_AWC_WTT_BASE 0x60CB000uww
#define DCOWE0_MME_CTWW_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_MME_CTWW_AWC_WTT_SECTION 0x5000
#define mmDCOWE0_MME_SBTE0_WOM_TBW_BASE 0x60D0000uww
#define DCOWE0_MME_SBTE0_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_STM_BASE 0x60D1000uww
#define DCOWE0_MME_SBTE0_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_STM_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_CTI_BASE 0x60D2000uww
#define DCOWE0_MME_SBTE0_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_CTI_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_ETF_BASE 0x60D3000uww
#define DCOWE0_MME_SBTE0_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_ETF_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_SPMU_BASE 0x60D4000uww
#define DCOWE0_MME_SBTE0_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_CTI0_BASE 0x60D5000uww
#define DCOWE0_MME_SBTE0_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_CTI1_BASE 0x60D6000uww
#define DCOWE0_MME_SBTE0_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_SBTE0_BMON0_BASE 0x60D7000uww
#define DCOWE0_MME_SBTE0_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE0_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_WOM_TBW_BASE 0x60D8000uww
#define DCOWE0_MME_SBTE1_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_STM_BASE 0x60D9000uww
#define DCOWE0_MME_SBTE1_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_STM_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_CTI_BASE 0x60DA000uww
#define DCOWE0_MME_SBTE1_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_CTI_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_ETF_BASE 0x60DB000uww
#define DCOWE0_MME_SBTE1_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_ETF_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_SPMU_BASE 0x60DC000uww
#define DCOWE0_MME_SBTE1_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_CTI0_BASE 0x60DD000uww
#define DCOWE0_MME_SBTE1_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_CTI1_BASE 0x60DE000uww
#define DCOWE0_MME_SBTE1_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_SBTE1_BMON0_BASE 0x60DF000uww
#define DCOWE0_MME_SBTE1_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE1_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_WOM_TBW_BASE 0x60E0000uww
#define DCOWE0_MME_SBTE2_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_STM_BASE 0x60E1000uww
#define DCOWE0_MME_SBTE2_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_STM_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_CTI_BASE 0x60E2000uww
#define DCOWE0_MME_SBTE2_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_CTI_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_ETF_BASE 0x60E3000uww
#define DCOWE0_MME_SBTE2_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_ETF_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_SPMU_BASE 0x60E4000uww
#define DCOWE0_MME_SBTE2_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_CTI0_BASE 0x60E5000uww
#define DCOWE0_MME_SBTE2_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_CTI1_BASE 0x60E6000uww
#define DCOWE0_MME_SBTE2_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_SBTE2_BMON0_BASE 0x60E7000uww
#define DCOWE0_MME_SBTE2_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE2_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_WOM_TBW_BASE 0x60E8000uww
#define DCOWE0_MME_SBTE3_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_STM_BASE 0x60E9000uww
#define DCOWE0_MME_SBTE3_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_STM_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_CTI_BASE 0x60EA000uww
#define DCOWE0_MME_SBTE3_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_CTI_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_ETF_BASE 0x60EB000uww
#define DCOWE0_MME_SBTE3_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_ETF_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_SPMU_BASE 0x60EC000uww
#define DCOWE0_MME_SBTE3_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_CTI0_BASE 0x60ED000uww
#define DCOWE0_MME_SBTE3_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_CTI1_BASE 0x60EE000uww
#define DCOWE0_MME_SBTE3_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_SBTE3_BMON0_BASE 0x60EF000uww
#define DCOWE0_MME_SBTE3_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE3_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_WOM_TBW_BASE 0x60F0000uww
#define DCOWE0_MME_SBTE4_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_STM_BASE 0x60F1000uww
#define DCOWE0_MME_SBTE4_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_STM_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_CTI_BASE 0x60F2000uww
#define DCOWE0_MME_SBTE4_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_CTI_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_ETF_BASE 0x60F3000uww
#define DCOWE0_MME_SBTE4_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_ETF_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_SPMU_BASE 0x60F4000uww
#define DCOWE0_MME_SBTE4_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_CTI0_BASE 0x60F5000uww
#define DCOWE0_MME_SBTE4_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_CTI1_BASE 0x60F6000uww
#define DCOWE0_MME_SBTE4_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_SBTE4_BMON0_BASE 0x60F7000uww
#define DCOWE0_MME_SBTE4_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_SBTE4_BMON0_SECTION 0x9000
#define mmDCOWE0_MME_ACC_CS_WOM_TBW_BASE 0x6100000uww
#define DCOWE0_MME_ACC_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_MME_ACC_STM_BASE 0x6101000uww
#define DCOWE0_MME_ACC_STM_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_STM_SECTION 0x1000
#define mmDCOWE0_MME_ACC_CTI_BASE 0x6102000uww
#define DCOWE0_MME_ACC_CTI_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_CTI_SECTION 0x1000
#define mmDCOWE0_MME_ACC_ETF_BASE 0x6103000uww
#define DCOWE0_MME_ACC_ETF_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_ETF_SECTION 0x1000
#define mmDCOWE0_MME_ACC_SPMU_BASE 0x6104000uww
#define DCOWE0_MME_ACC_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_SPMU_SECTION 0x1000
#define mmDCOWE0_MME_ACC_CTI0_BASE 0x6105000uww
#define DCOWE0_MME_ACC_CTI0_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_CTI0_SECTION 0x1000
#define mmDCOWE0_MME_ACC_CTI1_BASE 0x6106000uww
#define DCOWE0_MME_ACC_CTI1_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_CTI1_SECTION 0x1000
#define mmDCOWE0_MME_ACC_BMON0_BASE 0x6107000uww
#define DCOWE0_MME_ACC_BMON0_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_BMON0_SECTION 0x1000
#define mmDCOWE0_MME_ACC_BMON1_BASE 0x6108000uww
#define DCOWE0_MME_ACC_BMON1_MAX_OFFSET 0x1000
#define DCOWE0_MME_ACC_BMON1_SECTION 0x8000
#define mmDCOWE0_SM_CS_DBG_WOM_TBW_BASE 0x6110000uww
#define DCOWE0_SM_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_SM_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_SM_STM_BASE 0x6111000uww
#define DCOWE0_SM_STM_MAX_OFFSET 0x1000
#define DCOWE0_SM_STM_SECTION 0x1000
#define mmDCOWE0_SM_CTI_BASE 0x6112000uww
#define DCOWE0_SM_CTI_MAX_OFFSET 0x1000
#define DCOWE0_SM_CTI_SECTION 0x1000
#define mmDCOWE0_SM_ETF_BASE 0x6113000uww
#define DCOWE0_SM_ETF_MAX_OFFSET 0x1000
#define DCOWE0_SM_ETF_SECTION 0x1000
#define mmDCOWE0_SM_SPMU_BASE 0x6114000uww
#define DCOWE0_SM_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_SM_SPMU_SECTION 0x1000
#define mmDCOWE0_SM_BMON_CTI_BASE 0x6115000uww
#define DCOWE0_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_SM_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_SM_USEW_CTI_BASE 0x6116000uww
#define DCOWE0_SM_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_SM_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_SM_BMON_BASE 0x6117000uww
#define DCOWE0_SM_BMON_MAX_OFFSET 0x1000
#define DCOWE0_SM_BMON_SECTION 0x1000
#define mmDCOWE0_SM_BMON1_BASE 0x6118000uww
#define DCOWE0_SM_BMON1_MAX_OFFSET 0x1000
#define DCOWE0_SM_BMON1_SECTION 0x18000
#define mmDCOWE0_XFT_FUNNEW_BASE 0x6130000uww
#define DCOWE0_XFT_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_XFT_FUNNEW_SECTION 0x8000
#define mmDCOWE0_TFT0_FUNNEW_BASE 0x6138000uww
#define DCOWE0_TFT0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TFT0_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TFT1_FUNNEW_BASE 0x6139000uww
#define DCOWE0_TFT1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TFT1_FUNNEW_SECTION 0x1000
#define mmDCOWE0_TFT2_FUNNEW_BASE 0x613A000uww
#define DCOWE0_TFT2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_TFT2_FUNNEW_SECTION 0x7000
#define mmDCOWE0_WTW0_FUNNEW_BASE 0x6141000uww
#define DCOWE0_WTW0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW0_FUNNEW_SECTION 0x8000
#define mmDCOWE0_WTW1_FUNNEW_BASE 0x6149000uww
#define DCOWE0_WTW1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW1_FUNNEW_SECTION 0x8000
#define mmDCOWE0_WTW2_FUNNEW_BASE 0x6151000uww
#define DCOWE0_WTW2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW2_FUNNEW_SECTION 0x8000
#define mmDCOWE0_WTW3_FUNNEW_BASE 0x6159000uww
#define DCOWE0_WTW3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW3_FUNNEW_SECTION 0x8000
#define mmDCOWE0_WTW4_FUNNEW_BASE 0x6161000uww
#define DCOWE0_WTW4_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW4_FUNNEW_SECTION 0x4000
#define mmDCOWE0_MIF0_FUNNEW_BASE 0x6165000uww
#define DCOWE0_MIF0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_MIF0_FUNNEW_SECTION 0x4000
#define mmDCOWE0_WTW5_FUNNEW_BASE 0x6169000uww
#define DCOWE0_WTW5_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW5_FUNNEW_SECTION 0x4000
#define mmDCOWE0_MIF1_FUNNEW_BASE 0x616D000uww
#define DCOWE0_MIF1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_MIF1_FUNNEW_SECTION 0x4000
#define mmDCOWE0_WTW6_FUNNEW_BASE 0x6171000uww
#define DCOWE0_WTW6_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW6_FUNNEW_SECTION 0x4000
#define mmDCOWE0_MIF2_FUNNEW_BASE 0x6175000uww
#define DCOWE0_MIF2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_MIF2_FUNNEW_SECTION 0x4000
#define mmDCOWE0_WTW7_FUNNEW_BASE 0x6179000uww
#define DCOWE0_WTW7_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_WTW7_FUNNEW_SECTION 0x4000
#define mmDCOWE0_MIF3_FUNNEW_BASE 0x617D000uww
#define DCOWE0_MIF3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_MIF3_FUNNEW_SECTION 0x43000
#define mmDCOWE0_EDMA0_CS_WOM_TBW_BASE 0x61C0000uww
#define DCOWE0_EDMA0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_EDMA0_CS_STM_BASE 0x61C1000uww
#define DCOWE0_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_CS_STM_SECTION 0x1000
#define mmDCOWE0_EDMA0_CS_CTI_BASE 0x61C2000uww
#define DCOWE0_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_CS_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA0_CS_ETF_BASE 0x61C3000uww
#define DCOWE0_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_CS_ETF_SECTION 0x1000
#define mmDCOWE0_EDMA0_CS_SPMU_BASE 0x61C4000uww
#define DCOWE0_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_EDMA0_BMON_CTI_BASE 0x61C5000uww
#define DCOWE0_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA0_USEW_CTI_BASE 0x61C6000uww
#define DCOWE0_EDMA0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA0_BMON_0_BASE 0x61C7000uww
#define DCOWE0_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_BMON_0_SECTION 0x1000
#define mmDCOWE0_EDMA0_BMON_1_BASE 0x61C8000uww
#define DCOWE0_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_EDMA0_BMON_1_SECTION 0x1000
#define mmDCOWE0_EDMA0_QM_AWC_WTT_BASE 0x61C9000uww
#define DCOWE0_EDMA0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_EDMA0_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE0_EDMA1_CS_WOM_TBW_BASE 0x61D0000uww
#define DCOWE0_EDMA1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_EDMA1_CS_STM_BASE 0x61D1000uww
#define DCOWE0_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_CS_STM_SECTION 0x1000
#define mmDCOWE0_EDMA1_CS_CTI_BASE 0x61D2000uww
#define DCOWE0_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_CS_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA1_CS_ETF_BASE 0x61D3000uww
#define DCOWE0_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_CS_ETF_SECTION 0x1000
#define mmDCOWE0_EDMA1_CS_SPMU_BASE 0x61D4000uww
#define DCOWE0_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_EDMA1_BMON_CTI_BASE 0x61D5000uww
#define DCOWE0_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA1_USEW_CTI_BASE 0x61D6000uww
#define DCOWE0_EDMA1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_EDMA1_BMON_0_BASE 0x61D7000uww
#define DCOWE0_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_BMON_0_SECTION 0x1000
#define mmDCOWE0_EDMA1_BMON_1_BASE 0x61D8000uww
#define DCOWE0_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_EDMA1_BMON_1_SECTION 0x1000
#define mmDCOWE0_EDMA1_QM_AWC_WTT_BASE 0x61D9000uww
#define DCOWE0_EDMA1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE0_EDMA1_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE0_VDEC0_CS_WOM_TBW_BASE 0x61E0000uww
#define DCOWE0_VDEC0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_VDEC0_CS_STM_BASE 0x61E1000uww
#define DCOWE0_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CS_STM_SECTION 0x1000
#define mmDCOWE0_VDEC0_CS_CTI_BASE 0x61E2000uww
#define DCOWE0_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CS_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC0_CS_ETF_BASE 0x61E3000uww
#define DCOWE0_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CS_ETF_SECTION 0x1000
#define mmDCOWE0_VDEC0_CS_SPMU_BASE 0x61E4000uww
#define DCOWE0_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_VDEC0_BMON_CTI_BASE 0x61E5000uww
#define DCOWE0_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC0_USEW_CTI_BASE 0x61E6000uww
#define DCOWE0_VDEC0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC0_BMON_0_BASE 0x61E7000uww
#define DCOWE0_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_BMON_0_SECTION 0x1000
#define mmDCOWE0_VDEC0_BMON_1_BASE 0x61E8000uww
#define DCOWE0_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_BMON_1_SECTION 0x1000
#define mmDCOWE0_VDEC0_BMON_2_BASE 0x61E9000uww
#define DCOWE0_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_VDEC0_BMON_2_SECTION 0x7000
#define mmDCOWE0_VDEC1_CS_WOM_TBW_BASE 0x61F0000uww
#define DCOWE0_VDEC1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE0_VDEC1_CS_STM_BASE 0x61F1000uww
#define DCOWE0_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CS_STM_SECTION 0x1000
#define mmDCOWE0_VDEC1_CS_CTI_BASE 0x61F2000uww
#define DCOWE0_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CS_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC1_CS_ETF_BASE 0x61F3000uww
#define DCOWE0_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CS_ETF_SECTION 0x1000
#define mmDCOWE0_VDEC1_CS_SPMU_BASE 0x61F4000uww
#define DCOWE0_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_CS_SPMU_SECTION 0x1000
#define mmDCOWE0_VDEC1_BMON_CTI_BASE 0x61F5000uww
#define DCOWE0_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_BMON_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC1_USEW_CTI_BASE 0x61F6000uww
#define DCOWE0_VDEC1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_USEW_CTI_SECTION 0x1000
#define mmDCOWE0_VDEC1_BMON_0_BASE 0x61F7000uww
#define DCOWE0_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_BMON_0_SECTION 0x1000
#define mmDCOWE0_VDEC1_BMON_1_BASE 0x61F8000uww
#define DCOWE0_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_BMON_1_SECTION 0x1000
#define mmDCOWE0_VDEC1_BMON_2_BASE 0x61F9000uww
#define DCOWE0_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE0_VDEC1_BMON_2_SECTION 0x7000
#define mmDCOWE1_WOM_TABWE_W_BASE 0x6200000uww
#define DCOWE1_WOM_TABWE_W_MAX_OFFSET 0x1000
#define DCOWE1_WOM_TABWE_W_SECTION 0x80000
#define mmDCOWE1_HMMU0_CS_WOM_TBW_BASE 0x6280000uww
#define DCOWE1_HMMU0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_HMMU0_CS_STM_BASE 0x6281000uww
#define DCOWE1_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_CS_STM_SECTION 0x1000
#define mmDCOWE1_HMMU0_CS_CTI_BASE 0x6282000uww
#define DCOWE1_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_CS_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU0_CS_ETF_BASE 0x6283000uww
#define DCOWE1_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_CS_ETF_SECTION 0x1000
#define mmDCOWE1_HMMU0_CS_SPMU_BASE 0x6284000uww
#define DCOWE1_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_CTI_BASE 0x6285000uww
#define DCOWE1_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU0_USEW_CTI_BASE 0x6286000uww
#define DCOWE1_HMMU0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_0_BASE 0x6287000uww
#define DCOWE1_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_0_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_1_BASE 0x6288000uww
#define DCOWE1_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_1_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_3_BASE 0x6289000uww
#define DCOWE1_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_3_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_2_BASE 0x628A000uww
#define DCOWE1_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_2_SECTION 0x1000
#define mmDCOWE1_HMMU0_BMON_4_BASE 0x628B000uww
#define DCOWE1_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCOWE1_HMMU0_BMON_4_SECTION 0x5000
#define mmDCOWE1_HMMU1_CS_WOM_TBW_BASE 0x6290000uww
#define DCOWE1_HMMU1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_HMMU1_CS_STM_BASE 0x6291000uww
#define DCOWE1_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_CS_STM_SECTION 0x1000
#define mmDCOWE1_HMMU1_CS_CTI_BASE 0x6292000uww
#define DCOWE1_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_CS_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU1_CS_ETF_BASE 0x6293000uww
#define DCOWE1_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_CS_ETF_SECTION 0x1000
#define mmDCOWE1_HMMU1_CS_SPMU_BASE 0x6294000uww
#define DCOWE1_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_CTI_BASE 0x6295000uww
#define DCOWE1_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU1_USEW_CTI_BASE 0x6296000uww
#define DCOWE1_HMMU1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_0_BASE 0x6297000uww
#define DCOWE1_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_0_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_1_BASE 0x6298000uww
#define DCOWE1_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_1_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_3_BASE 0x6299000uww
#define DCOWE1_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_3_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_2_BASE 0x629A000uww
#define DCOWE1_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_2_SECTION 0x1000
#define mmDCOWE1_HMMU1_BMON_4_BASE 0x629B000uww
#define DCOWE1_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCOWE1_HMMU1_BMON_4_SECTION 0x5000
#define mmDCOWE1_HMMU2_CS_WOM_TBW_BASE 0x62A0000uww
#define DCOWE1_HMMU2_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_HMMU2_CS_STM_BASE 0x62A1000uww
#define DCOWE1_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_CS_STM_SECTION 0x1000
#define mmDCOWE1_HMMU2_CS_CTI_BASE 0x62A2000uww
#define DCOWE1_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_CS_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU2_CS_ETF_BASE 0x62A3000uww
#define DCOWE1_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_CS_ETF_SECTION 0x1000
#define mmDCOWE1_HMMU2_CS_SPMU_BASE 0x62A4000uww
#define DCOWE1_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_CTI_BASE 0x62A5000uww
#define DCOWE1_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU2_USEW_CTI_BASE 0x62A6000uww
#define DCOWE1_HMMU2_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_0_BASE 0x62A7000uww
#define DCOWE1_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_0_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_1_BASE 0x62A8000uww
#define DCOWE1_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_1_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_3_BASE 0x62A9000uww
#define DCOWE1_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_3_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_2_BASE 0x62AA000uww
#define DCOWE1_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_2_SECTION 0x1000
#define mmDCOWE1_HMMU2_BMON_4_BASE 0x62AB000uww
#define DCOWE1_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCOWE1_HMMU2_BMON_4_SECTION 0x5000
#define mmDCOWE1_HMMU3_CS_WOM_TBW_BASE 0x62B0000uww
#define DCOWE1_HMMU3_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_HMMU3_CS_STM_BASE 0x62B1000uww
#define DCOWE1_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_CS_STM_SECTION 0x1000
#define mmDCOWE1_HMMU3_CS_CTI_BASE 0x62B2000uww
#define DCOWE1_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_CS_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU3_CS_ETF_BASE 0x62B3000uww
#define DCOWE1_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_CS_ETF_SECTION 0x1000
#define mmDCOWE1_HMMU3_CS_SPMU_BASE 0x62B4000uww
#define DCOWE1_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_CTI_BASE 0x62B5000uww
#define DCOWE1_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU3_USEW_CTI_BASE 0x62B6000uww
#define DCOWE1_HMMU3_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_0_BASE 0x62B7000uww
#define DCOWE1_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_0_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_1_BASE 0x62B8000uww
#define DCOWE1_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_1_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_3_BASE 0x62B9000uww
#define DCOWE1_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_3_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_2_BASE 0x62BA000uww
#define DCOWE1_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_2_SECTION 0x1000
#define mmDCOWE1_HMMU3_BMON_4_BASE 0x62BB000uww
#define DCOWE1_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCOWE1_HMMU3_BMON_4_SECTION 0x5000
#define mmDCOWE1_MME_CTWW_WOM_TABWE_BASE 0x62C0000uww
#define DCOWE1_MME_CTWW_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_WOM_TABWE_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_STM_BASE 0x62C1000uww
#define DCOWE1_MME_CTWW_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_STM_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_CTI_BASE 0x62C2000uww
#define DCOWE1_MME_CTWW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_CTI_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_ETF_BASE 0x62C3000uww
#define DCOWE1_MME_CTWW_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_ETF_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_SPMU_BASE 0x62C4000uww
#define DCOWE1_MME_CTWW_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_CTI0_BASE 0x62C5000uww
#define DCOWE1_MME_CTWW_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_CTI1_BASE 0x62C6000uww
#define DCOWE1_MME_CTWW_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_BMON0_BASE 0x62C7000uww
#define DCOWE1_MME_CTWW_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_BMON1_BASE 0x62C8000uww
#define DCOWE1_MME_CTWW_BMON1_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_BMON1_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_BMON2_BASE 0x62C9000uww
#define DCOWE1_MME_CTWW_BMON2_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_BMON2_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_BMON3_BASE 0x62CA000uww
#define DCOWE1_MME_CTWW_BMON3_MAX_OFFSET 0x1000
#define DCOWE1_MME_CTWW_BMON3_SECTION 0x1000
#define mmDCOWE1_MME_CTWW_AWC_WTT_BASE 0x62CB000uww
#define DCOWE1_MME_CTWW_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_MME_CTWW_AWC_WTT_SECTION 0x5000
#define mmDCOWE1_MME_SBTE0_WOM_TBW_BASE 0x62D0000uww
#define DCOWE1_MME_SBTE0_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_STM_BASE 0x62D1000uww
#define DCOWE1_MME_SBTE0_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_STM_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_CTI_BASE 0x62D2000uww
#define DCOWE1_MME_SBTE0_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_CTI_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_ETF_BASE 0x62D3000uww
#define DCOWE1_MME_SBTE0_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_ETF_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_SPMU_BASE 0x62D4000uww
#define DCOWE1_MME_SBTE0_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_CTI0_BASE 0x62D5000uww
#define DCOWE1_MME_SBTE0_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_CTI1_BASE 0x62D6000uww
#define DCOWE1_MME_SBTE0_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_SBTE0_BMON0_BASE 0x62D7000uww
#define DCOWE1_MME_SBTE0_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE0_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_WOM_TBW_BASE 0x62D8000uww
#define DCOWE1_MME_SBTE1_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_STM_BASE 0x62D9000uww
#define DCOWE1_MME_SBTE1_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_STM_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_CTI_BASE 0x62DA000uww
#define DCOWE1_MME_SBTE1_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_CTI_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_ETF_BASE 0x62DB000uww
#define DCOWE1_MME_SBTE1_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_ETF_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_SPMU_BASE 0x62DC000uww
#define DCOWE1_MME_SBTE1_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_CTI0_BASE 0x62DD000uww
#define DCOWE1_MME_SBTE1_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_CTI1_BASE 0x62DE000uww
#define DCOWE1_MME_SBTE1_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_SBTE1_BMON0_BASE 0x62DF000uww
#define DCOWE1_MME_SBTE1_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE1_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_WOM_TBW_BASE 0x62E0000uww
#define DCOWE1_MME_SBTE2_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_STM_BASE 0x62E1000uww
#define DCOWE1_MME_SBTE2_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_STM_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_CTI_BASE 0x62E2000uww
#define DCOWE1_MME_SBTE2_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_CTI_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_ETF_BASE 0x62E3000uww
#define DCOWE1_MME_SBTE2_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_ETF_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_SPMU_BASE 0x62E4000uww
#define DCOWE1_MME_SBTE2_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_CTI0_BASE 0x62E5000uww
#define DCOWE1_MME_SBTE2_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_CTI1_BASE 0x62E6000uww
#define DCOWE1_MME_SBTE2_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_SBTE2_BMON0_BASE 0x62E7000uww
#define DCOWE1_MME_SBTE2_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE2_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_WOM_TBW_BASE 0x62E8000uww
#define DCOWE1_MME_SBTE3_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_STM_BASE 0x62E9000uww
#define DCOWE1_MME_SBTE3_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_STM_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_CTI_BASE 0x62EA000uww
#define DCOWE1_MME_SBTE3_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_CTI_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_ETF_BASE 0x62EB000uww
#define DCOWE1_MME_SBTE3_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_ETF_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_SPMU_BASE 0x62EC000uww
#define DCOWE1_MME_SBTE3_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_CTI0_BASE 0x62ED000uww
#define DCOWE1_MME_SBTE3_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_CTI1_BASE 0x62EE000uww
#define DCOWE1_MME_SBTE3_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_SBTE3_BMON0_BASE 0x62EF000uww
#define DCOWE1_MME_SBTE3_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE3_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_WOM_TBW_BASE 0x62F0000uww
#define DCOWE1_MME_SBTE4_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_STM_BASE 0x62F1000uww
#define DCOWE1_MME_SBTE4_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_STM_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_CTI_BASE 0x62F2000uww
#define DCOWE1_MME_SBTE4_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_CTI_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_ETF_BASE 0x62F3000uww
#define DCOWE1_MME_SBTE4_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_ETF_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_SPMU_BASE 0x62F4000uww
#define DCOWE1_MME_SBTE4_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_CTI0_BASE 0x62F5000uww
#define DCOWE1_MME_SBTE4_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_CTI1_BASE 0x62F6000uww
#define DCOWE1_MME_SBTE4_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_SBTE4_BMON0_BASE 0x62F7000uww
#define DCOWE1_MME_SBTE4_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_SBTE4_BMON0_SECTION 0x9000
#define mmDCOWE1_MME_ACC_CS_WOM_TBW_BASE 0x6300000uww
#define DCOWE1_MME_ACC_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_MME_ACC_STM_BASE 0x6301000uww
#define DCOWE1_MME_ACC_STM_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_STM_SECTION 0x1000
#define mmDCOWE1_MME_ACC_CTI_BASE 0x6302000uww
#define DCOWE1_MME_ACC_CTI_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_CTI_SECTION 0x1000
#define mmDCOWE1_MME_ACC_ETF_BASE 0x6303000uww
#define DCOWE1_MME_ACC_ETF_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_ETF_SECTION 0x1000
#define mmDCOWE1_MME_ACC_SPMU_BASE 0x6304000uww
#define DCOWE1_MME_ACC_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_SPMU_SECTION 0x1000
#define mmDCOWE1_MME_ACC_CTI0_BASE 0x6305000uww
#define DCOWE1_MME_ACC_CTI0_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_CTI0_SECTION 0x1000
#define mmDCOWE1_MME_ACC_CTI1_BASE 0x6306000uww
#define DCOWE1_MME_ACC_CTI1_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_CTI1_SECTION 0x1000
#define mmDCOWE1_MME_ACC_BMON0_BASE 0x6307000uww
#define DCOWE1_MME_ACC_BMON0_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_BMON0_SECTION 0x1000
#define mmDCOWE1_MME_ACC_BMON1_BASE 0x6308000uww
#define DCOWE1_MME_ACC_BMON1_MAX_OFFSET 0x1000
#define DCOWE1_MME_ACC_BMON1_SECTION 0x8000
#define mmDCOWE1_SM_CS_DBG_WOM_TBW_BASE 0x6310000uww
#define DCOWE1_SM_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_SM_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_SM_STM_BASE 0x6311000uww
#define DCOWE1_SM_STM_MAX_OFFSET 0x1000
#define DCOWE1_SM_STM_SECTION 0x1000
#define mmDCOWE1_SM_CTI_BASE 0x6312000uww
#define DCOWE1_SM_CTI_MAX_OFFSET 0x1000
#define DCOWE1_SM_CTI_SECTION 0x1000
#define mmDCOWE1_SM_ETF_BASE 0x6313000uww
#define DCOWE1_SM_ETF_MAX_OFFSET 0x1000
#define DCOWE1_SM_ETF_SECTION 0x1000
#define mmDCOWE1_SM_SPMU_BASE 0x6314000uww
#define DCOWE1_SM_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_SM_SPMU_SECTION 0x1000
#define mmDCOWE1_SM_BMON_CTI_BASE 0x6315000uww
#define DCOWE1_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_SM_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_SM_USEW_CTI_BASE 0x6316000uww
#define DCOWE1_SM_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_SM_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_SM_BMON_BASE 0x6317000uww
#define DCOWE1_SM_BMON_MAX_OFFSET 0x1000
#define DCOWE1_SM_BMON_SECTION 0x1000
#define mmDCOWE1_SM_BMON1_BASE 0x6318000uww
#define DCOWE1_SM_BMON1_MAX_OFFSET 0x1000
#define DCOWE1_SM_BMON1_SECTION 0x18000
#define mmDCOWE1_XFT_FUNNEW_BASE 0x6330000uww
#define DCOWE1_XFT_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_XFT_FUNNEW_SECTION 0x8000
#define mmDCOWE1_TFT0_FUNNEW_BASE 0x6338000uww
#define DCOWE1_TFT0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TFT0_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TFT1_FUNNEW_BASE 0x6339000uww
#define DCOWE1_TFT1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TFT1_FUNNEW_SECTION 0x1000
#define mmDCOWE1_TFT2_FUNNEW_BASE 0x633A000uww
#define DCOWE1_TFT2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_TFT2_FUNNEW_SECTION 0x7000
#define mmDCOWE1_WTW0_FUNNEW_BASE 0x6341000uww
#define DCOWE1_WTW0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW0_FUNNEW_SECTION 0x4000
#define mmDCOWE1_MIF0_FUNNEW_BASE 0x6345000uww
#define DCOWE1_MIF0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_MIF0_FUNNEW_SECTION 0x4000
#define mmDCOWE1_WTW1_FUNNEW_BASE 0x6349000uww
#define DCOWE1_WTW1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW1_FUNNEW_SECTION 0x4000
#define mmDCOWE1_MIF1_FUNNEW_BASE 0x634D000uww
#define DCOWE1_MIF1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_MIF1_FUNNEW_SECTION 0x4000
#define mmDCOWE1_WTW2_FUNNEW_BASE 0x6351000uww
#define DCOWE1_WTW2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW2_FUNNEW_SECTION 0x4000
#define mmDCOWE1_MIF2_FUNNEW_BASE 0x6355000uww
#define DCOWE1_MIF2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_MIF2_FUNNEW_SECTION 0x4000
#define mmDCOWE1_WTW3_FUNNEW_BASE 0x6359000uww
#define DCOWE1_WTW3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW3_FUNNEW_SECTION 0x4000
#define mmDCOWE1_MIF3_FUNNEW_BASE 0x635D000uww
#define DCOWE1_MIF3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_MIF3_FUNNEW_SECTION 0x4000
#define mmDCOWE1_WTW4_FUNNEW_BASE 0x6361000uww
#define DCOWE1_WTW4_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW4_FUNNEW_SECTION 0x8000
#define mmDCOWE1_WTW5_FUNNEW_BASE 0x6369000uww
#define DCOWE1_WTW5_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW5_FUNNEW_SECTION 0x8000
#define mmDCOWE1_WTW6_FUNNEW_BASE 0x6371000uww
#define DCOWE1_WTW6_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW6_FUNNEW_SECTION 0x8000
#define mmDCOWE1_WTW7_FUNNEW_BASE 0x6379000uww
#define DCOWE1_WTW7_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_WTW7_FUNNEW_SECTION 0x47000
#define mmDCOWE1_EDMA0_CS_WOM_TBW_BASE 0x63C0000uww
#define DCOWE1_EDMA0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_EDMA0_CS_STM_BASE 0x63C1000uww
#define DCOWE1_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_CS_STM_SECTION 0x1000
#define mmDCOWE1_EDMA0_CS_CTI_BASE 0x63C2000uww
#define DCOWE1_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_CS_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA0_CS_ETF_BASE 0x63C3000uww
#define DCOWE1_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_CS_ETF_SECTION 0x1000
#define mmDCOWE1_EDMA0_CS_SPMU_BASE 0x63C4000uww
#define DCOWE1_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_EDMA0_BMON_CTI_BASE 0x63C5000uww
#define DCOWE1_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA0_USEW_CTI_BASE 0x63C6000uww
#define DCOWE1_EDMA0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA0_BMON_0_BASE 0x63C7000uww
#define DCOWE1_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_BMON_0_SECTION 0x1000
#define mmDCOWE1_EDMA0_BMON_1_BASE 0x63C8000uww
#define DCOWE1_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_EDMA0_BMON_1_SECTION 0x1000
#define mmDCOWE1_EDMA0_QM_AWC_WTT_BASE 0x63C9000uww
#define DCOWE1_EDMA0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_EDMA0_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE1_EDMA1_CS_WOM_TBW_BASE 0x63D0000uww
#define DCOWE1_EDMA1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_EDMA1_CS_STM_BASE 0x63D1000uww
#define DCOWE1_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_CS_STM_SECTION 0x1000
#define mmDCOWE1_EDMA1_CS_CTI_BASE 0x63D2000uww
#define DCOWE1_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_CS_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA1_CS_ETF_BASE 0x63D3000uww
#define DCOWE1_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_CS_ETF_SECTION 0x1000
#define mmDCOWE1_EDMA1_CS_SPMU_BASE 0x63D4000uww
#define DCOWE1_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_EDMA1_BMON_CTI_BASE 0x63D5000uww
#define DCOWE1_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA1_USEW_CTI_BASE 0x63D6000uww
#define DCOWE1_EDMA1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_EDMA1_BMON_0_BASE 0x63D7000uww
#define DCOWE1_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_BMON_0_SECTION 0x1000
#define mmDCOWE1_EDMA1_BMON_1_BASE 0x63D8000uww
#define DCOWE1_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_EDMA1_BMON_1_SECTION 0x1000
#define mmDCOWE1_EDMA1_QM_AWC_WTT_BASE 0x63D9000uww
#define DCOWE1_EDMA1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE1_EDMA1_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE1_VDEC0_CS_WOM_TBW_BASE 0x63E0000uww
#define DCOWE1_VDEC0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_VDEC0_CS_STM_BASE 0x63E1000uww
#define DCOWE1_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CS_STM_SECTION 0x1000
#define mmDCOWE1_VDEC0_CS_CTI_BASE 0x63E2000uww
#define DCOWE1_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CS_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC0_CS_ETF_BASE 0x63E3000uww
#define DCOWE1_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CS_ETF_SECTION 0x1000
#define mmDCOWE1_VDEC0_CS_SPMU_BASE 0x63E4000uww
#define DCOWE1_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_VDEC0_BMON_CTI_BASE 0x63E5000uww
#define DCOWE1_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC0_USEW_CTI_BASE 0x63E6000uww
#define DCOWE1_VDEC0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC0_BMON_0_BASE 0x63E7000uww
#define DCOWE1_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_BMON_0_SECTION 0x1000
#define mmDCOWE1_VDEC0_BMON_1_BASE 0x63E8000uww
#define DCOWE1_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_BMON_1_SECTION 0x1000
#define mmDCOWE1_VDEC0_BMON_2_BASE 0x63E9000uww
#define DCOWE1_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_VDEC0_BMON_2_SECTION 0x7000
#define mmDCOWE1_VDEC1_CS_WOM_TBW_BASE 0x63F0000uww
#define DCOWE1_VDEC1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE1_VDEC1_CS_STM_BASE 0x63F1000uww
#define DCOWE1_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CS_STM_SECTION 0x1000
#define mmDCOWE1_VDEC1_CS_CTI_BASE 0x63F2000uww
#define DCOWE1_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CS_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC1_CS_ETF_BASE 0x63F3000uww
#define DCOWE1_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CS_ETF_SECTION 0x1000
#define mmDCOWE1_VDEC1_CS_SPMU_BASE 0x63F4000uww
#define DCOWE1_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_CS_SPMU_SECTION 0x1000
#define mmDCOWE1_VDEC1_BMON_CTI_BASE 0x63F5000uww
#define DCOWE1_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_BMON_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC1_USEW_CTI_BASE 0x63F6000uww
#define DCOWE1_VDEC1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_USEW_CTI_SECTION 0x1000
#define mmDCOWE1_VDEC1_BMON_0_BASE 0x63F7000uww
#define DCOWE1_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_BMON_0_SECTION 0x1000
#define mmDCOWE1_VDEC1_BMON_1_BASE 0x63F8000uww
#define DCOWE1_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_BMON_1_SECTION 0x1000
#define mmDCOWE1_VDEC1_BMON_2_BASE 0x63F9000uww
#define DCOWE1_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE1_VDEC1_BMON_2_SECTION 0x7000
#define mmDCOWE2_WOM_TABWE_W_BASE 0x6400000uww
#define DCOWE2_WOM_TABWE_W_MAX_OFFSET 0x1000
#define DCOWE2_WOM_TABWE_W_SECTION 0x80000
#define mmDCOWE2_HMMU0_CS_WOM_TBW_BASE 0x6480000uww
#define DCOWE2_HMMU0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_HMMU0_CS_STM_BASE 0x6481000uww
#define DCOWE2_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_CS_STM_SECTION 0x1000
#define mmDCOWE2_HMMU0_CS_CTI_BASE 0x6482000uww
#define DCOWE2_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_CS_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU0_CS_ETF_BASE 0x6483000uww
#define DCOWE2_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_CS_ETF_SECTION 0x1000
#define mmDCOWE2_HMMU0_CS_SPMU_BASE 0x6484000uww
#define DCOWE2_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_CTI_BASE 0x6485000uww
#define DCOWE2_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU0_USEW_CTI_BASE 0x6486000uww
#define DCOWE2_HMMU0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_0_BASE 0x6487000uww
#define DCOWE2_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_0_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_1_BASE 0x6488000uww
#define DCOWE2_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_1_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_3_BASE 0x6489000uww
#define DCOWE2_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_3_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_2_BASE 0x648A000uww
#define DCOWE2_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_2_SECTION 0x1000
#define mmDCOWE2_HMMU0_BMON_4_BASE 0x648B000uww
#define DCOWE2_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCOWE2_HMMU0_BMON_4_SECTION 0x5000
#define mmDCOWE2_HMMU1_CS_WOM_TBW_BASE 0x6490000uww
#define DCOWE2_HMMU1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_HMMU1_CS_STM_BASE 0x6491000uww
#define DCOWE2_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_CS_STM_SECTION 0x1000
#define mmDCOWE2_HMMU1_CS_CTI_BASE 0x6492000uww
#define DCOWE2_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_CS_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU1_CS_ETF_BASE 0x6493000uww
#define DCOWE2_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_CS_ETF_SECTION 0x1000
#define mmDCOWE2_HMMU1_CS_SPMU_BASE 0x6494000uww
#define DCOWE2_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_CTI_BASE 0x6495000uww
#define DCOWE2_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU1_USEW_CTI_BASE 0x6496000uww
#define DCOWE2_HMMU1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_0_BASE 0x6497000uww
#define DCOWE2_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_0_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_1_BASE 0x6498000uww
#define DCOWE2_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_1_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_3_BASE 0x6499000uww
#define DCOWE2_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_3_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_2_BASE 0x649A000uww
#define DCOWE2_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_2_SECTION 0x1000
#define mmDCOWE2_HMMU1_BMON_4_BASE 0x649B000uww
#define DCOWE2_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCOWE2_HMMU1_BMON_4_SECTION 0x5000
#define mmDCOWE2_HMMU2_CS_WOM_TBW_BASE 0x64A0000uww
#define DCOWE2_HMMU2_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_HMMU2_CS_STM_BASE 0x64A1000uww
#define DCOWE2_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_CS_STM_SECTION 0x1000
#define mmDCOWE2_HMMU2_CS_CTI_BASE 0x64A2000uww
#define DCOWE2_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_CS_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU2_CS_ETF_BASE 0x64A3000uww
#define DCOWE2_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_CS_ETF_SECTION 0x1000
#define mmDCOWE2_HMMU2_CS_SPMU_BASE 0x64A4000uww
#define DCOWE2_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_CTI_BASE 0x64A5000uww
#define DCOWE2_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU2_USEW_CTI_BASE 0x64A6000uww
#define DCOWE2_HMMU2_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_0_BASE 0x64A7000uww
#define DCOWE2_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_0_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_1_BASE 0x64A8000uww
#define DCOWE2_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_1_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_3_BASE 0x64A9000uww
#define DCOWE2_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_3_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_2_BASE 0x64AA000uww
#define DCOWE2_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_2_SECTION 0x1000
#define mmDCOWE2_HMMU2_BMON_4_BASE 0x64AB000uww
#define DCOWE2_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCOWE2_HMMU2_BMON_4_SECTION 0x5000
#define mmDCOWE2_HMMU3_CS_WOM_TBW_BASE 0x64B0000uww
#define DCOWE2_HMMU3_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_HMMU3_CS_STM_BASE 0x64B1000uww
#define DCOWE2_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_CS_STM_SECTION 0x1000
#define mmDCOWE2_HMMU3_CS_CTI_BASE 0x64B2000uww
#define DCOWE2_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_CS_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU3_CS_ETF_BASE 0x64B3000uww
#define DCOWE2_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_CS_ETF_SECTION 0x1000
#define mmDCOWE2_HMMU3_CS_SPMU_BASE 0x64B4000uww
#define DCOWE2_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_CTI_BASE 0x64B5000uww
#define DCOWE2_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU3_USEW_CTI_BASE 0x64B6000uww
#define DCOWE2_HMMU3_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_0_BASE 0x64B7000uww
#define DCOWE2_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_0_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_1_BASE 0x64B8000uww
#define DCOWE2_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_1_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_3_BASE 0x64B9000uww
#define DCOWE2_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_3_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_2_BASE 0x64BA000uww
#define DCOWE2_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_2_SECTION 0x1000
#define mmDCOWE2_HMMU3_BMON_4_BASE 0x64BB000uww
#define DCOWE2_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCOWE2_HMMU3_BMON_4_SECTION 0x5000
#define mmDCOWE2_MME_CTWW_WOM_TABWE_BASE 0x64C0000uww
#define DCOWE2_MME_CTWW_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_WOM_TABWE_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_STM_BASE 0x64C1000uww
#define DCOWE2_MME_CTWW_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_STM_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_CTI_BASE 0x64C2000uww
#define DCOWE2_MME_CTWW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_CTI_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_ETF_BASE 0x64C3000uww
#define DCOWE2_MME_CTWW_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_ETF_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_SPMU_BASE 0x64C4000uww
#define DCOWE2_MME_CTWW_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_CTI0_BASE 0x64C5000uww
#define DCOWE2_MME_CTWW_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_CTI1_BASE 0x64C6000uww
#define DCOWE2_MME_CTWW_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_BMON0_BASE 0x64C7000uww
#define DCOWE2_MME_CTWW_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_BMON1_BASE 0x64C8000uww
#define DCOWE2_MME_CTWW_BMON1_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_BMON1_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_BMON2_BASE 0x64C9000uww
#define DCOWE2_MME_CTWW_BMON2_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_BMON2_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_BMON3_BASE 0x64CA000uww
#define DCOWE2_MME_CTWW_BMON3_MAX_OFFSET 0x1000
#define DCOWE2_MME_CTWW_BMON3_SECTION 0x1000
#define mmDCOWE2_MME_CTWW_AWC_WTT_BASE 0x64CB000uww
#define DCOWE2_MME_CTWW_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_MME_CTWW_AWC_WTT_SECTION 0x5000
#define mmDCOWE2_MME_SBTE0_WOM_TBW_BASE 0x64D0000uww
#define DCOWE2_MME_SBTE0_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_STM_BASE 0x64D1000uww
#define DCOWE2_MME_SBTE0_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_STM_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_CTI_BASE 0x64D2000uww
#define DCOWE2_MME_SBTE0_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_CTI_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_ETF_BASE 0x64D3000uww
#define DCOWE2_MME_SBTE0_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_ETF_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_SPMU_BASE 0x64D4000uww
#define DCOWE2_MME_SBTE0_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_CTI0_BASE 0x64D5000uww
#define DCOWE2_MME_SBTE0_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_CTI1_BASE 0x64D6000uww
#define DCOWE2_MME_SBTE0_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_SBTE0_BMON0_BASE 0x64D7000uww
#define DCOWE2_MME_SBTE0_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE0_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_WOM_TBW_BASE 0x64D8000uww
#define DCOWE2_MME_SBTE1_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_STM_BASE 0x64D9000uww
#define DCOWE2_MME_SBTE1_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_STM_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_CTI_BASE 0x64DA000uww
#define DCOWE2_MME_SBTE1_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_CTI_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_ETF_BASE 0x64DB000uww
#define DCOWE2_MME_SBTE1_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_ETF_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_SPMU_BASE 0x64DC000uww
#define DCOWE2_MME_SBTE1_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_CTI0_BASE 0x64DD000uww
#define DCOWE2_MME_SBTE1_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_CTI1_BASE 0x64DE000uww
#define DCOWE2_MME_SBTE1_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_SBTE1_BMON0_BASE 0x64DF000uww
#define DCOWE2_MME_SBTE1_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE1_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_WOM_TBW_BASE 0x64E0000uww
#define DCOWE2_MME_SBTE2_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_STM_BASE 0x64E1000uww
#define DCOWE2_MME_SBTE2_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_STM_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_CTI_BASE 0x64E2000uww
#define DCOWE2_MME_SBTE2_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_CTI_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_ETF_BASE 0x64E3000uww
#define DCOWE2_MME_SBTE2_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_ETF_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_SPMU_BASE 0x64E4000uww
#define DCOWE2_MME_SBTE2_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_CTI0_BASE 0x64E5000uww
#define DCOWE2_MME_SBTE2_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_CTI1_BASE 0x64E6000uww
#define DCOWE2_MME_SBTE2_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_SBTE2_BMON0_BASE 0x64E7000uww
#define DCOWE2_MME_SBTE2_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE2_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_WOM_TBW_BASE 0x64E8000uww
#define DCOWE2_MME_SBTE3_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_STM_BASE 0x64E9000uww
#define DCOWE2_MME_SBTE3_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_STM_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_CTI_BASE 0x64EA000uww
#define DCOWE2_MME_SBTE3_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_CTI_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_ETF_BASE 0x64EB000uww
#define DCOWE2_MME_SBTE3_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_ETF_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_SPMU_BASE 0x64EC000uww
#define DCOWE2_MME_SBTE3_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_CTI0_BASE 0x64ED000uww
#define DCOWE2_MME_SBTE3_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_CTI1_BASE 0x64EE000uww
#define DCOWE2_MME_SBTE3_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_SBTE3_BMON0_BASE 0x64EF000uww
#define DCOWE2_MME_SBTE3_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE3_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_WOM_TBW_BASE 0x64F0000uww
#define DCOWE2_MME_SBTE4_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_STM_BASE 0x64F1000uww
#define DCOWE2_MME_SBTE4_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_STM_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_CTI_BASE 0x64F2000uww
#define DCOWE2_MME_SBTE4_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_CTI_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_ETF_BASE 0x64F3000uww
#define DCOWE2_MME_SBTE4_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_ETF_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_SPMU_BASE 0x64F4000uww
#define DCOWE2_MME_SBTE4_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_CTI0_BASE 0x64F5000uww
#define DCOWE2_MME_SBTE4_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_CTI1_BASE 0x64F6000uww
#define DCOWE2_MME_SBTE4_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_SBTE4_BMON0_BASE 0x64F7000uww
#define DCOWE2_MME_SBTE4_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_SBTE4_BMON0_SECTION 0x9000
#define mmDCOWE2_MME_ACC_CS_WOM_TBW_BASE 0x6500000uww
#define DCOWE2_MME_ACC_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_MME_ACC_STM_BASE 0x6501000uww
#define DCOWE2_MME_ACC_STM_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_STM_SECTION 0x1000
#define mmDCOWE2_MME_ACC_CTI_BASE 0x6502000uww
#define DCOWE2_MME_ACC_CTI_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_CTI_SECTION 0x1000
#define mmDCOWE2_MME_ACC_ETF_BASE 0x6503000uww
#define DCOWE2_MME_ACC_ETF_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_ETF_SECTION 0x1000
#define mmDCOWE2_MME_ACC_SPMU_BASE 0x6504000uww
#define DCOWE2_MME_ACC_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_SPMU_SECTION 0x1000
#define mmDCOWE2_MME_ACC_CTI0_BASE 0x6505000uww
#define DCOWE2_MME_ACC_CTI0_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_CTI0_SECTION 0x1000
#define mmDCOWE2_MME_ACC_CTI1_BASE 0x6506000uww
#define DCOWE2_MME_ACC_CTI1_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_CTI1_SECTION 0x1000
#define mmDCOWE2_MME_ACC_BMON0_BASE 0x6507000uww
#define DCOWE2_MME_ACC_BMON0_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_BMON0_SECTION 0x1000
#define mmDCOWE2_MME_ACC_BMON1_BASE 0x6508000uww
#define DCOWE2_MME_ACC_BMON1_MAX_OFFSET 0x1000
#define DCOWE2_MME_ACC_BMON1_SECTION 0x8000
#define mmDCOWE2_SM_CS_DBG_WOM_TBW_BASE 0x6510000uww
#define DCOWE2_SM_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_SM_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_SM_STM_BASE 0x6511000uww
#define DCOWE2_SM_STM_MAX_OFFSET 0x1000
#define DCOWE2_SM_STM_SECTION 0x1000
#define mmDCOWE2_SM_CTI_BASE 0x6512000uww
#define DCOWE2_SM_CTI_MAX_OFFSET 0x1000
#define DCOWE2_SM_CTI_SECTION 0x1000
#define mmDCOWE2_SM_ETF_BASE 0x6513000uww
#define DCOWE2_SM_ETF_MAX_OFFSET 0x1000
#define DCOWE2_SM_ETF_SECTION 0x1000
#define mmDCOWE2_SM_SPMU_BASE 0x6514000uww
#define DCOWE2_SM_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_SM_SPMU_SECTION 0x1000
#define mmDCOWE2_SM_BMON_CTI_BASE 0x6515000uww
#define DCOWE2_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_SM_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_SM_USEW_CTI_BASE 0x6516000uww
#define DCOWE2_SM_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_SM_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_SM_BMON_BASE 0x6517000uww
#define DCOWE2_SM_BMON_MAX_OFFSET 0x1000
#define DCOWE2_SM_BMON_SECTION 0x1000
#define mmDCOWE2_SM_BMON1_BASE 0x6518000uww
#define DCOWE2_SM_BMON1_MAX_OFFSET 0x1000
#define DCOWE2_SM_BMON1_SECTION 0x18000
#define mmDCOWE2_XFT_FUNNEW_BASE 0x6530000uww
#define DCOWE2_XFT_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_XFT_FUNNEW_SECTION 0x8000
#define mmDCOWE2_TFT0_FUNNEW_BASE 0x6538000uww
#define DCOWE2_TFT0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TFT0_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TFT1_FUNNEW_BASE 0x6539000uww
#define DCOWE2_TFT1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TFT1_FUNNEW_SECTION 0x1000
#define mmDCOWE2_TFT2_FUNNEW_BASE 0x653A000uww
#define DCOWE2_TFT2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_TFT2_FUNNEW_SECTION 0x7000
#define mmDCOWE2_WTW0_FUNNEW_BASE 0x6541000uww
#define DCOWE2_WTW0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW0_FUNNEW_SECTION 0x8000
#define mmDCOWE2_WTW1_FUNNEW_BASE 0x6549000uww
#define DCOWE2_WTW1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW1_FUNNEW_SECTION 0x8000
#define mmDCOWE2_WTW2_FUNNEW_BASE 0x6551000uww
#define DCOWE2_WTW2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW2_FUNNEW_SECTION 0x8000
#define mmDCOWE2_WTW3_FUNNEW_BASE 0x6559000uww
#define DCOWE2_WTW3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW3_FUNNEW_SECTION 0x8000
#define mmDCOWE2_WTW4_FUNNEW_BASE 0x6561000uww
#define DCOWE2_WTW4_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW4_FUNNEW_SECTION 0x4000
#define mmDCOWE2_MIF0_FUNNEW_BASE 0x6565000uww
#define DCOWE2_MIF0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_MIF0_FUNNEW_SECTION 0x4000
#define mmDCOWE2_WTW5_FUNNEW_BASE 0x6569000uww
#define DCOWE2_WTW5_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW5_FUNNEW_SECTION 0x4000
#define mmDCOWE2_MIF1_FUNNEW_BASE 0x656D000uww
#define DCOWE2_MIF1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_MIF1_FUNNEW_SECTION 0x4000
#define mmDCOWE2_WTW6_FUNNEW_BASE 0x6571000uww
#define DCOWE2_WTW6_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW6_FUNNEW_SECTION 0x4000
#define mmDCOWE2_MIF2_FUNNEW_BASE 0x6575000uww
#define DCOWE2_MIF2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_MIF2_FUNNEW_SECTION 0x4000
#define mmDCOWE2_WTW7_FUNNEW_BASE 0x6579000uww
#define DCOWE2_WTW7_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_WTW7_FUNNEW_SECTION 0x4000
#define mmDCOWE2_MIF3_FUNNEW_BASE 0x657D000uww
#define DCOWE2_MIF3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_MIF3_FUNNEW_SECTION 0x43000
#define mmDCOWE2_EDMA0_CS_WOM_TBW_BASE 0x65C0000uww
#define DCOWE2_EDMA0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_EDMA0_CS_STM_BASE 0x65C1000uww
#define DCOWE2_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_CS_STM_SECTION 0x1000
#define mmDCOWE2_EDMA0_CS_CTI_BASE 0x65C2000uww
#define DCOWE2_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_CS_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA0_CS_ETF_BASE 0x65C3000uww
#define DCOWE2_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_CS_ETF_SECTION 0x1000
#define mmDCOWE2_EDMA0_CS_SPMU_BASE 0x65C4000uww
#define DCOWE2_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_EDMA0_BMON_CTI_BASE 0x65C5000uww
#define DCOWE2_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA0_USEW_CTI_BASE 0x65C6000uww
#define DCOWE2_EDMA0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA0_BMON_0_BASE 0x65C7000uww
#define DCOWE2_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_BMON_0_SECTION 0x1000
#define mmDCOWE2_EDMA0_BMON_1_BASE 0x65C8000uww
#define DCOWE2_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_EDMA0_BMON_1_SECTION 0x1000
#define mmDCOWE2_EDMA0_QM_AWC_WTT_BASE 0x65C9000uww
#define DCOWE2_EDMA0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_EDMA0_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE2_EDMA1_CS_WOM_TBW_BASE 0x65D0000uww
#define DCOWE2_EDMA1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_EDMA1_CS_STM_BASE 0x65D1000uww
#define DCOWE2_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_CS_STM_SECTION 0x1000
#define mmDCOWE2_EDMA1_CS_CTI_BASE 0x65D2000uww
#define DCOWE2_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_CS_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA1_CS_ETF_BASE 0x65D3000uww
#define DCOWE2_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_CS_ETF_SECTION 0x1000
#define mmDCOWE2_EDMA1_CS_SPMU_BASE 0x65D4000uww
#define DCOWE2_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_EDMA1_BMON_CTI_BASE 0x65D5000uww
#define DCOWE2_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA1_USEW_CTI_BASE 0x65D6000uww
#define DCOWE2_EDMA1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_EDMA1_BMON_0_BASE 0x65D7000uww
#define DCOWE2_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_BMON_0_SECTION 0x1000
#define mmDCOWE2_EDMA1_BMON_1_BASE 0x65D8000uww
#define DCOWE2_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_EDMA1_BMON_1_SECTION 0x1000
#define mmDCOWE2_EDMA1_QM_AWC_WTT_BASE 0x65D9000uww
#define DCOWE2_EDMA1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE2_EDMA1_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE2_VDEC0_CS_WOM_TBW_BASE 0x65E0000uww
#define DCOWE2_VDEC0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_VDEC0_CS_STM_BASE 0x65E1000uww
#define DCOWE2_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CS_STM_SECTION 0x1000
#define mmDCOWE2_VDEC0_CS_CTI_BASE 0x65E2000uww
#define DCOWE2_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CS_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC0_CS_ETF_BASE 0x65E3000uww
#define DCOWE2_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CS_ETF_SECTION 0x1000
#define mmDCOWE2_VDEC0_CS_SPMU_BASE 0x65E4000uww
#define DCOWE2_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_VDEC0_BMON_CTI_BASE 0x65E5000uww
#define DCOWE2_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC0_USEW_CTI_BASE 0x65E6000uww
#define DCOWE2_VDEC0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC0_BMON_0_BASE 0x65E7000uww
#define DCOWE2_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_BMON_0_SECTION 0x1000
#define mmDCOWE2_VDEC0_BMON_1_BASE 0x65E8000uww
#define DCOWE2_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_BMON_1_SECTION 0x1000
#define mmDCOWE2_VDEC0_BMON_2_BASE 0x65E9000uww
#define DCOWE2_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_VDEC0_BMON_2_SECTION 0x7000
#define mmDCOWE2_VDEC1_CS_WOM_TBW_BASE 0x65F0000uww
#define DCOWE2_VDEC1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE2_VDEC1_CS_STM_BASE 0x65F1000uww
#define DCOWE2_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CS_STM_SECTION 0x1000
#define mmDCOWE2_VDEC1_CS_CTI_BASE 0x65F2000uww
#define DCOWE2_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CS_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC1_CS_ETF_BASE 0x65F3000uww
#define DCOWE2_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CS_ETF_SECTION 0x1000
#define mmDCOWE2_VDEC1_CS_SPMU_BASE 0x65F4000uww
#define DCOWE2_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_CS_SPMU_SECTION 0x1000
#define mmDCOWE2_VDEC1_BMON_CTI_BASE 0x65F5000uww
#define DCOWE2_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_BMON_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC1_USEW_CTI_BASE 0x65F6000uww
#define DCOWE2_VDEC1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_USEW_CTI_SECTION 0x1000
#define mmDCOWE2_VDEC1_BMON_0_BASE 0x65F7000uww
#define DCOWE2_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_BMON_0_SECTION 0x1000
#define mmDCOWE2_VDEC1_BMON_1_BASE 0x65F8000uww
#define DCOWE2_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_BMON_1_SECTION 0x1000
#define mmDCOWE2_VDEC1_BMON_2_BASE 0x65F9000uww
#define DCOWE2_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE2_VDEC1_BMON_2_SECTION 0x7000
#define mmDCOWE3_WOM_TABWE_W_BASE 0x6600000uww
#define DCOWE3_WOM_TABWE_W_MAX_OFFSET 0x1000
#define DCOWE3_WOM_TABWE_W_SECTION 0x80000
#define mmDCOWE3_HMMU0_CS_WOM_TBW_BASE 0x6680000uww
#define DCOWE3_HMMU0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_HMMU0_CS_STM_BASE 0x6681000uww
#define DCOWE3_HMMU0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_CS_STM_SECTION 0x1000
#define mmDCOWE3_HMMU0_CS_CTI_BASE 0x6682000uww
#define DCOWE3_HMMU0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_CS_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU0_CS_ETF_BASE 0x6683000uww
#define DCOWE3_HMMU0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_CS_ETF_SECTION 0x1000
#define mmDCOWE3_HMMU0_CS_SPMU_BASE 0x6684000uww
#define DCOWE3_HMMU0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_CTI_BASE 0x6685000uww
#define DCOWE3_HMMU0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU0_USEW_CTI_BASE 0x6686000uww
#define DCOWE3_HMMU0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_0_BASE 0x6687000uww
#define DCOWE3_HMMU0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_0_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_1_BASE 0x6688000uww
#define DCOWE3_HMMU0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_1_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_3_BASE 0x6689000uww
#define DCOWE3_HMMU0_BMON_3_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_3_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_2_BASE 0x668A000uww
#define DCOWE3_HMMU0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_2_SECTION 0x1000
#define mmDCOWE3_HMMU0_BMON_4_BASE 0x668B000uww
#define DCOWE3_HMMU0_BMON_4_MAX_OFFSET 0x1000
#define DCOWE3_HMMU0_BMON_4_SECTION 0x5000
#define mmDCOWE3_HMMU1_CS_WOM_TBW_BASE 0x6690000uww
#define DCOWE3_HMMU1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_HMMU1_CS_STM_BASE 0x6691000uww
#define DCOWE3_HMMU1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_CS_STM_SECTION 0x1000
#define mmDCOWE3_HMMU1_CS_CTI_BASE 0x6692000uww
#define DCOWE3_HMMU1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_CS_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU1_CS_ETF_BASE 0x6693000uww
#define DCOWE3_HMMU1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_CS_ETF_SECTION 0x1000
#define mmDCOWE3_HMMU1_CS_SPMU_BASE 0x6694000uww
#define DCOWE3_HMMU1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_CTI_BASE 0x6695000uww
#define DCOWE3_HMMU1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU1_USEW_CTI_BASE 0x6696000uww
#define DCOWE3_HMMU1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_0_BASE 0x6697000uww
#define DCOWE3_HMMU1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_0_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_1_BASE 0x6698000uww
#define DCOWE3_HMMU1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_1_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_3_BASE 0x6699000uww
#define DCOWE3_HMMU1_BMON_3_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_3_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_2_BASE 0x669A000uww
#define DCOWE3_HMMU1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_2_SECTION 0x1000
#define mmDCOWE3_HMMU1_BMON_4_BASE 0x669B000uww
#define DCOWE3_HMMU1_BMON_4_MAX_OFFSET 0x1000
#define DCOWE3_HMMU1_BMON_4_SECTION 0x5000
#define mmDCOWE3_HMMU2_CS_WOM_TBW_BASE 0x66A0000uww
#define DCOWE3_HMMU2_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_HMMU2_CS_STM_BASE 0x66A1000uww
#define DCOWE3_HMMU2_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_CS_STM_SECTION 0x1000
#define mmDCOWE3_HMMU2_CS_CTI_BASE 0x66A2000uww
#define DCOWE3_HMMU2_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_CS_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU2_CS_ETF_BASE 0x66A3000uww
#define DCOWE3_HMMU2_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_CS_ETF_SECTION 0x1000
#define mmDCOWE3_HMMU2_CS_SPMU_BASE 0x66A4000uww
#define DCOWE3_HMMU2_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_CTI_BASE 0x66A5000uww
#define DCOWE3_HMMU2_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU2_USEW_CTI_BASE 0x66A6000uww
#define DCOWE3_HMMU2_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_0_BASE 0x66A7000uww
#define DCOWE3_HMMU2_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_0_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_1_BASE 0x66A8000uww
#define DCOWE3_HMMU2_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_1_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_3_BASE 0x66A9000uww
#define DCOWE3_HMMU2_BMON_3_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_3_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_2_BASE 0x66AA000uww
#define DCOWE3_HMMU2_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_2_SECTION 0x1000
#define mmDCOWE3_HMMU2_BMON_4_BASE 0x66AB000uww
#define DCOWE3_HMMU2_BMON_4_MAX_OFFSET 0x1000
#define DCOWE3_HMMU2_BMON_4_SECTION 0x5000
#define mmDCOWE3_HMMU3_CS_WOM_TBW_BASE 0x66B0000uww
#define DCOWE3_HMMU3_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_HMMU3_CS_STM_BASE 0x66B1000uww
#define DCOWE3_HMMU3_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_CS_STM_SECTION 0x1000
#define mmDCOWE3_HMMU3_CS_CTI_BASE 0x66B2000uww
#define DCOWE3_HMMU3_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_CS_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU3_CS_ETF_BASE 0x66B3000uww
#define DCOWE3_HMMU3_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_CS_ETF_SECTION 0x1000
#define mmDCOWE3_HMMU3_CS_SPMU_BASE 0x66B4000uww
#define DCOWE3_HMMU3_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_CTI_BASE 0x66B5000uww
#define DCOWE3_HMMU3_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU3_USEW_CTI_BASE 0x66B6000uww
#define DCOWE3_HMMU3_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_0_BASE 0x66B7000uww
#define DCOWE3_HMMU3_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_0_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_1_BASE 0x66B8000uww
#define DCOWE3_HMMU3_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_1_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_3_BASE 0x66B9000uww
#define DCOWE3_HMMU3_BMON_3_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_3_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_2_BASE 0x66BA000uww
#define DCOWE3_HMMU3_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_2_SECTION 0x1000
#define mmDCOWE3_HMMU3_BMON_4_BASE 0x66BB000uww
#define DCOWE3_HMMU3_BMON_4_MAX_OFFSET 0x1000
#define DCOWE3_HMMU3_BMON_4_SECTION 0x5000
#define mmDCOWE3_MME_CTWW_WOM_TABWE_BASE 0x66C0000uww
#define DCOWE3_MME_CTWW_WOM_TABWE_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_WOM_TABWE_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_STM_BASE 0x66C1000uww
#define DCOWE3_MME_CTWW_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_STM_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_CTI_BASE 0x66C2000uww
#define DCOWE3_MME_CTWW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_CTI_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_ETF_BASE 0x66C3000uww
#define DCOWE3_MME_CTWW_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_ETF_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_SPMU_BASE 0x66C4000uww
#define DCOWE3_MME_CTWW_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_CTI0_BASE 0x66C5000uww
#define DCOWE3_MME_CTWW_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_CTI1_BASE 0x66C6000uww
#define DCOWE3_MME_CTWW_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_BMON0_BASE 0x66C7000uww
#define DCOWE3_MME_CTWW_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_BMON1_BASE 0x66C8000uww
#define DCOWE3_MME_CTWW_BMON1_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_BMON1_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_BMON2_BASE 0x66C9000uww
#define DCOWE3_MME_CTWW_BMON2_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_BMON2_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_BMON3_BASE 0x66CA000uww
#define DCOWE3_MME_CTWW_BMON3_MAX_OFFSET 0x1000
#define DCOWE3_MME_CTWW_BMON3_SECTION 0x1000
#define mmDCOWE3_MME_CTWW_AWC_WTT_BASE 0x66CB000uww
#define DCOWE3_MME_CTWW_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_MME_CTWW_AWC_WTT_SECTION 0x5000
#define mmDCOWE3_MME_SBTE0_WOM_TBW_BASE 0x66D0000uww
#define DCOWE3_MME_SBTE0_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_STM_BASE 0x66D1000uww
#define DCOWE3_MME_SBTE0_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_STM_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_CTI_BASE 0x66D2000uww
#define DCOWE3_MME_SBTE0_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_CTI_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_ETF_BASE 0x66D3000uww
#define DCOWE3_MME_SBTE0_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_ETF_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_SPMU_BASE 0x66D4000uww
#define DCOWE3_MME_SBTE0_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_CTI0_BASE 0x66D5000uww
#define DCOWE3_MME_SBTE0_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_CTI1_BASE 0x66D6000uww
#define DCOWE3_MME_SBTE0_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_SBTE0_BMON0_BASE 0x66D7000uww
#define DCOWE3_MME_SBTE0_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE0_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_WOM_TBW_BASE 0x66D8000uww
#define DCOWE3_MME_SBTE1_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_STM_BASE 0x66D9000uww
#define DCOWE3_MME_SBTE1_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_STM_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_CTI_BASE 0x66DA000uww
#define DCOWE3_MME_SBTE1_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_CTI_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_ETF_BASE 0x66DB000uww
#define DCOWE3_MME_SBTE1_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_ETF_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_SPMU_BASE 0x66DC000uww
#define DCOWE3_MME_SBTE1_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_CTI0_BASE 0x66DD000uww
#define DCOWE3_MME_SBTE1_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_CTI1_BASE 0x66DE000uww
#define DCOWE3_MME_SBTE1_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_SBTE1_BMON0_BASE 0x66DF000uww
#define DCOWE3_MME_SBTE1_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE1_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_WOM_TBW_BASE 0x66E0000uww
#define DCOWE3_MME_SBTE2_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_STM_BASE 0x66E1000uww
#define DCOWE3_MME_SBTE2_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_STM_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_CTI_BASE 0x66E2000uww
#define DCOWE3_MME_SBTE2_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_CTI_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_ETF_BASE 0x66E3000uww
#define DCOWE3_MME_SBTE2_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_ETF_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_SPMU_BASE 0x66E4000uww
#define DCOWE3_MME_SBTE2_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_CTI0_BASE 0x66E5000uww
#define DCOWE3_MME_SBTE2_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_CTI1_BASE 0x66E6000uww
#define DCOWE3_MME_SBTE2_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_SBTE2_BMON0_BASE 0x66E7000uww
#define DCOWE3_MME_SBTE2_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE2_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_WOM_TBW_BASE 0x66E8000uww
#define DCOWE3_MME_SBTE3_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_STM_BASE 0x66E9000uww
#define DCOWE3_MME_SBTE3_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_STM_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_CTI_BASE 0x66EA000uww
#define DCOWE3_MME_SBTE3_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_CTI_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_ETF_BASE 0x66EB000uww
#define DCOWE3_MME_SBTE3_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_ETF_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_SPMU_BASE 0x66EC000uww
#define DCOWE3_MME_SBTE3_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_CTI0_BASE 0x66ED000uww
#define DCOWE3_MME_SBTE3_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_CTI1_BASE 0x66EE000uww
#define DCOWE3_MME_SBTE3_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_SBTE3_BMON0_BASE 0x66EF000uww
#define DCOWE3_MME_SBTE3_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE3_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_WOM_TBW_BASE 0x66F0000uww
#define DCOWE3_MME_SBTE4_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_STM_BASE 0x66F1000uww
#define DCOWE3_MME_SBTE4_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_STM_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_CTI_BASE 0x66F2000uww
#define DCOWE3_MME_SBTE4_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_CTI_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_ETF_BASE 0x66F3000uww
#define DCOWE3_MME_SBTE4_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_ETF_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_SPMU_BASE 0x66F4000uww
#define DCOWE3_MME_SBTE4_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_CTI0_BASE 0x66F5000uww
#define DCOWE3_MME_SBTE4_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_CTI1_BASE 0x66F6000uww
#define DCOWE3_MME_SBTE4_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_SBTE4_BMON0_BASE 0x66F7000uww
#define DCOWE3_MME_SBTE4_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_SBTE4_BMON0_SECTION 0x9000
#define mmDCOWE3_MME_ACC_CS_WOM_TBW_BASE 0x6700000uww
#define DCOWE3_MME_ACC_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_MME_ACC_STM_BASE 0x6701000uww
#define DCOWE3_MME_ACC_STM_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_STM_SECTION 0x1000
#define mmDCOWE3_MME_ACC_CTI_BASE 0x6702000uww
#define DCOWE3_MME_ACC_CTI_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_CTI_SECTION 0x1000
#define mmDCOWE3_MME_ACC_ETF_BASE 0x6703000uww
#define DCOWE3_MME_ACC_ETF_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_ETF_SECTION 0x1000
#define mmDCOWE3_MME_ACC_SPMU_BASE 0x6704000uww
#define DCOWE3_MME_ACC_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_SPMU_SECTION 0x1000
#define mmDCOWE3_MME_ACC_CTI0_BASE 0x6705000uww
#define DCOWE3_MME_ACC_CTI0_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_CTI0_SECTION 0x1000
#define mmDCOWE3_MME_ACC_CTI1_BASE 0x6706000uww
#define DCOWE3_MME_ACC_CTI1_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_CTI1_SECTION 0x1000
#define mmDCOWE3_MME_ACC_BMON0_BASE 0x6707000uww
#define DCOWE3_MME_ACC_BMON0_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_BMON0_SECTION 0x1000
#define mmDCOWE3_MME_ACC_BMON1_BASE 0x6708000uww
#define DCOWE3_MME_ACC_BMON1_MAX_OFFSET 0x1000
#define DCOWE3_MME_ACC_BMON1_SECTION 0x8000
#define mmDCOWE3_SM_CS_DBG_WOM_TBW_BASE 0x6710000uww
#define DCOWE3_SM_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_SM_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_SM_STM_BASE 0x6711000uww
#define DCOWE3_SM_STM_MAX_OFFSET 0x1000
#define DCOWE3_SM_STM_SECTION 0x1000
#define mmDCOWE3_SM_CTI_BASE 0x6712000uww
#define DCOWE3_SM_CTI_MAX_OFFSET 0x1000
#define DCOWE3_SM_CTI_SECTION 0x1000
#define mmDCOWE3_SM_ETF_BASE 0x6713000uww
#define DCOWE3_SM_ETF_MAX_OFFSET 0x1000
#define DCOWE3_SM_ETF_SECTION 0x1000
#define mmDCOWE3_SM_SPMU_BASE 0x6714000uww
#define DCOWE3_SM_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_SM_SPMU_SECTION 0x1000
#define mmDCOWE3_SM_BMON_CTI_BASE 0x6715000uww
#define DCOWE3_SM_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_SM_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_SM_USEW_CTI_BASE 0x6716000uww
#define DCOWE3_SM_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_SM_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_SM_BMON_BASE 0x6717000uww
#define DCOWE3_SM_BMON_MAX_OFFSET 0x1000
#define DCOWE3_SM_BMON_SECTION 0x1000
#define mmDCOWE3_SM_BMON1_BASE 0x6718000uww
#define DCOWE3_SM_BMON1_MAX_OFFSET 0x1000
#define DCOWE3_SM_BMON1_SECTION 0x18000
#define mmDCOWE3_XFT_FUNNEW_BASE 0x6730000uww
#define DCOWE3_XFT_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_XFT_FUNNEW_SECTION 0x8000
#define mmDCOWE3_TFT0_FUNNEW_BASE 0x6738000uww
#define DCOWE3_TFT0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TFT0_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TFT1_FUNNEW_BASE 0x6739000uww
#define DCOWE3_TFT1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TFT1_FUNNEW_SECTION 0x1000
#define mmDCOWE3_TFT2_FUNNEW_BASE 0x673A000uww
#define DCOWE3_TFT2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_TFT2_FUNNEW_SECTION 0x7000
#define mmDCOWE3_WTW0_FUNNEW_BASE 0x6741000uww
#define DCOWE3_WTW0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW0_FUNNEW_SECTION 0x4000
#define mmDCOWE3_MIF0_FUNNEW_BASE 0x6745000uww
#define DCOWE3_MIF0_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_MIF0_FUNNEW_SECTION 0x4000
#define mmDCOWE3_WTW1_FUNNEW_BASE 0x6749000uww
#define DCOWE3_WTW1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW1_FUNNEW_SECTION 0x4000
#define mmDCOWE3_MIF1_FUNNEW_BASE 0x674D000uww
#define DCOWE3_MIF1_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_MIF1_FUNNEW_SECTION 0x4000
#define mmDCOWE3_WTW2_FUNNEW_BASE 0x6751000uww
#define DCOWE3_WTW2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW2_FUNNEW_SECTION 0x4000
#define mmDCOWE3_MIF2_FUNNEW_BASE 0x6755000uww
#define DCOWE3_MIF2_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_MIF2_FUNNEW_SECTION 0x4000
#define mmDCOWE3_WTW3_FUNNEW_BASE 0x6759000uww
#define DCOWE3_WTW3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW3_FUNNEW_SECTION 0x4000
#define mmDCOWE3_MIF3_FUNNEW_BASE 0x675D000uww
#define DCOWE3_MIF3_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_MIF3_FUNNEW_SECTION 0x4000
#define mmDCOWE3_WTW4_FUNNEW_BASE 0x6761000uww
#define DCOWE3_WTW4_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW4_FUNNEW_SECTION 0x8000
#define mmDCOWE3_WTW5_FUNNEW_BASE 0x6769000uww
#define DCOWE3_WTW5_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW5_FUNNEW_SECTION 0x8000
#define mmDCOWE3_WTW6_FUNNEW_BASE 0x6771000uww
#define DCOWE3_WTW6_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW6_FUNNEW_SECTION 0x8000
#define mmDCOWE3_WTW7_FUNNEW_BASE 0x6779000uww
#define DCOWE3_WTW7_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_WTW7_FUNNEW_SECTION 0x47000
#define mmDCOWE3_EDMA0_CS_WOM_TBW_BASE 0x67C0000uww
#define DCOWE3_EDMA0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_EDMA0_CS_STM_BASE 0x67C1000uww
#define DCOWE3_EDMA0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_CS_STM_SECTION 0x1000
#define mmDCOWE3_EDMA0_CS_CTI_BASE 0x67C2000uww
#define DCOWE3_EDMA0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_CS_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA0_CS_ETF_BASE 0x67C3000uww
#define DCOWE3_EDMA0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_CS_ETF_SECTION 0x1000
#define mmDCOWE3_EDMA0_CS_SPMU_BASE 0x67C4000uww
#define DCOWE3_EDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_EDMA0_BMON_CTI_BASE 0x67C5000uww
#define DCOWE3_EDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA0_USEW_CTI_BASE 0x67C6000uww
#define DCOWE3_EDMA0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA0_BMON_0_BASE 0x67C7000uww
#define DCOWE3_EDMA0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_BMON_0_SECTION 0x1000
#define mmDCOWE3_EDMA0_BMON_1_BASE 0x67C8000uww
#define DCOWE3_EDMA0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_EDMA0_BMON_1_SECTION 0x1000
#define mmDCOWE3_EDMA0_QM_AWC_WTT_BASE 0x67C9000uww
#define DCOWE3_EDMA0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_EDMA0_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE3_EDMA1_CS_WOM_TBW_BASE 0x67D0000uww
#define DCOWE3_EDMA1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_EDMA1_CS_STM_BASE 0x67D1000uww
#define DCOWE3_EDMA1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_CS_STM_SECTION 0x1000
#define mmDCOWE3_EDMA1_CS_CTI_BASE 0x67D2000uww
#define DCOWE3_EDMA1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_CS_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA1_CS_ETF_BASE 0x67D3000uww
#define DCOWE3_EDMA1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_CS_ETF_SECTION 0x1000
#define mmDCOWE3_EDMA1_CS_SPMU_BASE 0x67D4000uww
#define DCOWE3_EDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_EDMA1_BMON_CTI_BASE 0x67D5000uww
#define DCOWE3_EDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA1_USEW_CTI_BASE 0x67D6000uww
#define DCOWE3_EDMA1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_EDMA1_BMON_0_BASE 0x67D7000uww
#define DCOWE3_EDMA1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_BMON_0_SECTION 0x1000
#define mmDCOWE3_EDMA1_BMON_1_BASE 0x67D8000uww
#define DCOWE3_EDMA1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_EDMA1_BMON_1_SECTION 0x1000
#define mmDCOWE3_EDMA1_QM_AWC_WTT_BASE 0x67D9000uww
#define DCOWE3_EDMA1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define DCOWE3_EDMA1_QM_AWC_WTT_SECTION 0x7000
#define mmDCOWE3_VDEC0_CS_WOM_TBW_BASE 0x67E0000uww
#define DCOWE3_VDEC0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_VDEC0_CS_STM_BASE 0x67E1000uww
#define DCOWE3_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CS_STM_SECTION 0x1000
#define mmDCOWE3_VDEC0_CS_CTI_BASE 0x67E2000uww
#define DCOWE3_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CS_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC0_CS_ETF_BASE 0x67E3000uww
#define DCOWE3_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CS_ETF_SECTION 0x1000
#define mmDCOWE3_VDEC0_CS_SPMU_BASE 0x67E4000uww
#define DCOWE3_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_VDEC0_BMON_CTI_BASE 0x67E5000uww
#define DCOWE3_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC0_USEW_CTI_BASE 0x67E6000uww
#define DCOWE3_VDEC0_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC0_BMON_0_BASE 0x67E7000uww
#define DCOWE3_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_BMON_0_SECTION 0x1000
#define mmDCOWE3_VDEC0_BMON_1_BASE 0x67E8000uww
#define DCOWE3_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_BMON_1_SECTION 0x1000
#define mmDCOWE3_VDEC0_BMON_2_BASE 0x67E9000uww
#define DCOWE3_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_VDEC0_BMON_2_SECTION 0x7000
#define mmDCOWE3_VDEC1_CS_WOM_TBW_BASE 0x67F0000uww
#define DCOWE3_VDEC1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CS_WOM_TBW_SECTION 0x1000
#define mmDCOWE3_VDEC1_CS_STM_BASE 0x67F1000uww
#define DCOWE3_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CS_STM_SECTION 0x1000
#define mmDCOWE3_VDEC1_CS_CTI_BASE 0x67F2000uww
#define DCOWE3_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CS_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC1_CS_ETF_BASE 0x67F3000uww
#define DCOWE3_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CS_ETF_SECTION 0x1000
#define mmDCOWE3_VDEC1_CS_SPMU_BASE 0x67F4000uww
#define DCOWE3_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_CS_SPMU_SECTION 0x1000
#define mmDCOWE3_VDEC1_BMON_CTI_BASE 0x67F5000uww
#define DCOWE3_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_BMON_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC1_USEW_CTI_BASE 0x67F6000uww
#define DCOWE3_VDEC1_USEW_CTI_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_USEW_CTI_SECTION 0x1000
#define mmDCOWE3_VDEC1_BMON_0_BASE 0x67F7000uww
#define DCOWE3_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_BMON_0_SECTION 0x1000
#define mmDCOWE3_VDEC1_BMON_1_BASE 0x67F8000uww
#define DCOWE3_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_BMON_1_SECTION 0x1000
#define mmDCOWE3_VDEC1_BMON_2_BASE 0x67F9000uww
#define DCOWE3_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define DCOWE3_VDEC1_BMON_2_SECTION 0x7000
#define mmCA53_BASE 0x6800000uww
#define CA53_MAX_OFFSET 0x141000
#define CA53_SECTION 0x400000
#define mmPCI_WOM_TABWE_BASE 0x6C00000uww
#define PCI_WOM_TABWE_MAX_OFFSET 0x1000
#define PCI_WOM_TABWE_SECTION 0x1000
#define mmPCIE_STM_BASE 0x6C01000uww
#define PCIE_STM_MAX_OFFSET 0x1000
#define PCIE_STM_SECTION 0x1000
#define mmPCIE_ETF_BASE 0x6C02000uww
#define PCIE_ETF_MAX_OFFSET 0x1000
#define PCIE_ETF_SECTION 0x1000
#define mmPCIE_CTI_0_BASE 0x6C03000uww
#define PCIE_CTI_0_MAX_OFFSET 0x1000
#define PCIE_CTI_0_SECTION 0x1000
#define mmPCIE_SPMU_BASE 0x6C04000uww
#define PCIE_SPMU_MAX_OFFSET 0x1000
#define PCIE_SPMU_SECTION 0x1000
#define mmPCIE_CTI_1_BASE 0x6C05000uww
#define PCIE_CTI_1_MAX_OFFSET 0x1000
#define PCIE_CTI_1_SECTION 0x2000
#define mmPCIE_BMON_MSTW_WW_BASE 0x6C07000uww
#define PCIE_BMON_MSTW_WW_MAX_OFFSET 0x1000
#define PCIE_BMON_MSTW_WW_SECTION 0x1000
#define mmPCIE_BMON_MSTW_WD_BASE 0x6C08000uww
#define PCIE_BMON_MSTW_WD_MAX_OFFSET 0x1000
#define PCIE_BMON_MSTW_WD_SECTION 0x1000
#define mmPCIE_BMON_SWV_WW_BASE 0x6C09000uww
#define PCIE_BMON_SWV_WW_MAX_OFFSET 0x1000
#define PCIE_BMON_SWV_WW_SECTION 0x1000
#define mmPCIE_BMON_SWV_WD_BASE 0x6C0A000uww
#define PCIE_BMON_SWV_WD_MAX_OFFSET 0x1000
#define PCIE_BMON_SWV_WD_SECTION 0x36000
#define mmTOP_WOM_TABWE_BASE 0x6C40000uww
#define TOP_WOM_TABWE_MAX_OFFSET 0x1000
#define TOP_WOM_TABWE_SECTION 0x1000
#define mmPSOC_CTI_BASE 0x6C41000uww
#define PSOC_CTI_MAX_OFFSET 0x1000
#define PSOC_CTI_SECTION 0x1000
#define mmPSOC_STM_BASE 0x6C42000uww
#define PSOC_STM_MAX_OFFSET 0x1000
#define PSOC_STM_SECTION 0x1000
#define mmPSOC_FUNNEW_BASE 0x6C43000uww
#define PSOC_FUNNEW_MAX_OFFSET 0x1000
#define PSOC_FUNNEW_SECTION 0x1000
#define mmPSOC_ETW_BASE 0x6C44000uww
#define PSOC_ETW_MAX_OFFSET 0x1000
#define PSOC_ETW_SECTION 0x1000
#define mmPSOC_ETF_BASE 0x6C45000uww
#define PSOC_ETF_MAX_OFFSET 0x1000
#define PSOC_ETF_SECTION 0x1000
#define mmPSOC_TS_CTI_BASE 0x6C46000uww
#define PSOC_TS_CTI_MAX_OFFSET 0x1000
#define PSOC_TS_CTI_SECTION 0xA000
#define mmPSOC_AWC0_CS_DBG_WOM_TBW_BASE 0x6C50000uww
#define PSOC_AWC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define PSOC_AWC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmPSOC_AWC0_CS_STM_BASE 0x6C51000uww
#define PSOC_AWC0_CS_STM_MAX_OFFSET 0x1000
#define PSOC_AWC0_CS_STM_SECTION 0x1000
#define mmPSOC_AWC0_CS_CTI_BASE 0x6C52000uww
#define PSOC_AWC0_CS_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC0_CS_CTI_SECTION 0x1000
#define mmPSOC_AWC0_CS_ETF_BASE 0x6C53000uww
#define PSOC_AWC0_CS_ETF_MAX_OFFSET 0x1000
#define PSOC_AWC0_CS_ETF_SECTION 0x1000
#define mmPSOC_AWC0_CS_SPMU_BASE 0x6C54000uww
#define PSOC_AWC0_CS_SPMU_MAX_OFFSET 0x1000
#define PSOC_AWC0_CS_SPMU_SECTION 0x1000
#define mmPSOC_AWC0_BMON_CTI_BASE 0x6C55000uww
#define PSOC_AWC0_BMON_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC0_BMON_CTI_SECTION 0x1000
#define mmPSOC_AWC0_USEW_CTI_BASE 0x6C56000uww
#define PSOC_AWC0_USEW_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC0_USEW_CTI_SECTION 0x1000
#define mmPSOC_AWC0_BMON_0_BASE 0x6C57000uww
#define PSOC_AWC0_BMON_0_MAX_OFFSET 0x1000
#define PSOC_AWC0_BMON_0_SECTION 0x1000
#define mmPSOC_AWC0_BMON_1_BASE 0x6C58000uww
#define PSOC_AWC0_BMON_1_MAX_OFFSET 0x1000
#define PSOC_AWC0_BMON_1_SECTION 0x6000
#define mmPSOC_AWC0_WTT_BASE 0x6C5E000uww
#define PSOC_AWC0_WTT_MAX_OFFSET 0x1400
#define PSOC_AWC0_WTT_SECTION 0x1000
#define mmPSOC_AWC0_FUNNEW_BASE 0x6C5F000uww
#define PSOC_AWC0_FUNNEW_MAX_OFFSET 0x1000
#define PSOC_AWC0_FUNNEW_SECTION 0x1000
#define mmPSOC_AWC1_CS_DBG_WOM_TBW_BASE 0x6C60000uww
#define PSOC_AWC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define PSOC_AWC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmPSOC_AWC1_CS_STM_BASE 0x6C61000uww
#define PSOC_AWC1_CS_STM_MAX_OFFSET 0x1000
#define PSOC_AWC1_CS_STM_SECTION 0x1000
#define mmPSOC_AWC1_CS_CTI_BASE 0x6C62000uww
#define PSOC_AWC1_CS_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC1_CS_CTI_SECTION 0x1000
#define mmPSOC_AWC1_CS_ETF_BASE 0x6C63000uww
#define PSOC_AWC1_CS_ETF_MAX_OFFSET 0x1000
#define PSOC_AWC1_CS_ETF_SECTION 0x1000
#define mmPSOC_AWC1_CS_SPMU_BASE 0x6C64000uww
#define PSOC_AWC1_CS_SPMU_MAX_OFFSET 0x1000
#define PSOC_AWC1_CS_SPMU_SECTION 0x1000
#define mmPSOC_AWC1_BMON_CTI_BASE 0x6C65000uww
#define PSOC_AWC1_BMON_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC1_BMON_CTI_SECTION 0x1000
#define mmPSOC_AWC1_USEW_CTI_BASE 0x6C66000uww
#define PSOC_AWC1_USEW_CTI_MAX_OFFSET 0x1000
#define PSOC_AWC1_USEW_CTI_SECTION 0x1000
#define mmPSOC_AWC1_BMON_0_BASE 0x6C67000uww
#define PSOC_AWC1_BMON_0_MAX_OFFSET 0x1000
#define PSOC_AWC1_BMON_0_SECTION 0x1000
#define mmPSOC_AWC1_BMON_1_BASE 0x6C68000uww
#define PSOC_AWC1_BMON_1_MAX_OFFSET 0x1000
#define PSOC_AWC1_BMON_1_SECTION 0x6000
#define mmPSOC_AWC1_WTT_BASE 0x6C6E000uww
#define PSOC_AWC1_WTT_MAX_OFFSET 0x1400
#define PSOC_AWC1_WTT_SECTION 0x1000
#define mmPSOC_AWC1_FUNNEW_BASE 0x6C6F000uww
#define PSOC_AWC1_FUNNEW_MAX_OFFSET 0x1000
#define PSOC_AWC1_FUNNEW_SECTION 0x1000
#define mmPSOC_AWC0_CTI0_BASE 0x6C70000uww
#define PSOC_AWC0_CTI0_MAX_OFFSET 0x1000
#define PSOC_AWC0_CTI0_SECTION 0x1000
#define mmPSOC_AWC0_CTI1_BASE 0x6C71000uww
#define PSOC_AWC0_CTI1_MAX_OFFSET 0x1000
#define PSOC_AWC0_CTI1_SECTION 0x1000
#define mmPSOC_AWC0_CTI2_BASE 0x6C72000uww
#define PSOC_AWC0_CTI2_MAX_OFFSET 0x1000
#define PSOC_AWC0_CTI2_SECTION 0x1000
#define mmPSOC_AWC0_CTI3_BASE 0x6C73000uww
#define PSOC_AWC0_CTI3_MAX_OFFSET 0x1000
#define PSOC_AWC0_CTI3_SECTION 0x1000
#define mmPSOC_AWC1_CTI0_BASE 0x6C74000uww
#define PSOC_AWC1_CTI0_MAX_OFFSET 0x1000
#define PSOC_AWC1_CTI0_SECTION 0x1000
#define mmPSOC_AWC1_CTI1_BASE 0x6C75000uww
#define PSOC_AWC1_CTI1_MAX_OFFSET 0x1000
#define PSOC_AWC1_CTI1_SECTION 0x1000
#define mmPSOC_AWC1_CTI2_BASE 0x6C76000uww
#define PSOC_AWC1_CTI2_MAX_OFFSET 0x1000
#define PSOC_AWC1_CTI2_SECTION 0x1000
#define mmPSOC_AWC1_CTI3_BASE 0x6C77000uww
#define PSOC_AWC1_CTI3_MAX_OFFSET 0x1000
#define PSOC_AWC1_CTI3_SECTION 0x9000
#define mmPDMA0_CS_WOM_TBW_BASE 0x6C80000uww
#define PDMA0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define PDMA0_CS_WOM_TBW_SECTION 0x1000
#define mmPDMA0_CS_STM_BASE 0x6C81000uww
#define PDMA0_CS_STM_MAX_OFFSET 0x1000
#define PDMA0_CS_STM_SECTION 0x1000
#define mmPDMA0_CS_CTI_BASE 0x6C82000uww
#define PDMA0_CS_CTI_MAX_OFFSET 0x1000
#define PDMA0_CS_CTI_SECTION 0x1000
#define mmPDMA0_CS_ETF_BASE 0x6C83000uww
#define PDMA0_CS_ETF_MAX_OFFSET 0x1000
#define PDMA0_CS_ETF_SECTION 0x1000
#define mmPDMA0_CS_SPMU_BASE 0x6C84000uww
#define PDMA0_CS_SPMU_MAX_OFFSET 0x1000
#define PDMA0_CS_SPMU_SECTION 0x1000
#define mmPDMA0_BMON_CTI_BASE 0x6C85000uww
#define PDMA0_BMON_CTI_MAX_OFFSET 0x1000
#define PDMA0_BMON_CTI_SECTION 0x1000
#define mmPDMA0_USEW_CTI_BASE 0x6C86000uww
#define PDMA0_USEW_CTI_MAX_OFFSET 0x1000
#define PDMA0_USEW_CTI_SECTION 0x1000
#define mmPDMA0_BMON_0_BASE 0x6C87000uww
#define PDMA0_BMON_0_MAX_OFFSET 0x1000
#define PDMA0_BMON_0_SECTION 0x1000
#define mmPDMA0_BMON_1_BASE 0x6C88000uww
#define PDMA0_BMON_1_MAX_OFFSET 0x1000
#define PDMA0_BMON_1_SECTION 0x1000
#define mmPDMA0_QM_AWC_WTT_BASE 0x6C89000uww
#define PDMA0_QM_AWC_WTT_MAX_OFFSET 0x1400
#define PDMA0_QM_AWC_WTT_SECTION 0x7000
#define mmPDMA1_CS_WOM_TBW_BASE 0x6C90000uww
#define PDMA1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define PDMA1_CS_WOM_TBW_SECTION 0x1000
#define mmPDMA1_CS_STM_BASE 0x6C91000uww
#define PDMA1_CS_STM_MAX_OFFSET 0x1000
#define PDMA1_CS_STM_SECTION 0x1000
#define mmPDMA1_CS_CTI_BASE 0x6C92000uww
#define PDMA1_CS_CTI_MAX_OFFSET 0x1000
#define PDMA1_CS_CTI_SECTION 0x1000
#define mmPDMA1_CS_ETF_BASE 0x6C93000uww
#define PDMA1_CS_ETF_MAX_OFFSET 0x1000
#define PDMA1_CS_ETF_SECTION 0x1000
#define mmPDMA1_CS_SPMU_BASE 0x6C94000uww
#define PDMA1_CS_SPMU_MAX_OFFSET 0x1000
#define PDMA1_CS_SPMU_SECTION 0x1000
#define mmPDMA1_BMON_CTI_BASE 0x6C95000uww
#define PDMA1_BMON_CTI_MAX_OFFSET 0x1000
#define PDMA1_BMON_CTI_SECTION 0x1000
#define mmPDMA1_USEW_CTI_BASE 0x6C96000uww
#define PDMA1_USEW_CTI_MAX_OFFSET 0x1000
#define PDMA1_USEW_CTI_SECTION 0x1000
#define mmPDMA1_BMON_0_BASE 0x6C97000uww
#define PDMA1_BMON_0_MAX_OFFSET 0x1000
#define PDMA1_BMON_0_SECTION 0x1000
#define mmPDMA1_BMON_1_BASE 0x6C98000uww
#define PDMA1_BMON_1_MAX_OFFSET 0x1000
#define PDMA1_BMON_1_SECTION 0x1000
#define mmPDMA1_QM_AWC_WTT_BASE 0x6C99000uww
#define PDMA1_QM_AWC_WTT_MAX_OFFSET 0x1400
#define PDMA1_QM_AWC_WTT_SECTION 0x7000
#define mmXDMA_FUNNEW_BASE 0x6CA0000uww
#define XDMA_FUNNEW_MAX_OFFSET 0x1000
#define XDMA_FUNNEW_SECTION 0x21000
#define mmCPU_ETF_0_BASE 0x6CC1000uww
#define CPU_ETF_0_MAX_OFFSET 0x1000
#define CPU_ETF_0_SECTION 0x1000
#define mmCPU_ETF_1_BASE 0x6CC2000uww
#define CPU_ETF_1_MAX_OFFSET 0x1000
#define CPU_ETF_1_SECTION 0x2000
#define mmCPU_CTI_BASE 0x6CC4000uww
#define CPU_CTI_MAX_OFFSET 0x1000
#define CPU_CTI_SECTION 0x1000
#define mmCPU_FUNNEW_BASE 0x6CC5000uww
#define CPU_FUNNEW_MAX_OFFSET 0x1000
#define CPU_FUNNEW_SECTION 0x1000
#define mmCPU_STM_BASE 0x6CC6000uww
#define CPU_STM_MAX_OFFSET 0x1000
#define CPU_STM_SECTION 0x1000
#define mmCPU_CTI_TWACE_BASE 0x6CC7000uww
#define CPU_CTI_TWACE_MAX_OFFSET 0x1000
#define CPU_CTI_TWACE_SECTION 0x1000
#define mmCPU_ETF_TWACE_BASE 0x6CC8000uww
#define CPU_ETF_TWACE_MAX_OFFSET 0x1000
#define CPU_ETF_TWACE_SECTION 0x1000
#define mmCPU_WW_BMON_BASE 0x6CC9000uww
#define CPU_WW_BMON_MAX_OFFSET 0x1000
#define CPU_WW_BMON_SECTION 0x1000
#define mmCPU_WD_BMON_BASE 0x6CCA000uww
#define CPU_WD_BMON_MAX_OFFSET 0x1000
#define CPU_WD_BMON_SECTION 0x36000
#define mmPMMU_CS_DBG_WOM_TBW_BASE 0x6D00000uww
#define PMMU_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define PMMU_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmPMMU_CS_STM_BASE 0x6D01000uww
#define PMMU_CS_STM_MAX_OFFSET 0x1000
#define PMMU_CS_STM_SECTION 0x1000
#define mmPMMU_CS_CTI_BASE 0x6D02000uww
#define PMMU_CS_CTI_MAX_OFFSET 0x1000
#define PMMU_CS_CTI_SECTION 0x1000
#define mmPMMU_CS_ETF_BASE 0x6D03000uww
#define PMMU_CS_ETF_MAX_OFFSET 0x1000
#define PMMU_CS_ETF_SECTION 0x1000
#define mmPMMU_CS_SPMU_BASE 0x6D04000uww
#define PMMU_CS_SPMU_MAX_OFFSET 0x1000
#define PMMU_CS_SPMU_SECTION 0x1000
#define mmPMMU_BMON_CTI_BASE 0x6D05000uww
#define PMMU_BMON_CTI_MAX_OFFSET 0x1000
#define PMMU_BMON_CTI_SECTION 0x1000
#define mmPMMU_USEW_CTI_BASE 0x6D06000uww
#define PMMU_USEW_CTI_MAX_OFFSET 0x1000
#define PMMU_USEW_CTI_SECTION 0x1000
#define mmPMMU_BMON_0_BASE 0x6D07000uww
#define PMMU_BMON_0_MAX_OFFSET 0x1000
#define PMMU_BMON_0_SECTION 0x1000
#define mmPMMU_BMON_1_BASE 0x6D08000uww
#define PMMU_BMON_1_MAX_OFFSET 0x1000
#define PMMU_BMON_1_SECTION 0x1000
#define mmPMMU_BMON_2_BASE 0x6D09000uww
#define PMMU_BMON_2_MAX_OFFSET 0x1000
#define PMMU_BMON_2_SECTION 0x1000
#define mmPMMU_BMON_3_BASE 0x6D0A000uww
#define PMMU_BMON_3_MAX_OFFSET 0x1000
#define PMMU_BMON_3_SECTION 0x1000
#define mmPMMU_BMON_4_BASE 0x6D0B000uww
#define PMMU_BMON_4_MAX_OFFSET 0x1000
#define PMMU_BMON_4_SECTION 0x1000
#define mmPMMU_FUNNEW_BASE 0x6D0C000uww
#define PMMU_FUNNEW_MAX_OFFSET 0x1000
#define PMMU_FUNNEW_SECTION 0x1000
#define mmPMMU_FUNNEW_DEC_BASE 0x6D0D000uww
#define PMMU_FUNNEW_DEC_MAX_OFFSET 0x1000
#define PMMU_FUNNEW_DEC_SECTION 0x33000
#define mmDCOWE0_XBAW_MID_FUNNEW_BASE 0x6D40000uww
#define DCOWE0_XBAW_MID_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_XBAW_MID_FUNNEW_SECTION 0x8000
#define mmDCOWE0_XBAW_EDGE_FUNNEW_BASE 0x6D48000uww
#define DCOWE0_XBAW_EDGE_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE0_XBAW_EDGE_FUNNEW_SECTION 0x8000
#define mmDCOWE1_XBAW_MID_FUNNEW_BASE 0x6D50000uww
#define DCOWE1_XBAW_MID_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_XBAW_MID_FUNNEW_SECTION 0x8000
#define mmDCOWE1_XBAW_EDGE_FUNNEW_BASE 0x6D58000uww
#define DCOWE1_XBAW_EDGE_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE1_XBAW_EDGE_FUNNEW_SECTION 0x8000
#define mmDCOWE2_XBAW_MID_FUNNEW_BASE 0x6D60000uww
#define DCOWE2_XBAW_MID_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_XBAW_MID_FUNNEW_SECTION 0x8000
#define mmDCOWE2_XBAW_EDGE_FUNNEW_BASE 0x6D68000uww
#define DCOWE2_XBAW_EDGE_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE2_XBAW_EDGE_FUNNEW_SECTION 0x8000
#define mmDCOWE3_XBAW_MID_FUNNEW_BASE 0x6D70000uww
#define DCOWE3_XBAW_MID_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_XBAW_MID_FUNNEW_SECTION 0x8000
#define mmDCOWE3_XBAW_EDGE_FUNNEW_BASE 0x6D78000uww
#define DCOWE3_XBAW_EDGE_FUNNEW_MAX_OFFSET 0x1000
#define DCOWE3_XBAW_EDGE_FUNNEW_SECTION 0x88000
#define mmWOT0_CS_WOM_TBW_BASE 0x6E00000uww
#define WOT0_CS_WOM_TBW_MAX_OFFSET 0x1000
#define WOT0_CS_WOM_TBW_SECTION 0x1000
#define mmWOT0_CS_STM_BASE 0x6E01000uww
#define WOT0_CS_STM_MAX_OFFSET 0x1000
#define WOT0_CS_STM_SECTION 0x1000
#define mmWOT0_CS_CTI_BASE 0x6E02000uww
#define WOT0_CS_CTI_MAX_OFFSET 0x1000
#define WOT0_CS_CTI_SECTION 0x1000
#define mmWOT0_CS_ETF_BASE 0x6E03000uww
#define WOT0_CS_ETF_MAX_OFFSET 0x1000
#define WOT0_CS_ETF_SECTION 0x1000
#define mmWOT0_CS_SPMU_BASE 0x6E04000uww
#define WOT0_CS_SPMU_MAX_OFFSET 0x1000
#define WOT0_CS_SPMU_SECTION 0x1000
#define mmWOT0_BMON_CTI_BASE 0x6E05000uww
#define WOT0_BMON_CTI_MAX_OFFSET 0x1000
#define WOT0_BMON_CTI_SECTION 0x1000
#define mmWOT0_USEW_CTI_BASE 0x6E06000uww
#define WOT0_USEW_CTI_MAX_OFFSET 0x1000
#define WOT0_USEW_CTI_SECTION 0x1000
#define mmWOT0_BMON_0_BASE 0x6E07000uww
#define WOT0_BMON_0_MAX_OFFSET 0x1000
#define WOT0_BMON_0_SECTION 0x1000
#define mmWOT0_BMON_1_BASE 0x6E08000uww
#define WOT0_BMON_1_MAX_OFFSET 0x1000
#define WOT0_BMON_1_SECTION 0x1000
#define mmWOT0_BMON_2_BASE 0x6E09000uww
#define WOT0_BMON_2_MAX_OFFSET 0x1000
#define WOT0_BMON_2_SECTION 0x1000
#define mmWOT0_BMON_3_BASE 0x6E0A000uww
#define WOT0_BMON_3_MAX_OFFSET 0x1000
#define WOT0_BMON_3_SECTION 0x1000
#define mmWOT0_AWC_WTT_BASE 0x6E0B000uww
#define WOT0_AWC_WTT_MAX_OFFSET 0x1400
#define WOT0_AWC_WTT_SECTION 0x5000
#define mmWOT1_CS_WOM_TBW_BASE 0x6E10000uww
#define WOT1_CS_WOM_TBW_MAX_OFFSET 0x1000
#define WOT1_CS_WOM_TBW_SECTION 0x1000
#define mmWOT1_CS_STM_BASE 0x6E11000uww
#define WOT1_CS_STM_MAX_OFFSET 0x1000
#define WOT1_CS_STM_SECTION 0x1000
#define mmWOT1_CS_CTI_BASE 0x6E12000uww
#define WOT1_CS_CTI_MAX_OFFSET 0x1000
#define WOT1_CS_CTI_SECTION 0x1000
#define mmWOT1_CS_ETF_BASE 0x6E13000uww
#define WOT1_CS_ETF_MAX_OFFSET 0x1000
#define WOT1_CS_ETF_SECTION 0x1000
#define mmWOT1_CS_SPMU_BASE 0x6E14000uww
#define WOT1_CS_SPMU_MAX_OFFSET 0x1000
#define WOT1_CS_SPMU_SECTION 0x1000
#define mmWOT1_BMON_CTI_BASE 0x6E15000uww
#define WOT1_BMON_CTI_MAX_OFFSET 0x1000
#define WOT1_BMON_CTI_SECTION 0x1000
#define mmWOT1_USEW_CTI_BASE 0x6E16000uww
#define WOT1_USEW_CTI_MAX_OFFSET 0x1000
#define WOT1_USEW_CTI_SECTION 0x1000
#define mmWOT1_BMON_0_BASE 0x6E17000uww
#define WOT1_BMON_0_MAX_OFFSET 0x1000
#define WOT1_BMON_0_SECTION 0x1000
#define mmWOT1_BMON_1_BASE 0x6E18000uww
#define WOT1_BMON_1_MAX_OFFSET 0x1000
#define WOT1_BMON_1_SECTION 0x1000
#define mmWOT1_BMON_2_BASE 0x6E19000uww
#define WOT1_BMON_2_MAX_OFFSET 0x1000
#define WOT1_BMON_2_SECTION 0x1000
#define mmWOT1_BMON_3_BASE 0x6E1A000uww
#define WOT1_BMON_3_MAX_OFFSET 0x1000
#define WOT1_BMON_3_SECTION 0x1000
#define mmWOT1_AWC_WTT_BASE 0x6E1B000uww
#define WOT1_AWC_WTT_MAX_OFFSET 0x1400
#define WOT1_AWC_WTT_SECTION 0x65000
#define mmAWC_FAWM_AWC0_WTT_BASE 0x6E80000uww
#define AWC_FAWM_AWC0_WTT_MAX_OFFSET 0x1400
#define AWC_FAWM_AWC0_WTT_SECTION 0x1000
#define mmAWC_FAWM_AWC1_WTT_BASE 0x6E81000uww
#define AWC_FAWM_AWC1_WTT_MAX_OFFSET 0x1400
#define AWC_FAWM_AWC1_WTT_SECTION 0x1000
#define mmAWC_FAWM_AWC2_WTT_BASE 0x6E82000uww
#define AWC_FAWM_AWC2_WTT_MAX_OFFSET 0x1400
#define AWC_FAWM_AWC2_WTT_SECTION 0x1000
#define mmAWC_FAWM_AWC3_WTT_BASE 0x6E83000uww
#define AWC_FAWM_AWC3_WTT_MAX_OFFSET 0x1400
#define AWC_FAWM_AWC3_WTT_SECTION 0xD000
#define mmAWC_FAWM_CS_WOM_TBW_BASE 0x6E90000uww
#define AWC_FAWM_CS_WOM_TBW_MAX_OFFSET 0x1000
#define AWC_FAWM_CS_WOM_TBW_SECTION 0x1000
#define mmAWC_FAWM_CS_STM_BASE 0x6E91000uww
#define AWC_FAWM_CS_STM_MAX_OFFSET 0x1000
#define AWC_FAWM_CS_STM_SECTION 0x1000
#define mmAWC_FAWM_CS_CTI_BASE 0x6E92000uww
#define AWC_FAWM_CS_CTI_MAX_OFFSET 0x1000
#define AWC_FAWM_CS_CTI_SECTION 0x1000
#define mmAWC_FAWM_CS_ETF_BASE 0x6E93000uww
#define AWC_FAWM_CS_ETF_MAX_OFFSET 0x1000
#define AWC_FAWM_CS_ETF_SECTION 0x1000
#define mmAWC_FAWM_CS_SPMU_BASE 0x6E94000uww
#define AWC_FAWM_CS_SPMU_MAX_OFFSET 0x1000
#define AWC_FAWM_CS_SPMU_SECTION 0x1000
#define mmAWC_FAWM_BMON_CTI_BASE 0x6E95000uww
#define AWC_FAWM_BMON_CTI_MAX_OFFSET 0x1000
#define AWC_FAWM_BMON_CTI_SECTION 0x1000
#define mmAWC_FAWM_USEW_CTI_BASE 0x6E96000uww
#define AWC_FAWM_USEW_CTI_MAX_OFFSET 0x1000
#define AWC_FAWM_USEW_CTI_SECTION 0x1000
#define mmAWC_FAWM_BMON_0_BASE 0x6E97000uww
#define AWC_FAWM_BMON_0_MAX_OFFSET 0x1000
#define AWC_FAWM_BMON_0_SECTION 0x1000
#define mmAWC_FAWM_BMON_1_BASE 0x6E98000uww
#define AWC_FAWM_BMON_1_MAX_OFFSET 0x1000
#define AWC_FAWM_BMON_1_SECTION 0x1000
#define mmAWC_FAWM_BMON_2_BASE 0x6E99000uww
#define AWC_FAWM_BMON_2_MAX_OFFSET 0x1000
#define AWC_FAWM_BMON_2_SECTION 0x1000
#define mmAWC_FAWM_BMON_3_BASE 0x6E9A000uww
#define AWC_FAWM_BMON_3_MAX_OFFSET 0x1000
#define AWC_FAWM_BMON_3_SECTION 0x1000
#define mmAWC_FAWM_CTI_BASE 0x6E9B000uww
#define AWC_FAWM_CTI_MAX_OFFSET 0x1000
#define AWC_FAWM_CTI_SECTION 0x1000
#define mmAWC_FAWM_FUNNEW_BASE 0x6E9C000uww
#define AWC_FAWM_FUNNEW_MAX_OFFSET 0x1000
#define AWC_FAWM_FUNNEW_SECTION 0x4000
#define mmKDMA_CS_WOM_TBW_BASE 0x6EA0000uww
#define KDMA_CS_WOM_TBW_MAX_OFFSET 0x1000
#define KDMA_CS_WOM_TBW_SECTION 0x1000
#define mmKDMA_CS_STM_BASE 0x6EA1000uww
#define KDMA_CS_STM_MAX_OFFSET 0x1000
#define KDMA_CS_STM_SECTION 0x1000
#define mmKDMA_CS_CTI_BASE 0x6EA2000uww
#define KDMA_CS_CTI_MAX_OFFSET 0x1000
#define KDMA_CS_CTI_SECTION 0x1000
#define mmKDMA_CS_ETF_BASE 0x6EA3000uww
#define KDMA_CS_ETF_MAX_OFFSET 0x1000
#define KDMA_CS_ETF_SECTION 0x1000
#define mmKDMA_CS_SPMU_BASE 0x6EA4000uww
#define KDMA_CS_SPMU_MAX_OFFSET 0x1000
#define KDMA_CS_SPMU_SECTION 0x1000
#define mmKDMA_BMON_CTI_BASE 0x6EA5000uww
#define KDMA_BMON_CTI_MAX_OFFSET 0x1000
#define KDMA_BMON_CTI_SECTION 0x1000
#define mmKDMA_USEW_CTI_BASE 0x6EA6000uww
#define KDMA_USEW_CTI_MAX_OFFSET 0x1000
#define KDMA_USEW_CTI_SECTION 0x1000
#define mmKDMA_BMON_0_BASE 0x6EA7000uww
#define KDMA_BMON_0_MAX_OFFSET 0x1000
#define KDMA_BMON_0_SECTION 0x1000
#define mmKDMA_BMON_1_BASE 0x6EA8000uww
#define KDMA_BMON_1_MAX_OFFSET 0x1000
#define KDMA_BMON_1_SECTION 0x1000
#define mmKDMA_BMON_2_BASE 0x6EA9000uww
#define KDMA_BMON_2_MAX_OFFSET 0x1000
#define KDMA_BMON_2_SECTION 0x1000
#define mmKDMA_BMON_3_BASE 0x6EAA000uww
#define KDMA_BMON_3_MAX_OFFSET 0x1000
#define KDMA_BMON_3_SECTION 0x56000
#define mmPCIE_VDEC0_CS_DBG_WOM_TBW_BASE 0x6F00000uww
#define PCIE_VDEC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmPCIE_VDEC0_CS_STM_BASE 0x6F01000uww
#define PCIE_VDEC0_CS_STM_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_STM_SECTION 0x1000
#define mmPCIE_VDEC0_CS_CTI_BASE 0x6F02000uww
#define PCIE_VDEC0_CS_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_CTI_SECTION 0x1000
#define mmPCIE_VDEC0_CS_ETF_BASE 0x6F03000uww
#define PCIE_VDEC0_CS_ETF_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_ETF_SECTION 0x1000
#define mmPCIE_VDEC0_CS_SPMU_BASE 0x6F04000uww
#define PCIE_VDEC0_CS_SPMU_MAX_OFFSET 0x1000
#define PCIE_VDEC0_CS_SPMU_SECTION 0x1000
#define mmPCIE_VDEC0_BMON_CTI_BASE 0x6F05000uww
#define PCIE_VDEC0_BMON_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_CTI_SECTION 0x1000
#define mmPCIE_VDEC0_USEW_CTI_BASE 0x6F06000uww
#define PCIE_VDEC0_USEW_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC0_USEW_CTI_SECTION 0x1000
#define mmPCIE_VDEC0_BMON_0_BASE 0x6F07000uww
#define PCIE_VDEC0_BMON_0_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_0_SECTION 0x1000
#define mmPCIE_VDEC0_BMON_1_BASE 0x6F08000uww
#define PCIE_VDEC0_BMON_1_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_1_SECTION 0x1000
#define mmPCIE_VDEC0_BMON_2_BASE 0x6F09000uww
#define PCIE_VDEC0_BMON_2_MAX_OFFSET 0x1000
#define PCIE_VDEC0_BMON_2_SECTION 0x7000
#define mmPCIE_VDEC1_CS_DBG_WOM_TBW_BASE 0x6F10000uww
#define PCIE_VDEC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmPCIE_VDEC1_CS_STM_BASE 0x6F11000uww
#define PCIE_VDEC1_CS_STM_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_STM_SECTION 0x1000
#define mmPCIE_VDEC1_CS_CTI_BASE 0x6F12000uww
#define PCIE_VDEC1_CS_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_CTI_SECTION 0x1000
#define mmPCIE_VDEC1_CS_ETF_BASE 0x6F13000uww
#define PCIE_VDEC1_CS_ETF_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_ETF_SECTION 0x1000
#define mmPCIE_VDEC1_CS_SPMU_BASE 0x6F14000uww
#define PCIE_VDEC1_CS_SPMU_MAX_OFFSET 0x1000
#define PCIE_VDEC1_CS_SPMU_SECTION 0x1000
#define mmPCIE_VDEC1_BMON_CTI_BASE 0x6F15000uww
#define PCIE_VDEC1_BMON_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_CTI_SECTION 0x1000
#define mmPCIE_VDEC1_USEW_CTI_BASE 0x6F16000uww
#define PCIE_VDEC1_USEW_CTI_MAX_OFFSET 0x1000
#define PCIE_VDEC1_USEW_CTI_SECTION 0x1000
#define mmPCIE_VDEC1_BMON_0_BASE 0x6F17000uww
#define PCIE_VDEC1_BMON_0_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_0_SECTION 0x1000
#define mmPCIE_VDEC1_BMON_1_BASE 0x6F18000uww
#define PCIE_VDEC1_BMON_1_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_1_SECTION 0x1000
#define mmPCIE_VDEC1_BMON_2_BASE 0x6F19000uww
#define PCIE_VDEC1_BMON_2_MAX_OFFSET 0x1000
#define PCIE_VDEC1_BMON_2_SECTION 0xF7000
#define mmHBM0_MC0_CS_DBG_WOM_TBW_BASE 0x7010000uww
#define HBM0_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM0_MC0_CS_STM_BASE 0x7011000uww
#define HBM0_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_STM_SECTION 0x1000
#define mmHBM0_MC0_CS_CTI_BASE 0x7012000uww
#define HBM0_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_CTI_SECTION 0x1000
#define mmHBM0_MC0_CS_ETF_BASE 0x7013000uww
#define HBM0_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_ETF_SECTION 0x1000
#define mmHBM0_MC0_CS_SPMU_BASE 0x7014000uww
#define HBM0_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM0_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM0_MC0_BMON_CTI_BASE 0x7015000uww
#define HBM0_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM0_MC0_USEW_CTI_BASE 0x7016000uww
#define HBM0_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM0_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM0_MC0_FUNNEW_BASE 0x7020000uww
#define HBM0_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM0_MC0_FUNNEW_SECTION 0x30000
#define mmHBM0_MC1_CS_DBG_WOM_TBW_BASE 0x7050000uww
#define HBM0_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM0_MC1_CS_STM_BASE 0x7051000uww
#define HBM0_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_STM_SECTION 0x1000
#define mmHBM0_MC1_CS_CTI_BASE 0x7052000uww
#define HBM0_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_CTI_SECTION 0x1000
#define mmHBM0_MC1_CS_ETF_BASE 0x7053000uww
#define HBM0_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_ETF_SECTION 0x1000
#define mmHBM0_MC1_CS_SPMU_BASE 0x7054000uww
#define HBM0_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM0_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM0_MC1_BMON_CTI_BASE 0x7055000uww
#define HBM0_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM0_MC1_USEW_CTI_BASE 0x7056000uww
#define HBM0_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM0_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM0_MC1_FUNNEW_BASE 0x7060000uww
#define HBM0_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM0_MC1_FUNNEW_SECTION 0x30000
#define mmHBM1_MC0_CS_DBG_WOM_TBW_BASE 0x7090000uww
#define HBM1_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM1_MC0_CS_STM_BASE 0x7091000uww
#define HBM1_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_STM_SECTION 0x1000
#define mmHBM1_MC0_CS_CTI_BASE 0x7092000uww
#define HBM1_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_CTI_SECTION 0x1000
#define mmHBM1_MC0_CS_ETF_BASE 0x7093000uww
#define HBM1_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_ETF_SECTION 0x1000
#define mmHBM1_MC0_CS_SPMU_BASE 0x7094000uww
#define HBM1_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM1_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM1_MC0_BMON_CTI_BASE 0x7095000uww
#define HBM1_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM1_MC0_USEW_CTI_BASE 0x7096000uww
#define HBM1_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM1_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM1_MC0_FUNNEW_BASE 0x70A0000uww
#define HBM1_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM1_MC0_FUNNEW_SECTION 0x30000
#define mmHBM1_MC1_CS_DBG_WOM_TBW_BASE 0x70D0000uww
#define HBM1_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM1_MC1_CS_STM_BASE 0x70D1000uww
#define HBM1_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_STM_SECTION 0x1000
#define mmHBM1_MC1_CS_CTI_BASE 0x70D2000uww
#define HBM1_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_CTI_SECTION 0x1000
#define mmHBM1_MC1_CS_ETF_BASE 0x70D3000uww
#define HBM1_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_ETF_SECTION 0x1000
#define mmHBM1_MC1_CS_SPMU_BASE 0x70D4000uww
#define HBM1_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM1_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM1_MC1_BMON_CTI_BASE 0x70D5000uww
#define HBM1_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM1_MC1_USEW_CTI_BASE 0x70D6000uww
#define HBM1_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM1_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM1_MC1_FUNNEW_BASE 0x70E0000uww
#define HBM1_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM1_MC1_FUNNEW_SECTION 0x30000
#define mmHBM2_MC0_CS_DBG_WOM_TBW_BASE 0x7110000uww
#define HBM2_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM2_MC0_CS_STM_BASE 0x7111000uww
#define HBM2_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_STM_SECTION 0x1000
#define mmHBM2_MC0_CS_CTI_BASE 0x7112000uww
#define HBM2_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_CTI_SECTION 0x1000
#define mmHBM2_MC0_CS_ETF_BASE 0x7113000uww
#define HBM2_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_ETF_SECTION 0x1000
#define mmHBM2_MC0_CS_SPMU_BASE 0x7114000uww
#define HBM2_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM2_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM2_MC0_BMON_CTI_BASE 0x7115000uww
#define HBM2_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM2_MC0_USEW_CTI_BASE 0x7116000uww
#define HBM2_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM2_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM2_MC0_FUNNEW_BASE 0x7120000uww
#define HBM2_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM2_MC0_FUNNEW_SECTION 0x30000
#define mmHBM2_MC1_CS_DBG_WOM_TBW_BASE 0x7150000uww
#define HBM2_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM2_MC1_CS_STM_BASE 0x7151000uww
#define HBM2_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_STM_SECTION 0x1000
#define mmHBM2_MC1_CS_CTI_BASE 0x7152000uww
#define HBM2_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_CTI_SECTION 0x1000
#define mmHBM2_MC1_CS_ETF_BASE 0x7153000uww
#define HBM2_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_ETF_SECTION 0x1000
#define mmHBM2_MC1_CS_SPMU_BASE 0x7154000uww
#define HBM2_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM2_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM2_MC1_BMON_CTI_BASE 0x7155000uww
#define HBM2_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM2_MC1_USEW_CTI_BASE 0x7156000uww
#define HBM2_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM2_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM2_MC1_FUNNEW_BASE 0x7160000uww
#define HBM2_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM2_MC1_FUNNEW_SECTION 0x30000
#define mmHBM3_MC0_CS_DBG_WOM_TBW_BASE 0x7190000uww
#define HBM3_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM3_MC0_CS_STM_BASE 0x7191000uww
#define HBM3_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_STM_SECTION 0x1000
#define mmHBM3_MC0_CS_CTI_BASE 0x7192000uww
#define HBM3_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_CTI_SECTION 0x1000
#define mmHBM3_MC0_CS_ETF_BASE 0x7193000uww
#define HBM3_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_ETF_SECTION 0x1000
#define mmHBM3_MC0_CS_SPMU_BASE 0x7194000uww
#define HBM3_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM3_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM3_MC0_BMON_CTI_BASE 0x7195000uww
#define HBM3_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM3_MC0_USEW_CTI_BASE 0x7196000uww
#define HBM3_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM3_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM3_MC0_FUNNEW_BASE 0x71A0000uww
#define HBM3_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM3_MC0_FUNNEW_SECTION 0x30000
#define mmHBM3_MC1_CS_DBG_WOM_TBW_BASE 0x71D0000uww
#define HBM3_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM3_MC1_CS_STM_BASE 0x71D1000uww
#define HBM3_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_STM_SECTION 0x1000
#define mmHBM3_MC1_CS_CTI_BASE 0x71D2000uww
#define HBM3_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_CTI_SECTION 0x1000
#define mmHBM3_MC1_CS_ETF_BASE 0x71D3000uww
#define HBM3_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_ETF_SECTION 0x1000
#define mmHBM3_MC1_CS_SPMU_BASE 0x71D4000uww
#define HBM3_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM3_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM3_MC1_BMON_CTI_BASE 0x71D5000uww
#define HBM3_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM3_MC1_USEW_CTI_BASE 0x71D6000uww
#define HBM3_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM3_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM3_MC1_FUNNEW_BASE 0x71E0000uww
#define HBM3_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM3_MC1_FUNNEW_SECTION 0x30000
#define mmHBM4_MC0_CS_DBG_WOM_TBW_BASE 0x7210000uww
#define HBM4_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM4_MC0_CS_STM_BASE 0x7211000uww
#define HBM4_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_STM_SECTION 0x1000
#define mmHBM4_MC0_CS_CTI_BASE 0x7212000uww
#define HBM4_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_CTI_SECTION 0x1000
#define mmHBM4_MC0_CS_ETF_BASE 0x7213000uww
#define HBM4_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_ETF_SECTION 0x1000
#define mmHBM4_MC0_CS_SPMU_BASE 0x7214000uww
#define HBM4_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM4_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM4_MC0_BMON_CTI_BASE 0x7215000uww
#define HBM4_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM4_MC0_USEW_CTI_BASE 0x7216000uww
#define HBM4_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM4_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM4_MC0_FUNNEW_BASE 0x7220000uww
#define HBM4_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM4_MC0_FUNNEW_SECTION 0x30000
#define mmHBM4_MC1_CS_DBG_WOM_TBW_BASE 0x7250000uww
#define HBM4_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM4_MC1_CS_STM_BASE 0x7251000uww
#define HBM4_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_STM_SECTION 0x1000
#define mmHBM4_MC1_CS_CTI_BASE 0x7252000uww
#define HBM4_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_CTI_SECTION 0x1000
#define mmHBM4_MC1_CS_ETF_BASE 0x7253000uww
#define HBM4_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_ETF_SECTION 0x1000
#define mmHBM4_MC1_CS_SPMU_BASE 0x7254000uww
#define HBM4_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM4_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM4_MC1_BMON_CTI_BASE 0x7255000uww
#define HBM4_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM4_MC1_USEW_CTI_BASE 0x7256000uww
#define HBM4_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM4_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM4_MC1_FUNNEW_BASE 0x7260000uww
#define HBM4_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM4_MC1_FUNNEW_SECTION 0x30000
#define mmHBM5_MC0_CS_DBG_WOM_TBW_BASE 0x7290000uww
#define HBM5_MC0_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM5_MC0_CS_STM_BASE 0x7291000uww
#define HBM5_MC0_CS_STM_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_STM_SECTION 0x1000
#define mmHBM5_MC0_CS_CTI_BASE 0x7292000uww
#define HBM5_MC0_CS_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_CTI_SECTION 0x1000
#define mmHBM5_MC0_CS_ETF_BASE 0x7293000uww
#define HBM5_MC0_CS_ETF_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_ETF_SECTION 0x1000
#define mmHBM5_MC0_CS_SPMU_BASE 0x7294000uww
#define HBM5_MC0_CS_SPMU_MAX_OFFSET 0x1000
#define HBM5_MC0_CS_SPMU_SECTION 0x1000
#define mmHBM5_MC0_BMON_CTI_BASE 0x7295000uww
#define HBM5_MC0_BMON_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_BMON_CTI_SECTION 0x1000
#define mmHBM5_MC0_USEW_CTI_BASE 0x7296000uww
#define HBM5_MC0_USEW_CTI_MAX_OFFSET 0x1000
#define HBM5_MC0_USEW_CTI_SECTION 0xA000
#define mmHBM5_MC0_FUNNEW_BASE 0x72A0000uww
#define HBM5_MC0_FUNNEW_MAX_OFFSET 0x1000
#define HBM5_MC0_FUNNEW_SECTION 0x30000
#define mmHBM5_MC1_CS_DBG_WOM_TBW_BASE 0x72D0000uww
#define HBM5_MC1_CS_DBG_WOM_TBW_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_DBG_WOM_TBW_SECTION 0x1000
#define mmHBM5_MC1_CS_STM_BASE 0x72D1000uww
#define HBM5_MC1_CS_STM_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_STM_SECTION 0x1000
#define mmHBM5_MC1_CS_CTI_BASE 0x72D2000uww
#define HBM5_MC1_CS_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_CTI_SECTION 0x1000
#define mmHBM5_MC1_CS_ETF_BASE 0x72D3000uww
#define HBM5_MC1_CS_ETF_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_ETF_SECTION 0x1000
#define mmHBM5_MC1_CS_SPMU_BASE 0x72D4000uww
#define HBM5_MC1_CS_SPMU_MAX_OFFSET 0x1000
#define HBM5_MC1_CS_SPMU_SECTION 0x1000
#define mmHBM5_MC1_BMON_CTI_BASE 0x72D5000uww
#define HBM5_MC1_BMON_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_BMON_CTI_SECTION 0x1000
#define mmHBM5_MC1_USEW_CTI_BASE 0x72D6000uww
#define HBM5_MC1_USEW_CTI_MAX_OFFSET 0x1000
#define HBM5_MC1_USEW_CTI_SECTION 0xA000
#define mmHBM5_MC1_FUNNEW_BASE 0x72E0000uww
#define HBM5_MC1_FUNNEW_MAX_OFFSET 0x1000
#define HBM5_MC1_FUNNEW_SECTION 0x20000
#define mmNIC0_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7300000uww
#define NIC0_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC0_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC0_DBG_STM_0_BASE 0x7301000uww
#define NIC0_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC0_DBG_STM_0_SECTION 0x1000
#define mmNIC0_DBG_CTI_0_BASE 0x7302000uww
#define NIC0_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_CTI_0_SECTION 0x1000
#define mmNIC0_DBG_ETF_0_BASE 0x7303000uww
#define NIC0_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC0_DBG_ETF_0_SECTION 0x1000
#define mmNIC0_DBG_SPMU_0_BASE 0x7304000uww
#define NIC0_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC0_DBG_SPMU_0_SECTION 0x1000
#define mmNIC0_DBG_USEW_CTI_0_BASE 0x7305000uww
#define NIC0_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC0_DBG_BMON_CTI_0_BASE 0x7306000uww
#define NIC0_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC0_DBG_BMON0_0_BASE 0x7307000uww
#define NIC0_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON0_0_SECTION 0x1000
#define mmNIC0_DBG_BMON1_0_BASE 0x7308000uww
#define NIC0_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON1_0_SECTION 0x1000
#define mmNIC0_DBG_BMON2_0_BASE 0x7309000uww
#define NIC0_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON2_0_SECTION 0x7000
#define mmNIC0_DBG_AWC_WTT0_BASE 0x7310000uww
#define NIC0_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC0_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC0_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7320000uww
#define NIC0_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC0_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC0_DBG_STM_1_BASE 0x7321000uww
#define NIC0_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC0_DBG_STM_1_SECTION 0x1000
#define mmNIC0_DBG_CTI_1_BASE 0x7322000uww
#define NIC0_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_CTI_1_SECTION 0x1000
#define mmNIC0_DBG_ETF_1_BASE 0x7323000uww
#define NIC0_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC0_DBG_ETF_1_SECTION 0x1000
#define mmNIC0_DBG_SPMU_1_BASE 0x7324000uww
#define NIC0_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC0_DBG_SPMU_1_SECTION 0x1000
#define mmNIC0_DBG_USEW_CTI_1_BASE 0x7325000uww
#define NIC0_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC0_DBG_BMON_CTI_1_BASE 0x7326000uww
#define NIC0_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC0_DBG_BMON0_1_BASE 0x7327000uww
#define NIC0_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON0_1_SECTION 0x1000
#define mmNIC0_DBG_BMON1_1_BASE 0x7328000uww
#define NIC0_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON1_1_SECTION 0x1000
#define mmNIC0_DBG_BMON2_1_BASE 0x7329000uww
#define NIC0_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC0_DBG_BMON2_1_SECTION 0x7000
#define mmNIC0_DBG_AWC_WTT1_BASE 0x7330000uww
#define NIC0_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC0_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC0_DBG_FUNNEW_TX_BASE 0x7338000uww
#define NIC0_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC0_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC0_DBG_FUNNEW_NCH_BASE 0x7339000uww
#define NIC0_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC0_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC1_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7340000uww
#define NIC1_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC1_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC1_DBG_STM_0_BASE 0x7341000uww
#define NIC1_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC1_DBG_STM_0_SECTION 0x1000
#define mmNIC1_DBG_CTI_0_BASE 0x7342000uww
#define NIC1_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_CTI_0_SECTION 0x1000
#define mmNIC1_DBG_ETF_0_BASE 0x7343000uww
#define NIC1_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC1_DBG_ETF_0_SECTION 0x1000
#define mmNIC1_DBG_SPMU_0_BASE 0x7344000uww
#define NIC1_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC1_DBG_SPMU_0_SECTION 0x1000
#define mmNIC1_DBG_USEW_CTI_0_BASE 0x7345000uww
#define NIC1_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC1_DBG_BMON_CTI_0_BASE 0x7346000uww
#define NIC1_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC1_DBG_BMON0_0_BASE 0x7347000uww
#define NIC1_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON0_0_SECTION 0x1000
#define mmNIC1_DBG_BMON1_0_BASE 0x7348000uww
#define NIC1_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON1_0_SECTION 0x1000
#define mmNIC1_DBG_BMON2_0_BASE 0x7349000uww
#define NIC1_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON2_0_SECTION 0x7000
#define mmNIC1_DBG_AWC_WTT0_BASE 0x7350000uww
#define NIC1_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC1_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC1_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7360000uww
#define NIC1_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC1_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC1_DBG_STM_1_BASE 0x7361000uww
#define NIC1_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC1_DBG_STM_1_SECTION 0x1000
#define mmNIC1_DBG_CTI_1_BASE 0x7362000uww
#define NIC1_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_CTI_1_SECTION 0x1000
#define mmNIC1_DBG_ETF_1_BASE 0x7363000uww
#define NIC1_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC1_DBG_ETF_1_SECTION 0x1000
#define mmNIC1_DBG_SPMU_1_BASE 0x7364000uww
#define NIC1_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC1_DBG_SPMU_1_SECTION 0x1000
#define mmNIC1_DBG_USEW_CTI_1_BASE 0x7365000uww
#define NIC1_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC1_DBG_BMON_CTI_1_BASE 0x7366000uww
#define NIC1_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC1_DBG_BMON0_1_BASE 0x7367000uww
#define NIC1_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON0_1_SECTION 0x1000
#define mmNIC1_DBG_BMON1_1_BASE 0x7368000uww
#define NIC1_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON1_1_SECTION 0x1000
#define mmNIC1_DBG_BMON2_1_BASE 0x7369000uww
#define NIC1_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC1_DBG_BMON2_1_SECTION 0x7000
#define mmNIC1_DBG_AWC_WTT1_BASE 0x7370000uww
#define NIC1_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC1_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC1_DBG_FUNNEW_TX_BASE 0x7378000uww
#define NIC1_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC1_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC1_DBG_FUNNEW_NCH_BASE 0x7379000uww
#define NIC1_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC1_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC2_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7380000uww
#define NIC2_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC2_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC2_DBG_STM_0_BASE 0x7381000uww
#define NIC2_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC2_DBG_STM_0_SECTION 0x1000
#define mmNIC2_DBG_CTI_0_BASE 0x7382000uww
#define NIC2_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_CTI_0_SECTION 0x1000
#define mmNIC2_DBG_ETF_0_BASE 0x7383000uww
#define NIC2_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC2_DBG_ETF_0_SECTION 0x1000
#define mmNIC2_DBG_SPMU_0_BASE 0x7384000uww
#define NIC2_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC2_DBG_SPMU_0_SECTION 0x1000
#define mmNIC2_DBG_USEW_CTI_0_BASE 0x7385000uww
#define NIC2_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC2_DBG_BMON_CTI_0_BASE 0x7386000uww
#define NIC2_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC2_DBG_BMON0_0_BASE 0x7387000uww
#define NIC2_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON0_0_SECTION 0x1000
#define mmNIC2_DBG_BMON1_0_BASE 0x7388000uww
#define NIC2_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON1_0_SECTION 0x1000
#define mmNIC2_DBG_BMON2_0_BASE 0x7389000uww
#define NIC2_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON2_0_SECTION 0x7000
#define mmNIC2_DBG_AWC_WTT0_BASE 0x7390000uww
#define NIC2_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC2_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC2_DBG_CS_DBG_WOM_TABWE_1_BASE 0x73A0000uww
#define NIC2_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC2_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC2_DBG_STM_1_BASE 0x73A1000uww
#define NIC2_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC2_DBG_STM_1_SECTION 0x1000
#define mmNIC2_DBG_CTI_1_BASE 0x73A2000uww
#define NIC2_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_CTI_1_SECTION 0x1000
#define mmNIC2_DBG_ETF_1_BASE 0x73A3000uww
#define NIC2_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC2_DBG_ETF_1_SECTION 0x1000
#define mmNIC2_DBG_SPMU_1_BASE 0x73A4000uww
#define NIC2_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC2_DBG_SPMU_1_SECTION 0x1000
#define mmNIC2_DBG_USEW_CTI_1_BASE 0x73A5000uww
#define NIC2_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC2_DBG_BMON_CTI_1_BASE 0x73A6000uww
#define NIC2_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC2_DBG_BMON0_1_BASE 0x73A7000uww
#define NIC2_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON0_1_SECTION 0x1000
#define mmNIC2_DBG_BMON1_1_BASE 0x73A8000uww
#define NIC2_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON1_1_SECTION 0x1000
#define mmNIC2_DBG_BMON2_1_BASE 0x73A9000uww
#define NIC2_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC2_DBG_BMON2_1_SECTION 0x7000
#define mmNIC2_DBG_AWC_WTT1_BASE 0x73B0000uww
#define NIC2_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC2_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC2_DBG_FUNNEW_TX_BASE 0x73B8000uww
#define NIC2_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC2_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC2_DBG_FUNNEW_NCH_BASE 0x73B9000uww
#define NIC2_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC2_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC3_DBG_CS_DBG_WOM_TABWE_0_BASE 0x73C0000uww
#define NIC3_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC3_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC3_DBG_STM_0_BASE 0x73C1000uww
#define NIC3_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC3_DBG_STM_0_SECTION 0x1000
#define mmNIC3_DBG_CTI_0_BASE 0x73C2000uww
#define NIC3_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_CTI_0_SECTION 0x1000
#define mmNIC3_DBG_ETF_0_BASE 0x73C3000uww
#define NIC3_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC3_DBG_ETF_0_SECTION 0x1000
#define mmNIC3_DBG_SPMU_0_BASE 0x73C4000uww
#define NIC3_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC3_DBG_SPMU_0_SECTION 0x1000
#define mmNIC3_DBG_USEW_CTI_0_BASE 0x73C5000uww
#define NIC3_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC3_DBG_BMON_CTI_0_BASE 0x73C6000uww
#define NIC3_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC3_DBG_BMON0_0_BASE 0x73C7000uww
#define NIC3_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON0_0_SECTION 0x1000
#define mmNIC3_DBG_BMON1_0_BASE 0x73C8000uww
#define NIC3_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON1_0_SECTION 0x1000
#define mmNIC3_DBG_BMON2_0_BASE 0x73C9000uww
#define NIC3_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON2_0_SECTION 0x7000
#define mmNIC3_DBG_AWC_WTT0_BASE 0x73D0000uww
#define NIC3_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC3_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC3_DBG_CS_DBG_WOM_TABWE_1_BASE 0x73E0000uww
#define NIC3_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC3_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC3_DBG_STM_1_BASE 0x73E1000uww
#define NIC3_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC3_DBG_STM_1_SECTION 0x1000
#define mmNIC3_DBG_CTI_1_BASE 0x73E2000uww
#define NIC3_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_CTI_1_SECTION 0x1000
#define mmNIC3_DBG_ETF_1_BASE 0x73E3000uww
#define NIC3_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC3_DBG_ETF_1_SECTION 0x1000
#define mmNIC3_DBG_SPMU_1_BASE 0x73E4000uww
#define NIC3_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC3_DBG_SPMU_1_SECTION 0x1000
#define mmNIC3_DBG_USEW_CTI_1_BASE 0x73E5000uww
#define NIC3_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC3_DBG_BMON_CTI_1_BASE 0x73E6000uww
#define NIC3_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC3_DBG_BMON0_1_BASE 0x73E7000uww
#define NIC3_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON0_1_SECTION 0x1000
#define mmNIC3_DBG_BMON1_1_BASE 0x73E8000uww
#define NIC3_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON1_1_SECTION 0x1000
#define mmNIC3_DBG_BMON2_1_BASE 0x73E9000uww
#define NIC3_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC3_DBG_BMON2_1_SECTION 0x7000
#define mmNIC3_DBG_AWC_WTT1_BASE 0x73F0000uww
#define NIC3_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC3_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC3_DBG_FUNNEW_TX_BASE 0x73F8000uww
#define NIC3_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC3_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC3_DBG_FUNNEW_NCH_BASE 0x73F9000uww
#define NIC3_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC3_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC4_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7400000uww
#define NIC4_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC4_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC4_DBG_STM_0_BASE 0x7401000uww
#define NIC4_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC4_DBG_STM_0_SECTION 0x1000
#define mmNIC4_DBG_CTI_0_BASE 0x7402000uww
#define NIC4_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_CTI_0_SECTION 0x1000
#define mmNIC4_DBG_ETF_0_BASE 0x7403000uww
#define NIC4_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC4_DBG_ETF_0_SECTION 0x1000
#define mmNIC4_DBG_SPMU_0_BASE 0x7404000uww
#define NIC4_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC4_DBG_SPMU_0_SECTION 0x1000
#define mmNIC4_DBG_USEW_CTI_0_BASE 0x7405000uww
#define NIC4_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC4_DBG_BMON_CTI_0_BASE 0x7406000uww
#define NIC4_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC4_DBG_BMON0_0_BASE 0x7407000uww
#define NIC4_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON0_0_SECTION 0x1000
#define mmNIC4_DBG_BMON1_0_BASE 0x7408000uww
#define NIC4_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON1_0_SECTION 0x1000
#define mmNIC4_DBG_BMON2_0_BASE 0x7409000uww
#define NIC4_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON2_0_SECTION 0x7000
#define mmNIC4_DBG_AWC_WTT0_BASE 0x7410000uww
#define NIC4_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC4_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC4_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7420000uww
#define NIC4_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC4_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC4_DBG_STM_1_BASE 0x7421000uww
#define NIC4_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC4_DBG_STM_1_SECTION 0x1000
#define mmNIC4_DBG_CTI_1_BASE 0x7422000uww
#define NIC4_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_CTI_1_SECTION 0x1000
#define mmNIC4_DBG_ETF_1_BASE 0x7423000uww
#define NIC4_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC4_DBG_ETF_1_SECTION 0x1000
#define mmNIC4_DBG_SPMU_1_BASE 0x7424000uww
#define NIC4_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC4_DBG_SPMU_1_SECTION 0x1000
#define mmNIC4_DBG_USEW_CTI_1_BASE 0x7425000uww
#define NIC4_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC4_DBG_BMON_CTI_1_BASE 0x7426000uww
#define NIC4_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC4_DBG_BMON0_1_BASE 0x7427000uww
#define NIC4_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON0_1_SECTION 0x1000
#define mmNIC4_DBG_BMON1_1_BASE 0x7428000uww
#define NIC4_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON1_1_SECTION 0x1000
#define mmNIC4_DBG_BMON2_1_BASE 0x7429000uww
#define NIC4_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC4_DBG_BMON2_1_SECTION 0x7000
#define mmNIC4_DBG_AWC_WTT1_BASE 0x7430000uww
#define NIC4_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC4_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC4_DBG_FUNNEW_TX_BASE 0x7438000uww
#define NIC4_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC4_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC4_DBG_FUNNEW_NCH_BASE 0x7439000uww
#define NIC4_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC4_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC5_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7440000uww
#define NIC5_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC5_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC5_DBG_STM_0_BASE 0x7441000uww
#define NIC5_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC5_DBG_STM_0_SECTION 0x1000
#define mmNIC5_DBG_CTI_0_BASE 0x7442000uww
#define NIC5_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_CTI_0_SECTION 0x1000
#define mmNIC5_DBG_ETF_0_BASE 0x7443000uww
#define NIC5_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC5_DBG_ETF_0_SECTION 0x1000
#define mmNIC5_DBG_SPMU_0_BASE 0x7444000uww
#define NIC5_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC5_DBG_SPMU_0_SECTION 0x1000
#define mmNIC5_DBG_USEW_CTI_0_BASE 0x7445000uww
#define NIC5_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC5_DBG_BMON_CTI_0_BASE 0x7446000uww
#define NIC5_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC5_DBG_BMON0_0_BASE 0x7447000uww
#define NIC5_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON0_0_SECTION 0x1000
#define mmNIC5_DBG_BMON1_0_BASE 0x7448000uww
#define NIC5_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON1_0_SECTION 0x1000
#define mmNIC5_DBG_BMON2_0_BASE 0x7449000uww
#define NIC5_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON2_0_SECTION 0x7000
#define mmNIC5_DBG_AWC_WTT0_BASE 0x7450000uww
#define NIC5_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC5_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC5_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7460000uww
#define NIC5_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC5_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC5_DBG_STM_1_BASE 0x7461000uww
#define NIC5_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC5_DBG_STM_1_SECTION 0x1000
#define mmNIC5_DBG_CTI_1_BASE 0x7462000uww
#define NIC5_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_CTI_1_SECTION 0x1000
#define mmNIC5_DBG_ETF_1_BASE 0x7463000uww
#define NIC5_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC5_DBG_ETF_1_SECTION 0x1000
#define mmNIC5_DBG_SPMU_1_BASE 0x7464000uww
#define NIC5_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC5_DBG_SPMU_1_SECTION 0x1000
#define mmNIC5_DBG_USEW_CTI_1_BASE 0x7465000uww
#define NIC5_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC5_DBG_BMON_CTI_1_BASE 0x7466000uww
#define NIC5_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC5_DBG_BMON0_1_BASE 0x7467000uww
#define NIC5_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON0_1_SECTION 0x1000
#define mmNIC5_DBG_BMON1_1_BASE 0x7468000uww
#define NIC5_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON1_1_SECTION 0x1000
#define mmNIC5_DBG_BMON2_1_BASE 0x7469000uww
#define NIC5_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC5_DBG_BMON2_1_SECTION 0x7000
#define mmNIC5_DBG_AWC_WTT1_BASE 0x7470000uww
#define NIC5_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC5_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC5_DBG_FUNNEW_TX_BASE 0x7478000uww
#define NIC5_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC5_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC5_DBG_FUNNEW_NCH_BASE 0x7479000uww
#define NIC5_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC5_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC6_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7480000uww
#define NIC6_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC6_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC6_DBG_STM_0_BASE 0x7481000uww
#define NIC6_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC6_DBG_STM_0_SECTION 0x1000
#define mmNIC6_DBG_CTI_0_BASE 0x7482000uww
#define NIC6_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_CTI_0_SECTION 0x1000
#define mmNIC6_DBG_ETF_0_BASE 0x7483000uww
#define NIC6_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC6_DBG_ETF_0_SECTION 0x1000
#define mmNIC6_DBG_SPMU_0_BASE 0x7484000uww
#define NIC6_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC6_DBG_SPMU_0_SECTION 0x1000
#define mmNIC6_DBG_USEW_CTI_0_BASE 0x7485000uww
#define NIC6_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC6_DBG_BMON_CTI_0_BASE 0x7486000uww
#define NIC6_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC6_DBG_BMON0_0_BASE 0x7487000uww
#define NIC6_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON0_0_SECTION 0x1000
#define mmNIC6_DBG_BMON1_0_BASE 0x7488000uww
#define NIC6_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON1_0_SECTION 0x1000
#define mmNIC6_DBG_BMON2_0_BASE 0x7489000uww
#define NIC6_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON2_0_SECTION 0x7000
#define mmNIC6_DBG_AWC_WTT0_BASE 0x7490000uww
#define NIC6_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC6_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC6_DBG_CS_DBG_WOM_TABWE_1_BASE 0x74A0000uww
#define NIC6_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC6_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC6_DBG_STM_1_BASE 0x74A1000uww
#define NIC6_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC6_DBG_STM_1_SECTION 0x1000
#define mmNIC6_DBG_CTI_1_BASE 0x74A2000uww
#define NIC6_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_CTI_1_SECTION 0x1000
#define mmNIC6_DBG_ETF_1_BASE 0x74A3000uww
#define NIC6_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC6_DBG_ETF_1_SECTION 0x1000
#define mmNIC6_DBG_SPMU_1_BASE 0x74A4000uww
#define NIC6_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC6_DBG_SPMU_1_SECTION 0x1000
#define mmNIC6_DBG_USEW_CTI_1_BASE 0x74A5000uww
#define NIC6_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC6_DBG_BMON_CTI_1_BASE 0x74A6000uww
#define NIC6_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC6_DBG_BMON0_1_BASE 0x74A7000uww
#define NIC6_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON0_1_SECTION 0x1000
#define mmNIC6_DBG_BMON1_1_BASE 0x74A8000uww
#define NIC6_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON1_1_SECTION 0x1000
#define mmNIC6_DBG_BMON2_1_BASE 0x74A9000uww
#define NIC6_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC6_DBG_BMON2_1_SECTION 0x7000
#define mmNIC6_DBG_AWC_WTT1_BASE 0x74B0000uww
#define NIC6_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC6_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC6_DBG_FUNNEW_TX_BASE 0x74B8000uww
#define NIC6_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC6_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC6_DBG_FUNNEW_NCH_BASE 0x74B9000uww
#define NIC6_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC6_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC7_DBG_CS_DBG_WOM_TABWE_0_BASE 0x74C0000uww
#define NIC7_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC7_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC7_DBG_STM_0_BASE 0x74C1000uww
#define NIC7_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC7_DBG_STM_0_SECTION 0x1000
#define mmNIC7_DBG_CTI_0_BASE 0x74C2000uww
#define NIC7_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_CTI_0_SECTION 0x1000
#define mmNIC7_DBG_ETF_0_BASE 0x74C3000uww
#define NIC7_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC7_DBG_ETF_0_SECTION 0x1000
#define mmNIC7_DBG_SPMU_0_BASE 0x74C4000uww
#define NIC7_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC7_DBG_SPMU_0_SECTION 0x1000
#define mmNIC7_DBG_USEW_CTI_0_BASE 0x74C5000uww
#define NIC7_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC7_DBG_BMON_CTI_0_BASE 0x74C6000uww
#define NIC7_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC7_DBG_BMON0_0_BASE 0x74C7000uww
#define NIC7_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON0_0_SECTION 0x1000
#define mmNIC7_DBG_BMON1_0_BASE 0x74C8000uww
#define NIC7_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON1_0_SECTION 0x1000
#define mmNIC7_DBG_BMON2_0_BASE 0x74C9000uww
#define NIC7_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON2_0_SECTION 0x7000
#define mmNIC7_DBG_AWC_WTT0_BASE 0x74D0000uww
#define NIC7_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC7_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC7_DBG_CS_DBG_WOM_TABWE_1_BASE 0x74E0000uww
#define NIC7_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC7_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC7_DBG_STM_1_BASE 0x74E1000uww
#define NIC7_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC7_DBG_STM_1_SECTION 0x1000
#define mmNIC7_DBG_CTI_1_BASE 0x74E2000uww
#define NIC7_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_CTI_1_SECTION 0x1000
#define mmNIC7_DBG_ETF_1_BASE 0x74E3000uww
#define NIC7_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC7_DBG_ETF_1_SECTION 0x1000
#define mmNIC7_DBG_SPMU_1_BASE 0x74E4000uww
#define NIC7_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC7_DBG_SPMU_1_SECTION 0x1000
#define mmNIC7_DBG_USEW_CTI_1_BASE 0x74E5000uww
#define NIC7_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC7_DBG_BMON_CTI_1_BASE 0x74E6000uww
#define NIC7_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC7_DBG_BMON0_1_BASE 0x74E7000uww
#define NIC7_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON0_1_SECTION 0x1000
#define mmNIC7_DBG_BMON1_1_BASE 0x74E8000uww
#define NIC7_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON1_1_SECTION 0x1000
#define mmNIC7_DBG_BMON2_1_BASE 0x74E9000uww
#define NIC7_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC7_DBG_BMON2_1_SECTION 0x7000
#define mmNIC7_DBG_AWC_WTT1_BASE 0x74F0000uww
#define NIC7_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC7_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC7_DBG_FUNNEW_TX_BASE 0x74F8000uww
#define NIC7_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC7_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC7_DBG_FUNNEW_NCH_BASE 0x74F9000uww
#define NIC7_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC7_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC8_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7500000uww
#define NIC8_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC8_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC8_DBG_STM_0_BASE 0x7501000uww
#define NIC8_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC8_DBG_STM_0_SECTION 0x1000
#define mmNIC8_DBG_CTI_0_BASE 0x7502000uww
#define NIC8_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_CTI_0_SECTION 0x1000
#define mmNIC8_DBG_ETF_0_BASE 0x7503000uww
#define NIC8_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC8_DBG_ETF_0_SECTION 0x1000
#define mmNIC8_DBG_SPMU_0_BASE 0x7504000uww
#define NIC8_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC8_DBG_SPMU_0_SECTION 0x1000
#define mmNIC8_DBG_USEW_CTI_0_BASE 0x7505000uww
#define NIC8_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC8_DBG_BMON_CTI_0_BASE 0x7506000uww
#define NIC8_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC8_DBG_BMON0_0_BASE 0x7507000uww
#define NIC8_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON0_0_SECTION 0x1000
#define mmNIC8_DBG_BMON1_0_BASE 0x7508000uww
#define NIC8_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON1_0_SECTION 0x1000
#define mmNIC8_DBG_BMON2_0_BASE 0x7509000uww
#define NIC8_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON2_0_SECTION 0x7000
#define mmNIC8_DBG_AWC_WTT0_BASE 0x7510000uww
#define NIC8_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC8_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC8_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7520000uww
#define NIC8_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC8_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC8_DBG_STM_1_BASE 0x7521000uww
#define NIC8_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC8_DBG_STM_1_SECTION 0x1000
#define mmNIC8_DBG_CTI_1_BASE 0x7522000uww
#define NIC8_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_CTI_1_SECTION 0x1000
#define mmNIC8_DBG_ETF_1_BASE 0x7523000uww
#define NIC8_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC8_DBG_ETF_1_SECTION 0x1000
#define mmNIC8_DBG_SPMU_1_BASE 0x7524000uww
#define NIC8_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC8_DBG_SPMU_1_SECTION 0x1000
#define mmNIC8_DBG_USEW_CTI_1_BASE 0x7525000uww
#define NIC8_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC8_DBG_BMON_CTI_1_BASE 0x7526000uww
#define NIC8_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC8_DBG_BMON0_1_BASE 0x7527000uww
#define NIC8_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON0_1_SECTION 0x1000
#define mmNIC8_DBG_BMON1_1_BASE 0x7528000uww
#define NIC8_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON1_1_SECTION 0x1000
#define mmNIC8_DBG_BMON2_1_BASE 0x7529000uww
#define NIC8_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC8_DBG_BMON2_1_SECTION 0x7000
#define mmNIC8_DBG_AWC_WTT1_BASE 0x7530000uww
#define NIC8_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC8_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC8_DBG_FUNNEW_TX_BASE 0x7538000uww
#define NIC8_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC8_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC8_DBG_FUNNEW_NCH_BASE 0x7539000uww
#define NIC8_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC8_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC9_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7540000uww
#define NIC9_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC9_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC9_DBG_STM_0_BASE 0x7541000uww
#define NIC9_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC9_DBG_STM_0_SECTION 0x1000
#define mmNIC9_DBG_CTI_0_BASE 0x7542000uww
#define NIC9_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_CTI_0_SECTION 0x1000
#define mmNIC9_DBG_ETF_0_BASE 0x7543000uww
#define NIC9_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC9_DBG_ETF_0_SECTION 0x1000
#define mmNIC9_DBG_SPMU_0_BASE 0x7544000uww
#define NIC9_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC9_DBG_SPMU_0_SECTION 0x1000
#define mmNIC9_DBG_USEW_CTI_0_BASE 0x7545000uww
#define NIC9_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC9_DBG_BMON_CTI_0_BASE 0x7546000uww
#define NIC9_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC9_DBG_BMON0_0_BASE 0x7547000uww
#define NIC9_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON0_0_SECTION 0x1000
#define mmNIC9_DBG_BMON1_0_BASE 0x7548000uww
#define NIC9_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON1_0_SECTION 0x1000
#define mmNIC9_DBG_BMON2_0_BASE 0x7549000uww
#define NIC9_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON2_0_SECTION 0x7000
#define mmNIC9_DBG_AWC_WTT0_BASE 0x7550000uww
#define NIC9_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC9_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC9_DBG_CS_DBG_WOM_TABWE_1_BASE 0x7560000uww
#define NIC9_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC9_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC9_DBG_STM_1_BASE 0x7561000uww
#define NIC9_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC9_DBG_STM_1_SECTION 0x1000
#define mmNIC9_DBG_CTI_1_BASE 0x7562000uww
#define NIC9_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_CTI_1_SECTION 0x1000
#define mmNIC9_DBG_ETF_1_BASE 0x7563000uww
#define NIC9_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC9_DBG_ETF_1_SECTION 0x1000
#define mmNIC9_DBG_SPMU_1_BASE 0x7564000uww
#define NIC9_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC9_DBG_SPMU_1_SECTION 0x1000
#define mmNIC9_DBG_USEW_CTI_1_BASE 0x7565000uww
#define NIC9_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC9_DBG_BMON_CTI_1_BASE 0x7566000uww
#define NIC9_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC9_DBG_BMON0_1_BASE 0x7567000uww
#define NIC9_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON0_1_SECTION 0x1000
#define mmNIC9_DBG_BMON1_1_BASE 0x7568000uww
#define NIC9_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON1_1_SECTION 0x1000
#define mmNIC9_DBG_BMON2_1_BASE 0x7569000uww
#define NIC9_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC9_DBG_BMON2_1_SECTION 0x7000
#define mmNIC9_DBG_AWC_WTT1_BASE 0x7570000uww
#define NIC9_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC9_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC9_DBG_FUNNEW_TX_BASE 0x7578000uww
#define NIC9_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC9_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC9_DBG_FUNNEW_NCH_BASE 0x7579000uww
#define NIC9_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC9_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC10_DBG_CS_DBG_WOM_TABWE_0_BASE 0x7580000uww
#define NIC10_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC10_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC10_DBG_STM_0_BASE 0x7581000uww
#define NIC10_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC10_DBG_STM_0_SECTION 0x1000
#define mmNIC10_DBG_CTI_0_BASE 0x7582000uww
#define NIC10_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_CTI_0_SECTION 0x1000
#define mmNIC10_DBG_ETF_0_BASE 0x7583000uww
#define NIC10_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC10_DBG_ETF_0_SECTION 0x1000
#define mmNIC10_DBG_SPMU_0_BASE 0x7584000uww
#define NIC10_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC10_DBG_SPMU_0_SECTION 0x1000
#define mmNIC10_DBG_USEW_CTI_0_BASE 0x7585000uww
#define NIC10_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC10_DBG_BMON_CTI_0_BASE 0x7586000uww
#define NIC10_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC10_DBG_BMON0_0_BASE 0x7587000uww
#define NIC10_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON0_0_SECTION 0x1000
#define mmNIC10_DBG_BMON1_0_BASE 0x7588000uww
#define NIC10_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON1_0_SECTION 0x1000
#define mmNIC10_DBG_BMON2_0_BASE 0x7589000uww
#define NIC10_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON2_0_SECTION 0x7000
#define mmNIC10_DBG_AWC_WTT0_BASE 0x7590000uww
#define NIC10_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC10_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC10_DBG_CS_DBG_WOM_TABWE_1_BASE 0x75A0000uww
#define NIC10_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC10_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC10_DBG_STM_1_BASE 0x75A1000uww
#define NIC10_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC10_DBG_STM_1_SECTION 0x1000
#define mmNIC10_DBG_CTI_1_BASE 0x75A2000uww
#define NIC10_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_CTI_1_SECTION 0x1000
#define mmNIC10_DBG_ETF_1_BASE 0x75A3000uww
#define NIC10_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC10_DBG_ETF_1_SECTION 0x1000
#define mmNIC10_DBG_SPMU_1_BASE 0x75A4000uww
#define NIC10_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC10_DBG_SPMU_1_SECTION 0x1000
#define mmNIC10_DBG_USEW_CTI_1_BASE 0x75A5000uww
#define NIC10_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC10_DBG_BMON_CTI_1_BASE 0x75A6000uww
#define NIC10_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC10_DBG_BMON0_1_BASE 0x75A7000uww
#define NIC10_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON0_1_SECTION 0x1000
#define mmNIC10_DBG_BMON1_1_BASE 0x75A8000uww
#define NIC10_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON1_1_SECTION 0x1000
#define mmNIC10_DBG_BMON2_1_BASE 0x75A9000uww
#define NIC10_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC10_DBG_BMON2_1_SECTION 0x7000
#define mmNIC10_DBG_AWC_WTT1_BASE 0x75B0000uww
#define NIC10_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC10_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC10_DBG_FUNNEW_TX_BASE 0x75B8000uww
#define NIC10_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC10_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC10_DBG_FUNNEW_NCH_BASE 0x75B9000uww
#define NIC10_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000
#define NIC10_DBG_FUNNEW_NCH_SECTION 0x7000
#define mmNIC11_DBG_CS_DBG_WOM_TABWE_0_BASE 0x75C0000uww
#define NIC11_DBG_CS_DBG_WOM_TABWE_0_MAX_OFFSET 0x1000
#define NIC11_DBG_CS_DBG_WOM_TABWE_0_SECTION 0x1000
#define mmNIC11_DBG_STM_0_BASE 0x75C1000uww
#define NIC11_DBG_STM_0_MAX_OFFSET 0x1000
#define NIC11_DBG_STM_0_SECTION 0x1000
#define mmNIC11_DBG_CTI_0_BASE 0x75C2000uww
#define NIC11_DBG_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_CTI_0_SECTION 0x1000
#define mmNIC11_DBG_ETF_0_BASE 0x75C3000uww
#define NIC11_DBG_ETF_0_MAX_OFFSET 0x1000
#define NIC11_DBG_ETF_0_SECTION 0x1000
#define mmNIC11_DBG_SPMU_0_BASE 0x75C4000uww
#define NIC11_DBG_SPMU_0_MAX_OFFSET 0x1000
#define NIC11_DBG_SPMU_0_SECTION 0x1000
#define mmNIC11_DBG_USEW_CTI_0_BASE 0x75C5000uww
#define NIC11_DBG_USEW_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_USEW_CTI_0_SECTION 0x1000
#define mmNIC11_DBG_BMON_CTI_0_BASE 0x75C6000uww
#define NIC11_DBG_BMON_CTI_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON_CTI_0_SECTION 0x1000
#define mmNIC11_DBG_BMON0_0_BASE 0x75C7000uww
#define NIC11_DBG_BMON0_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON0_0_SECTION 0x1000
#define mmNIC11_DBG_BMON1_0_BASE 0x75C8000uww
#define NIC11_DBG_BMON1_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON1_0_SECTION 0x1000
#define mmNIC11_DBG_BMON2_0_BASE 0x75C9000uww
#define NIC11_DBG_BMON2_0_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON2_0_SECTION 0x7000
#define mmNIC11_DBG_AWC_WTT0_BASE 0x75D0000uww
#define NIC11_DBG_AWC_WTT0_MAX_OFFSET 0x1400
#define NIC11_DBG_AWC_WTT0_SECTION 0x10000
#define mmNIC11_DBG_CS_DBG_WOM_TABWE_1_BASE 0x75E0000uww
#define NIC11_DBG_CS_DBG_WOM_TABWE_1_MAX_OFFSET 0x1000
#define NIC11_DBG_CS_DBG_WOM_TABWE_1_SECTION 0x1000
#define mmNIC11_DBG_STM_1_BASE 0x75E1000uww
#define NIC11_DBG_STM_1_MAX_OFFSET 0x1000
#define NIC11_DBG_STM_1_SECTION 0x1000
#define mmNIC11_DBG_CTI_1_BASE 0x75E2000uww
#define NIC11_DBG_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_CTI_1_SECTION 0x1000
#define mmNIC11_DBG_ETF_1_BASE 0x75E3000uww
#define NIC11_DBG_ETF_1_MAX_OFFSET 0x1000
#define NIC11_DBG_ETF_1_SECTION 0x1000
#define mmNIC11_DBG_SPMU_1_BASE 0x75E4000uww
#define NIC11_DBG_SPMU_1_MAX_OFFSET 0x1000
#define NIC11_DBG_SPMU_1_SECTION 0x1000
#define mmNIC11_DBG_USEW_CTI_1_BASE 0x75E5000uww
#define NIC11_DBG_USEW_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_USEW_CTI_1_SECTION 0x1000
#define mmNIC11_DBG_BMON_CTI_1_BASE 0x75E6000uww
#define NIC11_DBG_BMON_CTI_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON_CTI_1_SECTION 0x1000
#define mmNIC11_DBG_BMON0_1_BASE 0x75E7000uww
#define NIC11_DBG_BMON0_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON0_1_SECTION 0x1000
#define mmNIC11_DBG_BMON1_1_BASE 0x75E8000uww
#define NIC11_DBG_BMON1_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON1_1_SECTION 0x1000
#define mmNIC11_DBG_BMON2_1_BASE 0x75E9000uww
#define NIC11_DBG_BMON2_1_MAX_OFFSET 0x1000
#define NIC11_DBG_BMON2_1_SECTION 0x7000
#define mmNIC11_DBG_AWC_WTT1_BASE 0x75F0000uww
#define NIC11_DBG_AWC_WTT1_MAX_OFFSET 0x1400
#define NIC11_DBG_AWC_WTT1_SECTION 0x8000
#define mmNIC11_DBG_FUNNEW_TX_BASE 0x75F8000uww
#define NIC11_DBG_FUNNEW_TX_MAX_OFFSET 0x1000
#define NIC11_DBG_FUNNEW_TX_SECTION 0x1000
#define mmNIC11_DBG_FUNNEW_NCH_BASE 0x75F9000uww
#define NIC11_DBG_FUNNEW_NCH_MAX_OFFSET 0x1000

#endif /* GAUDI2_BWOCKS_WINUX_DWIVEW_H_ */
