#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jun 17 19:05:42 2017
# Process ID: 3268
# Current directory: D:/Computer Architecture/My-CPU/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7616 D:\Computer Architecture\My-CPU\project_4\project_4.xpr
# Log file: D:/Computer Architecture/My-CPU/project_4/vivado.log
# Journal file: D:/Computer Architecture/My-CPU/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Computer Architecture/My-CPU/project_4/project_4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer Architecture/My-CPU/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer Architecture/My-CPU/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer Architecture/My-CPU/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4341f03bd49540aeac308826ed1c3ed2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc.v" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id.v" Line 4. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips_min_sopc.v" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/openmips.v" Line 35. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/pc_reg.v" Line 35. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/if_id.v" Line 35. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id.v" Line 4. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/regfile.v" Line 35. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/id_ex.v" Line 35. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem.v" Line 35. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/hilo_reg.v" Line 35. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/inst_rom.v" Line 35. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Computer Architecture/My-CPU/project_4/project_4.srcs/sources_1/imports/Chapter11/data_ram.v" Line 35. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Computer -notrace
invalid command name "******"
ambiguous command name "******": after append apply array auto_execok auto_import auto_load auto_load_index auto_qualify binary break case catch cd chan clock close close_msg_db cmd concat config_webtalk continue create_msg_db create_property dict encoding eof error eval exec exit expr fblocked fconfigure fcopy file fileevent flush for foreach format get_msg_config get_param get_property gets glob global help history if incr info interp join lappend lassign lindex linsert lint_files list list_param list_property list_property_value llength load load_msg_db lrange lrepeat lreplace lreverse lsearch lset lsort namespace open package pid proc puts pwd read regexp register_proc regsub rename report_environment report_param report_property reset_msg_config reset_msg_count reset_param reset_property return scan seek send_msg_id set set_msg_config set_param set_property socket source split string subst switch tclLog tell time trace unknown unload unregister_proc unset update uplevel upvar variable version vwait webtalk_add_data webtalk_dump_data webtalk_init webtalk_register_client webtalk_terminate webtalk_transmit while
    while executing
"****** Webtalk v2016.4 (64-bit)"
    (file "D:/Computer" line 2)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 17 19:06:29 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer Architecture/My-CPU/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 867.156 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 868.961 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 17 19:39:14 2017...
