#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* E */
#define E__0__INTTYPE CYREG_PICU0_INTTYPE3
#define E__0__MASK 0x08u
#define E__0__PC CYREG_PRT0_PC3
#define E__0__PORT 0u
#define E__0__SHIFT 3
#define E__AG CYREG_PRT0_AG
#define E__AMUX CYREG_PRT0_AMUX
#define E__BIE CYREG_PRT0_BIE
#define E__BIT_MASK CYREG_PRT0_BIT_MASK
#define E__BYP CYREG_PRT0_BYP
#define E__CTL CYREG_PRT0_CTL
#define E__DM0 CYREG_PRT0_DM0
#define E__DM1 CYREG_PRT0_DM1
#define E__DM2 CYREG_PRT0_DM2
#define E__DR CYREG_PRT0_DR
#define E__INP_DIS CYREG_PRT0_INP_DIS
#define E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define E__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define E__LCD_EN CYREG_PRT0_LCD_EN
#define E__MASK 0x08u
#define E__PORT 0u
#define E__PRT CYREG_PRT0_PRT
#define E__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define E__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define E__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define E__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define E__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define E__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define E__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define E__PS CYREG_PRT0_PS
#define E__SHIFT 3
#define E__SLW CYREG_PRT0_SLW

/* D4 */
#define D4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define D4__0__MASK 0x10u
#define D4__0__PC CYREG_PRT0_PC4
#define D4__0__PORT 0u
#define D4__0__SHIFT 4
#define D4__AG CYREG_PRT0_AG
#define D4__AMUX CYREG_PRT0_AMUX
#define D4__BIE CYREG_PRT0_BIE
#define D4__BIT_MASK CYREG_PRT0_BIT_MASK
#define D4__BYP CYREG_PRT0_BYP
#define D4__CTL CYREG_PRT0_CTL
#define D4__DM0 CYREG_PRT0_DM0
#define D4__DM1 CYREG_PRT0_DM1
#define D4__DM2 CYREG_PRT0_DM2
#define D4__DR CYREG_PRT0_DR
#define D4__INP_DIS CYREG_PRT0_INP_DIS
#define D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D4__LCD_EN CYREG_PRT0_LCD_EN
#define D4__MASK 0x10u
#define D4__PORT 0u
#define D4__PRT CYREG_PRT0_PRT
#define D4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D4__PS CYREG_PRT0_PS
#define D4__SHIFT 4
#define D4__SLW CYREG_PRT0_SLW

/* D5 */
#define D5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define D5__0__MASK 0x20u
#define D5__0__PC CYREG_PRT0_PC5
#define D5__0__PORT 0u
#define D5__0__SHIFT 5
#define D5__AG CYREG_PRT0_AG
#define D5__AMUX CYREG_PRT0_AMUX
#define D5__BIE CYREG_PRT0_BIE
#define D5__BIT_MASK CYREG_PRT0_BIT_MASK
#define D5__BYP CYREG_PRT0_BYP
#define D5__CTL CYREG_PRT0_CTL
#define D5__DM0 CYREG_PRT0_DM0
#define D5__DM1 CYREG_PRT0_DM1
#define D5__DM2 CYREG_PRT0_DM2
#define D5__DR CYREG_PRT0_DR
#define D5__INP_DIS CYREG_PRT0_INP_DIS
#define D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D5__LCD_EN CYREG_PRT0_LCD_EN
#define D5__MASK 0x20u
#define D5__PORT 0u
#define D5__PRT CYREG_PRT0_PRT
#define D5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D5__PS CYREG_PRT0_PS
#define D5__SHIFT 5
#define D5__SLW CYREG_PRT0_SLW

/* D6 */
#define D6__0__INTTYPE CYREG_PICU0_INTTYPE6
#define D6__0__MASK 0x40u
#define D6__0__PC CYREG_PRT0_PC6
#define D6__0__PORT 0u
#define D6__0__SHIFT 6
#define D6__AG CYREG_PRT0_AG
#define D6__AMUX CYREG_PRT0_AMUX
#define D6__BIE CYREG_PRT0_BIE
#define D6__BIT_MASK CYREG_PRT0_BIT_MASK
#define D6__BYP CYREG_PRT0_BYP
#define D6__CTL CYREG_PRT0_CTL
#define D6__DM0 CYREG_PRT0_DM0
#define D6__DM1 CYREG_PRT0_DM1
#define D6__DM2 CYREG_PRT0_DM2
#define D6__DR CYREG_PRT0_DR
#define D6__INP_DIS CYREG_PRT0_INP_DIS
#define D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D6__LCD_EN CYREG_PRT0_LCD_EN
#define D6__MASK 0x40u
#define D6__PORT 0u
#define D6__PRT CYREG_PRT0_PRT
#define D6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D6__PS CYREG_PRT0_PS
#define D6__SHIFT 6
#define D6__SLW CYREG_PRT0_SLW

/* D7 */
#define D7__0__INTTYPE CYREG_PICU0_INTTYPE7
#define D7__0__MASK 0x80u
#define D7__0__PC CYREG_PRT0_PC7
#define D7__0__PORT 0u
#define D7__0__SHIFT 7
#define D7__AG CYREG_PRT0_AG
#define D7__AMUX CYREG_PRT0_AMUX
#define D7__BIE CYREG_PRT0_BIE
#define D7__BIT_MASK CYREG_PRT0_BIT_MASK
#define D7__BYP CYREG_PRT0_BYP
#define D7__CTL CYREG_PRT0_CTL
#define D7__DM0 CYREG_PRT0_DM0
#define D7__DM1 CYREG_PRT0_DM1
#define D7__DM2 CYREG_PRT0_DM2
#define D7__DR CYREG_PRT0_DR
#define D7__INP_DIS CYREG_PRT0_INP_DIS
#define D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D7__LCD_EN CYREG_PRT0_LCD_EN
#define D7__MASK 0x80u
#define D7__PORT 0u
#define D7__PRT CYREG_PRT0_PRT
#define D7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D7__PS CYREG_PRT0_PS
#define D7__SHIFT 7
#define D7__SLW CYREG_PRT0_SLW

/* RS */
#define RS__0__INTTYPE CYREG_PICU0_INTTYPE1
#define RS__0__MASK 0x02u
#define RS__0__PC CYREG_PRT0_PC1
#define RS__0__PORT 0u
#define RS__0__SHIFT 1
#define RS__AG CYREG_PRT0_AG
#define RS__AMUX CYREG_PRT0_AMUX
#define RS__BIE CYREG_PRT0_BIE
#define RS__BIT_MASK CYREG_PRT0_BIT_MASK
#define RS__BYP CYREG_PRT0_BYP
#define RS__CTL CYREG_PRT0_CTL
#define RS__DM0 CYREG_PRT0_DM0
#define RS__DM1 CYREG_PRT0_DM1
#define RS__DM2 CYREG_PRT0_DM2
#define RS__DR CYREG_PRT0_DR
#define RS__INP_DIS CYREG_PRT0_INP_DIS
#define RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RS__LCD_EN CYREG_PRT0_LCD_EN
#define RS__MASK 0x02u
#define RS__PORT 0u
#define RS__PRT CYREG_PRT0_PRT
#define RS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RS__PS CYREG_PRT0_PS
#define RS__SHIFT 1
#define RS__SLW CYREG_PRT0_SLW

/* LCD1_Cntl_Port */
#define LCD1_Cntl_Port_Sync_ctrl_reg__0__MASK 0x01u
#define LCD1_Cntl_Port_Sync_ctrl_reg__0__POS 0
#define LCD1_Cntl_Port_Sync_ctrl_reg__1__MASK 0x02u
#define LCD1_Cntl_Port_Sync_ctrl_reg__1__POS 1
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define LCD1_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define LCD1_Cntl_Port_Sync_ctrl_reg__2__MASK 0x04u
#define LCD1_Cntl_Port_Sync_ctrl_reg__2__POS 2
#define LCD1_Cntl_Port_Sync_ctrl_reg__3__MASK 0x08u
#define LCD1_Cntl_Port_Sync_ctrl_reg__3__POS 3
#define LCD1_Cntl_Port_Sync_ctrl_reg__4__MASK 0x10u
#define LCD1_Cntl_Port_Sync_ctrl_reg__4__POS 4
#define LCD1_Cntl_Port_Sync_ctrl_reg__5__MASK 0x20u
#define LCD1_Cntl_Port_Sync_ctrl_reg__5__POS 5
#define LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__MASK 0x3Fu
#define LCD1_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define LCD1_Cntl_Port_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* UART_1_RXInternalInterrupt */
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_TXInternalInterrupt */
#define UART_1_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_1_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_1_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* SERVO_1 */
#define SERVO_1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SERVO_1__0__MASK 0x04u
#define SERVO_1__0__PC CYREG_PRT0_PC2
#define SERVO_1__0__PORT 0u
#define SERVO_1__0__SHIFT 2
#define SERVO_1__AG CYREG_PRT0_AG
#define SERVO_1__AMUX CYREG_PRT0_AMUX
#define SERVO_1__BIE CYREG_PRT0_BIE
#define SERVO_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SERVO_1__BYP CYREG_PRT0_BYP
#define SERVO_1__CTL CYREG_PRT0_CTL
#define SERVO_1__DM0 CYREG_PRT0_DM0
#define SERVO_1__DM1 CYREG_PRT0_DM1
#define SERVO_1__DM2 CYREG_PRT0_DM2
#define SERVO_1__DR CYREG_PRT0_DR
#define SERVO_1__INP_DIS CYREG_PRT0_INP_DIS
#define SERVO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SERVO_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SERVO_1__LCD_EN CYREG_PRT0_LCD_EN
#define SERVO_1__MASK 0x04u
#define SERVO_1__PORT 0u
#define SERVO_1__PRT CYREG_PRT0_PRT
#define SERVO_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SERVO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SERVO_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SERVO_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SERVO_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SERVO_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SERVO_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SERVO_1__PS CYREG_PRT0_PS
#define SERVO_1__SHIFT 2
#define SERVO_1__SLW CYREG_PRT0_SLW

/* SERVO_2 */
#define SERVO_2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SERVO_2__0__MASK 0x01u
#define SERVO_2__0__PC CYREG_PRT0_PC0
#define SERVO_2__0__PORT 0u
#define SERVO_2__0__SHIFT 0
#define SERVO_2__AG CYREG_PRT0_AG
#define SERVO_2__AMUX CYREG_PRT0_AMUX
#define SERVO_2__BIE CYREG_PRT0_BIE
#define SERVO_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SERVO_2__BYP CYREG_PRT0_BYP
#define SERVO_2__CTL CYREG_PRT0_CTL
#define SERVO_2__DM0 CYREG_PRT0_DM0
#define SERVO_2__DM1 CYREG_PRT0_DM1
#define SERVO_2__DM2 CYREG_PRT0_DM2
#define SERVO_2__DR CYREG_PRT0_DR
#define SERVO_2__INP_DIS CYREG_PRT0_INP_DIS
#define SERVO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SERVO_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SERVO_2__LCD_EN CYREG_PRT0_LCD_EN
#define SERVO_2__MASK 0x01u
#define SERVO_2__PORT 0u
#define SERVO_2__PRT CYREG_PRT0_PRT
#define SERVO_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SERVO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SERVO_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SERVO_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SERVO_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SERVO_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SERVO_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SERVO_2__PS CYREG_PRT0_PS
#define SERVO_2__SHIFT 0
#define SERVO_2__SLW CYREG_PRT0_SLW

/* emFile_1_Clock_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x00u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x01u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x01u

/* emFile_1_miso0 */
#define emFile_1_miso0__0__INTTYPE CYREG_PICU12_INTTYPE3
#define emFile_1_miso0__0__MASK 0x08u
#define emFile_1_miso0__0__PC CYREG_PRT12_PC3
#define emFile_1_miso0__0__PORT 12u
#define emFile_1_miso0__0__SHIFT 3
#define emFile_1_miso0__AG CYREG_PRT12_AG
#define emFile_1_miso0__BIE CYREG_PRT12_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT12_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT12_BYP
#define emFile_1_miso0__DM0 CYREG_PRT12_DM0
#define emFile_1_miso0__DM1 CYREG_PRT12_DM1
#define emFile_1_miso0__DM2 CYREG_PRT12_DM2
#define emFile_1_miso0__DR CYREG_PRT12_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT12_INP_DIS
#define emFile_1_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define emFile_1_miso0__MASK 0x08u
#define emFile_1_miso0__PORT 12u
#define emFile_1_miso0__PRT CYREG_PRT12_PRT
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT12_PS
#define emFile_1_miso0__SHIFT 3
#define emFile_1_miso0__SIO_CFG CYREG_PRT12_SIO_CFG
#define emFile_1_miso0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define emFile_1_miso0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define emFile_1_miso0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define emFile_1_miso0__SLW CYREG_PRT12_SLW

/* emFile_1_mosi0 */
#define emFile_1_mosi0__0__INTTYPE CYREG_PICU15_INTTYPE4
#define emFile_1_mosi0__0__MASK 0x10u
#define emFile_1_mosi0__0__PC CYREG_IO_PC_PRT15_PC4
#define emFile_1_mosi0__0__PORT 15u
#define emFile_1_mosi0__0__SHIFT 4
#define emFile_1_mosi0__AG CYREG_PRT15_AG
#define emFile_1_mosi0__AMUX CYREG_PRT15_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT15_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT15_BYP
#define emFile_1_mosi0__CTL CYREG_PRT15_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT15_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT15_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT15_DM2
#define emFile_1_mosi0__DR CYREG_PRT15_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_1_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_1_mosi0__MASK 0x10u
#define emFile_1_mosi0__PORT 15u
#define emFile_1_mosi0__PRT CYREG_PRT15_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT15_PS
#define emFile_1_mosi0__SHIFT 4
#define emFile_1_mosi0__SLW CYREG_PRT15_SLW

/* emFile_1_sclk0 */
#define emFile_1_sclk0__0__INTTYPE CYREG_PICU15_INTTYPE6
#define emFile_1_sclk0__0__MASK 0x40u
#define emFile_1_sclk0__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define emFile_1_sclk0__0__PORT 15u
#define emFile_1_sclk0__0__SHIFT 6
#define emFile_1_sclk0__AG CYREG_PRT15_AG
#define emFile_1_sclk0__AMUX CYREG_PRT15_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT15_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT15_BYP
#define emFile_1_sclk0__CTL CYREG_PRT15_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT15_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT15_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT15_DM2
#define emFile_1_sclk0__DR CYREG_PRT15_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_1_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_1_sclk0__MASK 0x40u
#define emFile_1_sclk0__PORT 15u
#define emFile_1_sclk0__PRT CYREG_PRT15_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT15_PS
#define emFile_1_sclk0__SHIFT 6
#define emFile_1_sclk0__SLW CYREG_PRT15_SLW

/* emFile_1_SPI0_BSPIM */
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB08_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB08_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB08_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB08_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB08_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB08_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB11_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB11_ST

/* emFile_1_SPI0_CS */
#define emFile_1_SPI0_CS__0__INTTYPE CYREG_PICU15_INTTYPE7
#define emFile_1_SPI0_CS__0__MASK 0x80u
#define emFile_1_SPI0_CS__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define emFile_1_SPI0_CS__0__PORT 15u
#define emFile_1_SPI0_CS__0__SHIFT 7
#define emFile_1_SPI0_CS__AG CYREG_PRT15_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT15_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT15_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT15_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT15_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT15_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT15_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT15_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT15_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT15_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT15_INP_DIS
#define emFile_1_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT15_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x80u
#define emFile_1_SPI0_CS__PORT 15u
#define emFile_1_SPI0_CS__PRT CYREG_PRT15_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT15_PS
#define emFile_1_SPI0_CS__SHIFT 7
#define emFile_1_SPI0_CS__SLW CYREG_PRT15_SLW

/* System_LED */
#define System_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define System_LED__0__MASK 0x02u
#define System_LED__0__PC CYREG_PRT2_PC1
#define System_LED__0__PORT 2u
#define System_LED__0__SHIFT 1
#define System_LED__AG CYREG_PRT2_AG
#define System_LED__AMUX CYREG_PRT2_AMUX
#define System_LED__BIE CYREG_PRT2_BIE
#define System_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define System_LED__BYP CYREG_PRT2_BYP
#define System_LED__CTL CYREG_PRT2_CTL
#define System_LED__DM0 CYREG_PRT2_DM0
#define System_LED__DM1 CYREG_PRT2_DM1
#define System_LED__DM2 CYREG_PRT2_DM2
#define System_LED__DR CYREG_PRT2_DR
#define System_LED__INP_DIS CYREG_PRT2_INP_DIS
#define System_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define System_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define System_LED__LCD_EN CYREG_PRT2_LCD_EN
#define System_LED__MASK 0x02u
#define System_LED__PORT 2u
#define System_LED__PRT CYREG_PRT2_PRT
#define System_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define System_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define System_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define System_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define System_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define System_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define System_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define System_LED__PS CYREG_PRT2_PS
#define System_LED__SHIFT 1
#define System_LED__SLW CYREG_PRT2_SLW

/* Pin_SD_Detect */
#define Pin_SD_Detect__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Pin_SD_Detect__0__MASK 0x04u
#define Pin_SD_Detect__0__PC CYREG_IO_PC_PRT15_PC2
#define Pin_SD_Detect__0__PORT 15u
#define Pin_SD_Detect__0__SHIFT 2
#define Pin_SD_Detect__AG CYREG_PRT15_AG
#define Pin_SD_Detect__AMUX CYREG_PRT15_AMUX
#define Pin_SD_Detect__BIE CYREG_PRT15_BIE
#define Pin_SD_Detect__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_SD_Detect__BYP CYREG_PRT15_BYP
#define Pin_SD_Detect__CTL CYREG_PRT15_CTL
#define Pin_SD_Detect__DM0 CYREG_PRT15_DM0
#define Pin_SD_Detect__DM1 CYREG_PRT15_DM1
#define Pin_SD_Detect__DM2 CYREG_PRT15_DM2
#define Pin_SD_Detect__DR CYREG_PRT15_DR
#define Pin_SD_Detect__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_SD_Detect__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_SD_Detect__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_SD_Detect__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_SD_Detect__MASK 0x04u
#define Pin_SD_Detect__PORT 15u
#define Pin_SD_Detect__PRT CYREG_PRT15_PRT
#define Pin_SD_Detect__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_SD_Detect__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_SD_Detect__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_SD_Detect__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_SD_Detect__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_SD_Detect__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_SD_Detect__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_SD_Detect__PS CYREG_PRT15_PS
#define Pin_SD_Detect__SHIFT 2
#define Pin_SD_Detect__SLW CYREG_PRT15_SLW

/* System_Switch */
#define System_Switch__0__INTTYPE CYREG_PICU2_INTTYPE2
#define System_Switch__0__MASK 0x04u
#define System_Switch__0__PC CYREG_PRT2_PC2
#define System_Switch__0__PORT 2u
#define System_Switch__0__SHIFT 2
#define System_Switch__AG CYREG_PRT2_AG
#define System_Switch__AMUX CYREG_PRT2_AMUX
#define System_Switch__BIE CYREG_PRT2_BIE
#define System_Switch__BIT_MASK CYREG_PRT2_BIT_MASK
#define System_Switch__BYP CYREG_PRT2_BYP
#define System_Switch__CTL CYREG_PRT2_CTL
#define System_Switch__DM0 CYREG_PRT2_DM0
#define System_Switch__DM1 CYREG_PRT2_DM1
#define System_Switch__DM2 CYREG_PRT2_DM2
#define System_Switch__DR CYREG_PRT2_DR
#define System_Switch__INP_DIS CYREG_PRT2_INP_DIS
#define System_Switch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define System_Switch__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define System_Switch__LCD_EN CYREG_PRT2_LCD_EN
#define System_Switch__MASK 0x04u
#define System_Switch__PORT 2u
#define System_Switch__PRT CYREG_PRT2_PRT
#define System_Switch__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define System_Switch__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define System_Switch__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define System_Switch__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define System_Switch__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define System_Switch__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define System_Switch__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define System_Switch__PS CYREG_PRT2_PS
#define System_Switch__SHIFT 2
#define System_Switch__SLW CYREG_PRT2_SLW

/* ISR_Co_Op_10ms */
#define ISR_Co_Op_10ms__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Co_Op_10ms__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Co_Op_10ms__INTC_MASK 0x20000u
#define ISR_Co_Op_10ms__INTC_NUMBER 17u
#define ISR_Co_Op_10ms__INTC_PRIOR_NUM 7u
#define ISR_Co_Op_10ms__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define ISR_Co_Op_10ms__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Co_Op_10ms__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_Pre_Emp_1ms */
#define ISR_Pre_Emp_1ms__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Pre_Emp_1ms__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Pre_Emp_1ms__INTC_MASK 0x40000u
#define ISR_Pre_Emp_1ms__INTC_NUMBER 18u
#define ISR_Pre_Emp_1ms__INTC_PRIOR_NUM 7u
#define ISR_Pre_Emp_1ms__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define ISR_Pre_Emp_1ms__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Pre_Emp_1ms__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TMR_Os_Tmr_Co_Op_TimerHW */
#define TMR_Os_Tmr_Co_Op_TimerHW__CAP0 CYREG_TMR0_CAP0
#define TMR_Os_Tmr_Co_Op_TimerHW__CAP1 CYREG_TMR0_CAP1
#define TMR_Os_Tmr_Co_Op_TimerHW__CFG0 CYREG_TMR0_CFG0
#define TMR_Os_Tmr_Co_Op_TimerHW__CFG1 CYREG_TMR0_CFG1
#define TMR_Os_Tmr_Co_Op_TimerHW__CFG2 CYREG_TMR0_CFG2
#define TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define TMR_Os_Tmr_Co_Op_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define TMR_Os_Tmr_Co_Op_TimerHW__PER0 CYREG_TMR0_PER0
#define TMR_Os_Tmr_Co_Op_TimerHW__PER1 CYREG_TMR0_PER1
#define TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define TMR_Os_Tmr_Co_Op_TimerHW__PM_ACT_MSK 0x01u
#define TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define TMR_Os_Tmr_Co_Op_TimerHW__PM_STBY_MSK 0x01u
#define TMR_Os_Tmr_Co_Op_TimerHW__RT0 CYREG_TMR0_RT0
#define TMR_Os_Tmr_Co_Op_TimerHW__RT1 CYREG_TMR0_RT1
#define TMR_Os_Tmr_Co_Op_TimerHW__SR0 CYREG_TMR0_SR0

/* TMR_Os_Tmr_Pre_Emp_TimerHW */
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CAP0 CYREG_TMR1_CAP0
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CAP1 CYREG_TMR1_CAP1
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CFG0 CYREG_TMR1_CFG0
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CFG1 CYREG_TMR1_CFG1
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CFG2 CYREG_TMR1_CFG2
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define TMR_Os_Tmr_Pre_Emp_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PER0 CYREG_TMR1_PER0
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PER1 CYREG_TMR1_PER1
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PM_ACT_MSK 0x02u
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define TMR_Os_Tmr_Pre_Emp_TimerHW__PM_STBY_MSK 0x02u
#define TMR_Os_Tmr_Pre_Emp_TimerHW__RT0 CYREG_TMR1_RT0
#define TMR_Os_Tmr_Pre_Emp_TimerHW__RT1 CYREG_TMR1_RT1
#define TMR_Os_Tmr_Pre_Emp_TimerHW__SR0 CYREG_TMR1_SR0

/* CLK_Co_Op_Timer_Clock */
#define CLK_Co_Op_Timer_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define CLK_Co_Op_Timer_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define CLK_Co_Op_Timer_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define CLK_Co_Op_Timer_Clock__CFG2_SRC_SEL_MASK 0x07u
#define CLK_Co_Op_Timer_Clock__INDEX 0x04u
#define CLK_Co_Op_Timer_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_Co_Op_Timer_Clock__PM_ACT_MSK 0x10u
#define CLK_Co_Op_Timer_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_Co_Op_Timer_Clock__PM_STBY_MSK 0x10u

/* CLK_pre_emp_timer_clock */
#define CLK_pre_emp_timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CLK_pre_emp_timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CLK_pre_emp_timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CLK_pre_emp_timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define CLK_pre_emp_timer_clock__INDEX 0x03u
#define CLK_pre_emp_timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_pre_emp_timer_clock__PM_ACT_MSK 0x08u
#define CLK_pre_emp_timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_pre_emp_timer_clock__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design02"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00068003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
