// Seed: 69172672
`define pp_8 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5,
    output logic id_6,
    input id_7
    , id_8
);
  always @(negedge id_7) begin
    id_0 = 1;
  end
  logic id_9;
  logic id_10;
  always @(posedge 1) id_5 <= id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  initial begin
    #1 id_0 = id_1[1];
    id_6 <= 1;
  end
endmodule
