{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 9 -x 2290 -y -210 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 290 -y 240 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 5 -x 1270 -y 150 -defaultsOSRD
preplace inst controller_dds_0 -pg 1 -lvl 4 -x 930 -y 140 -defaultsOSRD
preplace inst rst_clk_wiz_0_25M -pg 1 -lvl 3 -x 600 -y 370 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -x 600 -y 160 -defaultsOSRD
preplace inst iq_modulator_0 -pg 1 -lvl 7 -x 1880 -y 360 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 6 -x 1580 -y 360 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 1580 -y 180 -defaultsOSRD
preplace inst rst_clk_wiz_0_250M -pg 1 -lvl 5 -x 1270 -y 430 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -x 2170 -y 340 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y -210 -defaultsOSRD
preplace netloc reset_1 1 0 5 N 250 180 320 400 480 NJ 480 1090
preplace netloc clk_wiz_0_clk_out1 1 2 4 430 260 770 260 1100 230 1450J
preplace netloc clk_wiz_0_locked 1 2 3 410 490 NJ 490 1100J
preplace netloc rst_clk_wiz_0_25M_peripheral_aresetn 1 3 3 780 270 1080 240 1440
preplace netloc vio_0_probe_out0 1 3 1 N 120
preplace netloc vio_0_probe_out1 1 3 1 N 140
preplace netloc vio_0_probe_out2 1 3 1 N 160
preplace netloc vio_0_probe_out3 1 3 1 N 180
preplace netloc vio_0_probe_out4 1 3 1 N 200
preplace netloc clk_wiz_0_clk_out2 1 2 6 420J 470 NJ 470 1080 330 1460 280 1710 260 2060J
preplace netloc rst_clk_wiz_0_250M_peripheral_aresetn 1 5 3 1450 430 1710 450 2060J
preplace netloc iq_modulator_0_filt_tdata_dbg 1 7 1 N 350
preplace netloc iq_modulator_0_filt_tvalid_dbg 1 7 1 N 370
preplace netloc controller_dds_0_sync 1 4 4 1090 270 NJ 270 NJ 270 2050J
preplace netloc xlconstant_0_dout 1 1 8 NJ -210 NJ -210 NJ -210 NJ -210 NJ -210 NJ -210 NJ -210 NJ
preplace netloc sys_diff_clock_1 1 0 2 NJ 230 N
preplace netloc controller_dds_0_m_axis_phase 1 4 1 N 130
preplace netloc axis_data_fifo_0_M_AXIS 1 6 1 1700 180n
preplace netloc dds_compiler_0_M_AXIS_DATA 1 5 1 N 150
preplace netloc dds_compiler_1_M_AXIS_DATA 1 6 1 1700 350n
preplace netloc iq_modulator_0_m_axis 1 7 1 2040 290n
levelinfo -pg 1 0 100 290 600 930 1270 1580 1880 2170 2290
pagesize -pg 1 -db -bbox -sgen -140 -270 2410 530
"
}
{
   "da_clkrst_cnt":"3"
}
