/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [4:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [21:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_59z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_3z[4];
  assign celloutsig_0_35z = ~celloutsig_0_1z;
  assign celloutsig_0_14z = ~celloutsig_0_10z[1];
  assign celloutsig_0_51z = ~celloutsig_0_4z[5];
  assign celloutsig_0_58z = ~celloutsig_0_4z[4];
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_1_18z = ~celloutsig_1_17z[2];
  assign celloutsig_0_23z = ~celloutsig_0_18z[0];
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[179] | in_data[134]));
  reg [11:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 12'h000;
    else _14_ <= { in_data[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_[11], _00_, _03_[9:4], _01_, _03_[2:0] } = _14_;
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 5'h00;
    else _15_ <= celloutsig_0_9z[5:1];
  assign { _04_[4:1], _02_ } = _15_;
  assign celloutsig_0_47z = { _03_[9:4], _01_, celloutsig_0_9z, celloutsig_0_35z } & { celloutsig_0_9z[13:3], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_52z = { celloutsig_0_9z[11:8], celloutsig_0_23z, celloutsig_0_12z } & { celloutsig_0_47z[20:14], celloutsig_0_51z, celloutsig_0_35z, celloutsig_0_32z };
  assign celloutsig_1_3z = { celloutsig_1_1z[9:5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } & { in_data[182:176], celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[160:156], celloutsig_1_8z } & in_data[111:106];
  assign celloutsig_1_19z = { celloutsig_1_3z[4:1], celloutsig_1_6z, celloutsig_1_13z } & { in_data[118:114], celloutsig_1_5z };
  assign celloutsig_0_8z = in_data[58:56] & celloutsig_0_0z[3:1];
  assign celloutsig_0_9z = { celloutsig_0_2z[13:7], celloutsig_0_4z } & celloutsig_0_2z[14:1];
  assign celloutsig_0_26z = { celloutsig_0_10z[1], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_0z } & { celloutsig_0_11z[0], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_32z = { celloutsig_0_26z[16:5], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_17z } && { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[127:125] && in_data[186:184];
  assign celloutsig_1_5z = { in_data[153:147], celloutsig_1_2z } && { celloutsig_1_3z[3:0], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_3z[7:2], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[12:0], celloutsig_0_1z } && in_data[43:30];
  assign celloutsig_0_1z = in_data[43] & ~(in_data[16]);
  assign celloutsig_0_20z = _04_[1] & ~(celloutsig_0_9z[10]);
  assign celloutsig_0_4z = { _03_[8:4], _01_, _03_[2] } * { _03_[11], _00_, _03_[9:5] };
  assign celloutsig_1_4z = in_data[163:160] * { celloutsig_1_3z[6:4], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z[10:9], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } != celloutsig_0_4z[4:0];
  assign celloutsig_1_1z = - { in_data[178:170], celloutsig_1_0z };
  assign celloutsig_0_18z = - { in_data[79:70], celloutsig_0_12z };
  assign celloutsig_0_11z = { _03_[0], celloutsig_0_10z, celloutsig_0_7z } | in_data[6:2];
  assign celloutsig_0_12z = celloutsig_0_9z[11:7] >>> { _03_[6:4], _01_, _03_[2] };
  assign celloutsig_0_2z = in_data[63:49] >>> { in_data[82:69], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[30:27] ^ in_data[3:0];
  assign celloutsig_0_59z = { celloutsig_0_26z[13:10], celloutsig_0_23z, celloutsig_0_1z } ^ celloutsig_0_52z[8:3];
  assign celloutsig_0_5z = { celloutsig_0_2z[14:13], _03_[11], _00_, _03_[9:4], _01_, _03_[2:0], celloutsig_0_1z } ^ { in_data[18:11], celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_0z[2:0] ^ celloutsig_0_2z[4:2];
  assign celloutsig_0_17z = _04_[3:1] ^ celloutsig_0_10z;
  assign celloutsig_0_27z = { _04_[4:1], _02_ } ^ { celloutsig_0_18z[4], celloutsig_0_7z, celloutsig_0_17z };
  assign { _03_[10], _03_[3] } = { _00_, _01_ };
  assign _04_[0] = _02_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
