// Seed: 2198757246
`define pp_11 0
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input id_9,
    input logic id_10
);
  always @(1 or posedge 1) begin
    #1 begin
      id_3 <= id_10 / 1;
    end
  end
  logic id_11;
  assign id_1 = id_11;
  type_21 id_12 (
      id_6,
      (id_11)
  );
  assign id_8 = id_11;
  logic id_13;
  logic id_14;
endmodule
