# ç³»çµ±å…¨é¢ SCMI Clock é·ç§»æŒ‡å—

## ğŸ¯ ç›®æ¨™
è®“ç³»çµ±æ‰€æœ‰ clock ç›¸é—œè¨­å®šéƒ½é€é SCMI å”è­°å‘¼å«åˆ° SCP firmwareï¼Œè€Œä¸æ˜¯ç›´æ¥æ“ä½œç¡¬é«”æš«å­˜å™¨ã€‚

## ğŸ“‹ éœ€è¦ä¿®æ”¹çš„éƒ¨åˆ†

### 1. Device Tree ä¿®æ”¹
### 2. Clock Provider æ›¿æ›
### 3. ç§»é™¤åŸæœ‰ Clock Driver
### 4. æ›´æ–° SCP Firmware
### 5. é©…å‹•ç¨‹å¼é©é…

---

## ğŸ”§ Phase 1: Device Tree å…¨é¢æ”¹é€ 

### 1.1 ç§»é™¤åŸæœ‰ Clock ç¯€é»
```dts
/* ç§»é™¤æˆ–è¨»è§£æ‰åŸæœ‰çš„ clock ç¯€é» */
/*
clocks {
    compatible = "simple-bus";
    
    // ç§»é™¤æ‰€æœ‰åŸæœ‰çš„ clock å®šç¾©
    osc24m: osc24m {
        compatible = "fixed-clock";
        clock-frequency = <24000000>;
    };
    
    pll1: pll1 {
        compatible = "myplatform,pll-clock";
        reg = <0x50000000 0x100>;
    };
    
    // ... å…¶ä»–åŸæœ‰ clock ç¯€é»
};
*/
```

### 1.2 å»ºç«‹å®Œæ•´çš„ SCMI Clock æ¶æ§‹
```dts
/ {
    /* å…±äº«è¨˜æ†¶é«” */
    reserved-memory {
        #address-cells = <2>;
        #size-cells = <2>;
        ranges;

        scp_shmem: scp-shmem@4e000000 {
            compatible = "arm,scmi-shmem";
            reg = <0x0 0x4e000000 0x0 0x80>;
        };
    };

    /* Mailbox */
    mailbox: mailbox@2e000000 {
        compatible = "arm,mhu-doorbell";
        reg = <0x0 0x2e000000 0x0 0x1000>;
        interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
        #mbox-cells = <2>;
    };

    /* SCMI å”è­° */
    firmware {
        scmi {
            compatible = "arm,scmi";
            mboxes = <&mailbox 0 0>, <&mailbox 0 1>;
            mbox-names = "tx", "rx";
            shmem = <&scp_shmem>;
            #address-cells = <1>;
            #size-cells = <0>;

            /* SCMI Clock å”è­° - é€™å°‡æˆç‚ºç³»çµ±å”¯ä¸€çš„ clock provider */
            scmi_clk: protocol@14 {
                reg = <0x14>;
                #clock-cells = <1>;
            };

            /* å…¶ä»– SCMI å”è­° */
            scmi_perf: protocol@13 {
                reg = <0x13>;
                #performance-domain-cells = <1>;
            };

            scmi_pd: protocol@11 {
                reg = <0x11>;
                #power-domain-cells = <1>;
            };
        };
    };
};
```

### 1.3 æ›´æ–°æ‰€æœ‰è¨­å‚™ç¯€é»ä½¿ç”¨ SCMI Clock
```dts
/ {
    cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        cpu0: cpu@0 {
            device_type = "cpu";
            compatible = "arm,cortex-a78";
            reg = <0x0>;
            
            /* åŸä¾†å¯èƒ½æ˜¯ï¼šclocks = <&pll1>; */
            /* æ”¹ç‚º SCMIï¼š*/
            clocks = <&scmi_clk 0>;  /* SCMI Clock ID 0 */
            clock-names = "cpu";
            
            operating-points-v2 = <&cpu_opp_table>;
        };

        cpu1: cpu@1 {
            device_type = "cpu";
            compatible = "arm,cortex-a78";
            reg = <0x1>;
            
            clocks = <&scmi_clk 1>;  /* SCMI Clock ID 1 */
            clock-names = "cpu";
            
            operating-points-v2 = <&cpu_opp_table>;
        };
    };

    soc {
        /* GPU */
        gpu: gpu@2d000000 {
            compatible = "arm,mali-g78";
            reg = <0x0 0x2d000000 0x0 0x200000>;
            
            /* åŸä¾†ï¼šclocks = <&gpu_pll>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 2>;  /* SCMI Clock ID 2 */
            clock-names = "core";
        };

        /* UART */
        uart0: serial@2a000000 {
            compatible = "arm,pl011", "arm,primecell";
            reg = <0x0 0x2a000000 0x0 0x1000>;
            
            /* åŸä¾†ï¼šclocks = <&uart_clk>, <&apb_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 3>, <&scmi_clk 4>;
            clock-names = "uartclk", "apb_pclk";
        };

        /* I2C */
        i2c0: i2c@2b000000 {
            compatible = "arm,versatile-i2c";
            reg = <0x0 0x2b000000 0x0 0x1000>;
            
            /* åŸä¾†ï¼šclocks = <&i2c_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 5>;
            clock-names = "i2c";
        };

        /* SPI */
        spi0: spi@2c000000 {
            compatible = "arm,pl022", "arm,primecell";
            reg = <0x0 0x2c000000 0x0 0x1000>;
            
            /* åŸä¾†ï¼šclocks = <&spi_clk>, <&apb_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 6>, <&scmi_clk 4>;
            clock-names = "SSPCLK", "apb_pclk";
        };

        /* MMC/SD */
        mmc0: mmc@2d000000 {
            compatible = "arm,pl180", "arm,primecell";
            reg = <0x0 0x2d000000 0x0 0x1000>;
            
            /* åŸä¾†ï¼šclocks = <&mmc_clk>, <&apb_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 7>, <&scmi_clk 4>;
            clock-names = "mclk", "apb_pclk";
        };

        /* Display */
        display: display@2e000000 {
            compatible = "arm,hdlcd";
            reg = <0x0 0x2e000000 0x0 0x1000>;
            
            /* åŸä¾†ï¼šclocks = <&pixel_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 8>;
            clock-names = "pxlclk";
        };

        /* Ethernet */
        ethernet: ethernet@2f000000 {
            compatible = "smsc,lan91c111";
            reg = <0x0 0x2f000000 0x0 0x10000>;
            
            /* åŸä¾†ï¼šclocks = <&eth_clk>; */
            /* æ”¹ç‚ºï¼š*/
            clocks = <&scmi_clk 9>;
            clock-names = "ethclk";
        };
    };
};
```---

## ğŸ”§
 Phase 2: Kernel é…ç½®ä¿®æ”¹

### 2.1 ç§»é™¤åŸæœ‰ Clock Driver
```kconfig
# arch/arm64/configs/myplatform_defconfig

# ç§»é™¤åŸæœ‰çš„ clock driver é…ç½®
# CONFIG_COMMON_CLK_MYPLATFORM=n
# CONFIG_CLK_MYPLATFORM_PLL=n

# ç¢ºä¿ SCMI ç›¸é—œé…ç½®å•Ÿç”¨
CONFIG_ARM_SCMI_PROTOCOL=y
CONFIG_COMMON_CLK_SCMI=y
CONFIG_ARM_SCMI_POWER_DOMAIN=y
CONFIG_MAILBOX=y
CONFIG_ARM_MHU=y
```

### 2.2 æ›´æ–° Makefile ç§»é™¤åŸæœ‰ Clock Driver
```makefile
# drivers/clk/Makefile

# è¨»è§£æˆ–ç§»é™¤åŸæœ‰çš„ clock driver
# obj-$(CONFIG_COMMON_CLK_MYPLATFORM) += clk-myplatform.o
# obj-$(CONFIG_CLK_MYPLATFORM_PLL) += clk-myplatform-pll.o

# ç¢ºä¿ SCMI clock å·²åŒ…å«
obj-$(CONFIG_COMMON_CLK_SCMI) += clk-scmi.o
```

### 2.3 å»ºç«‹ SCMI Clock å°æ‡‰è¡¨
```c
/* arch/arm64/boot/dts/myplatform/myplatform-clocks.h */
#ifndef _DT_BINDINGS_MYPLATFORM_CLOCKS_H
#define _DT_BINDINGS_MYPLATFORM_CLOCKS_H

/* SCMI Clock IDs - å¿…é ˆèˆ‡ SCP firmware ä¸€è‡´ */
#define SCMI_CLK_CPU0           0
#define SCMI_CLK_CPU1           1
#define SCMI_CLK_GPU            2
#define SCMI_CLK_UART           3
#define SCMI_CLK_APB            4
#define SCMI_CLK_I2C            5
#define SCMI_CLK_SPI            6
#define SCMI_CLK_MMC            7
#define SCMI_CLK_DISPLAY        8
#define SCMI_CLK_ETHERNET       9
#define SCMI_CLK_USB            10
#define SCMI_CLK_AUDIO          11
#define SCMI_CLK_CAMERA         12

#define SCMI_CLK_COUNT          13

#endif
```

---

## ğŸ”§ Phase 3: SCP Firmware å…¨é¢æ›´æ–°

### 3.1 æ“´å±•æ™‚é˜å®šç¾© (include/myplatform_clock.h)
```c
#ifndef MYPLATFORM_CLOCK_H
#define MYPLATFORM_CLOCK_H

/* å®Œæ•´çš„ç³»çµ±æ™‚é˜ç´¢å¼• - å°æ‡‰ Linux DT ä¸­çš„ SCMI Clock ID */
enum myplatform_clock_idx {
    /* CPU æ™‚é˜ */
    MYPLATFORM_CLOCK_IDX_CPU0 = 0,     /* å°æ‡‰ SCMI_CLK_CPU0 */
    MYPLATFORM_CLOCK_IDX_CPU1 = 1,     /* å°æ‡‰ SCMI_CLK_CPU1 */
    
    /* GPU æ™‚é˜ */
    MYPLATFORM_CLOCK_IDX_GPU = 2,      /* å°æ‡‰ SCMI_CLK_GPU */
    
    /* ç³»çµ±åŒ¯æµæ’æ™‚é˜ */
    MYPLATFORM_CLOCK_IDX_UART = 3,     /* å°æ‡‰ SCMI_CLK_UART */
    MYPLATFORM_CLOCK_IDX_APB = 4,      /* å°æ‡‰ SCMI_CLK_APB */
    
    /* å‘¨é‚Šæ™‚é˜ */
    MYPLATFORM_CLOCK_IDX_I2C = 5,      /* å°æ‡‰ SCMI_CLK_I2C */
    MYPLATFORM_CLOCK_IDX_SPI = 6,      /* å°æ‡‰ SCMI_CLK_SPI */
    MYPLATFORM_CLOCK_IDX_MMC = 7,      /* å°æ‡‰ SCMI_CLK_MMC */
    MYPLATFORM_CLOCK_IDX_DISPLAY = 8,  /* å°æ‡‰ SCMI_CLK_DISPLAY */
    MYPLATFORM_CLOCK_IDX_ETHERNET = 9, /* å°æ‡‰ SCMI_CLK_ETHERNET */
    MYPLATFORM_CLOCK_IDX_USB = 10,     /* å°æ‡‰ SCMI_CLK_USB */
    MYPLATFORM_CLOCK_IDX_AUDIO = 11,   /* å°æ‡‰ SCMI_CLK_AUDIO */
    MYPLATFORM_CLOCK_IDX_CAMERA = 12,  /* å°æ‡‰ SCMI_CLK_CAMERA */
    
    MYPLATFORM_CLOCK_IDX_COUNT
};

/* æ™‚é˜é »ç‡å®šç¾© */
#define MYPLATFORM_CLOCK_RATE_CPU_MIN        (200UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_CPU_MAX        (2000UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_GPU_MIN        (100UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_GPU_MAX        (1000UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_UART_DEFAULT   (48UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_APB_DEFAULT    (100UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_I2C_DEFAULT    (24UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_SPI_DEFAULT    (50UL * 1000000)
#define MYPLATFORM_CLOCK_RATE_MMC_DEFAULT    (200UL * 1000000)

#endif
```

### 3.2 å®Œæ•´çš„ SCMI Clock é…ç½® (scp_ramfw/config_scmi_clock.c)
```c
#include "myplatform_clock.h"
#include "myplatform_scmi.h"
#include <mod_scmi_clock.h>

/* Linux å¯å­˜å–çš„æ‰€æœ‰æ™‚é˜ */
static const struct mod_scmi_clock_device agent_device_table_ospm[] = {
    /* CPU æ™‚é˜ - é«˜é »å‹•æ…‹èª¿æ•´ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_CPU0),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_CPU1),
        .starts_enabled = true,
    },
    
    /* GPU æ™‚é˜ - å‹•æ…‹èª¿é » */
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_GPU),
        .starts_enabled = true,
    },
    
    /* å‘¨é‚Šæ™‚é˜ - Linux é©…å‹•ç¨‹å¼æ§åˆ¶ */
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_UART),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_APB),
        .starts_enabled = true,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_I2C),
        .starts_enabled = false,  /* ç”±é©…å‹•ç¨‹å¼æ§åˆ¶ */
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_SPI),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_MMC),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_DISPLAY),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_ETHERNET),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_USB),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_AUDIO),
        .starts_enabled = false,
    },
    {
        .element_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_CLOCK, 
                                         MYPLATFORM_CLOCK_IDX_CAMERA),
        .starts_enabled = false,
    },
};

static const struct mod_scmi_clock_agent 
    agent_table[MYPLATFORM_SCMI_AGENT_IDX_COUNT] = {
    [MYPLATFORM_SCMI_AGENT_IDX_PSCI] = { 0 },
    [MYPLATFORM_SCMI_AGENT_IDX_OSPM] = {
        .device_table = agent_device_table_ospm,
        .device_count = FWK_ARRAY_SIZE(agent_device_table_ospm),
    },
};

struct fwk_module_config config_scmi_clock = {
    .data = &((struct mod_scmi_clock_config) {
        .max_pending_transactions = 10,  /* æ”¯æ´æ›´å¤šä¸¦ç™¼è«‹æ±‚ */
        .agent_table = agent_table,
        .agent_count = FWK_ARRAY_SIZE(agent_table),
    }),
};
```#
## 3.3 å®Œæ•´çš„æ™‚é˜æ¨¡çµ„é…ç½® (scp_ramfw/config_clock.c)
```c
#include "myplatform_clock.h"
#include <mod_clock.h>
#include <mod_myplatform_clock.h>

static struct fwk_element clock_dev_desc_table[] = {
    /* CPU æ™‚é˜ */
    [MYPLATFORM_CLOCK_IDX_CPU0] = {
        .name = "CPU0_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_CPU0),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_CPU1] = {
        .name = "CPU1_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_CPU1),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    
    /* GPU æ™‚é˜ */
    [MYPLATFORM_CLOCK_IDX_GPU] = {
        .name = "GPU_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_GPU),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    
    /* å‘¨é‚Šæ™‚é˜ */
    [MYPLATFORM_CLOCK_IDX_UART] = {
        .name = "UART_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_UART),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_APB] = {
        .name = "APB_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_APB),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_I2C] = {
        .name = "I2C_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_I2C),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_SPI] = {
        .name = "SPI_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_SPI),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_MMC] = {
        .name = "MMC_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_MMC),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_DISPLAY] = {
        .name = "DISPLAY_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_DISPLAY),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_ETHERNET] = {
        .name = "ETHERNET_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_ETHERNET),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_USB] = {
        .name = "USB_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_USB),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_AUDIO] = {
        .name = "AUDIO_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_AUDIO),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    [MYPLATFORM_CLOCK_IDX_CAMERA] = {
        .name = "CAMERA_CLK",
        .data = &((struct mod_clock_dev_config) {
            .driver_id = FWK_ID_ELEMENT_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 
                                           MYPLATFORM_CLOCK_IDX_CAMERA),
            .api_id = FWK_ID_API_INIT(FWK_MODULE_IDX_MYPLATFORM_CLOCK, 0),
        }),
    },
    
    [MYPLATFORM_CLOCK_IDX_COUNT] = { 0 },
};

struct fwk_module_config config_clock = {
    .elements = FWK_MODULE_STATIC_ELEMENTS_PTR(clock_dev_desc_table),
};
```

---

## ğŸ”§ Phase 4: é©…å‹•ç¨‹å¼é©é…

### 4.1 ç¢ºä¿æ‰€æœ‰é©…å‹•ç¨‹å¼ä½¿ç”¨ Clock Framework
å¤§éƒ¨åˆ†æ¨™æº– Linux é©…å‹•ç¨‹å¼å·²ç¶“ä½¿ç”¨ Clock Frameworkï¼Œä½†éœ€è¦æª¢æŸ¥ï¼š

```c
/* æª¢æŸ¥é©…å‹•ç¨‹å¼æ˜¯å¦æ­£ç¢ºä½¿ç”¨ clk API */

/* æ­£ç¢ºçš„åšæ³• - ä½¿ç”¨ Clock Framework */
static int mydriver_probe(struct platform_device *pdev)
{
    struct clk *clk;
    
    /* é€é Clock Framework å–å¾—æ™‚é˜ */
    clk = devm_clk_get(&pdev->dev, "mydriver-clk");
    if (IS_ERR(clk)) {
        dev_err(&pdev->dev, "Failed to get clock\n");
        return PTR_ERR(clk);
    }
    
    /* é€é Clock Framework æ“ä½œæ™‚é˜ */
    clk_prepare_enable(clk);
    clk_set_rate(clk, target_rate);
    
    return 0;
}

/* éŒ¯èª¤çš„åšæ³• - ç›´æ¥æ“ä½œæš«å­˜å™¨ (éœ€è¦ç§»é™¤) */
static int bad_driver_probe(struct platform_device *pdev)
{
    void __iomem *clk_reg;
    
    /* ä¸è¦é€™æ¨£åšï¼ç›´æ¥æ“ä½œæ™‚é˜æš«å­˜å™¨ */
    clk_reg = ioremap(CLK_REG_BASE, CLK_REG_SIZE);
    writel(CLK_ENABLE_BIT, clk_reg + CLK_CTRL_OFFSET);  /* â† ç§»é™¤é€™ç¨®åšæ³• */
    
    return 0;
}
```

### 4.2 å»ºç«‹é©…å‹•ç¨‹å¼æª¢æŸ¥æ¸…å–®
```bash
#!/bin/bash
# check_drivers_clock_usage.sh

echo "æª¢æŸ¥é©…å‹•ç¨‹å¼æ™‚é˜ä½¿ç”¨æ–¹å¼..."

# æœå°‹ç›´æ¥æ“ä½œæ™‚é˜æš«å­˜å™¨çš„é©…å‹•ç¨‹å¼
echo "=== æœå°‹å¯èƒ½ç›´æ¥æ“ä½œæ™‚é˜æš«å­˜å™¨çš„é©…å‹•ç¨‹å¼ ==="
grep -r "ioremap.*CLK\|writel.*CLK\|readl.*CLK" drivers/ --include="*.c"

# æœå°‹ä½¿ç”¨ Clock Framework çš„é©…å‹•ç¨‹å¼
echo "=== æœå°‹ä½¿ç”¨ Clock Framework çš„é©…å‹•ç¨‹å¼ ==="
grep -r "clk_get\|clk_enable\|clk_set_rate" drivers/ --include="*.c" | head -10

# æª¢æŸ¥ Device Tree ä¸­çš„æ™‚é˜å¼•ç”¨
echo "=== æª¢æŸ¥ Device Tree æ™‚é˜å¼•ç”¨ ==="
grep -r "clocks.*=" arch/arm64/boot/dts/ --include="*.dts*"
```

---

## ğŸ”§ Phase 5: ç³»çµ±æ•´åˆå’Œæ¸¬è©¦

### 5.1 å»ºç«‹æ¸¬è©¦è…³æœ¬
```bash
#!/bin/bash
# test_scmi_clock_migration.sh

echo "=== SCMI Clock é·ç§»æ¸¬è©¦ ==="

# 1. æª¢æŸ¥ SCMI è¨­å‚™
echo "1. æª¢æŸ¥ SCMI è¨­å‚™..."
if [ -d "/sys/bus/scmi/devices/scmi_dev.0" ]; then
    echo "âœ“ SCMI è¨­å‚™å­˜åœ¨"
else
    echo "âœ— SCMI è¨­å‚™ä¸å­˜åœ¨"
    exit 1
fi

# 2. æª¢æŸ¥æ‰€æœ‰ SCMI æ™‚é˜
echo "2. æª¢æŸ¥ SCMI æ™‚é˜..."
scmi_clocks=$(ls /sys/kernel/debug/clk/ | grep scmi | wc -l)
echo "ç™¼ç¾ $scmi_clocks å€‹ SCMI æ™‚é˜"

if [ $scmi_clocks -lt 10 ]; then
    echo "âš  SCMI æ™‚é˜æ•¸é‡å¯èƒ½ä¸è¶³"
fi

# 3. æª¢æŸ¥æ˜¯å¦é‚„æœ‰é SCMI æ™‚é˜
echo "3. æª¢æŸ¥é SCMI æ™‚é˜..."
non_scmi_clocks=$(ls /sys/kernel/debug/clk/ | grep -v scmi | grep -v "clk_summary\|clk_orphan_summary" | wc -l)
echo "ç™¼ç¾ $non_scmi_clocks å€‹é SCMI æ™‚é˜"

if [ $non_scmi_clocks -gt 5 ]; then
    echo "âš  å¯èƒ½é‚„æœ‰æœªé·ç§»çš„æ™‚é˜"
    ls /sys/kernel/debug/clk/ | grep -v scmi | grep -v "clk_summary\|clk_orphan_summary"
fi

# 4. æ¸¬è©¦æ™‚é˜è¨­å®š
echo "4. æ¸¬è©¦æ™‚é˜è¨­å®š..."
test_clocks=("cpu0" "cpu1" "gpu")

for clk in "${test_clocks[@]}"; do
    clk_path="/sys/kernel/debug/clk/scmi_clk_${clk}"
    if [ -d "$clk_path" ]; then
        rate=$(cat "$clk_path/clk_rate" 2>/dev/null)
        echo "âœ“ $clk æ™‚é˜é »ç‡: $rate Hz"
    else
        echo "âœ— $clk æ™‚é˜ä¸å­˜åœ¨"
    fi
done

# 5. æª¢æŸ¥é©…å‹•ç¨‹å¼ç‹€æ…‹
echo "5. æª¢æŸ¥é—œéµé©…å‹•ç¨‹å¼..."
drivers=("uart" "i2c" "spi" "mmc")

for driver in "${drivers[@]}"; do
    if lsmod | grep -q "$driver"; then
        echo "âœ“ $driver é©…å‹•ç¨‹å¼å·²è¼‰å…¥"
    else
        echo "âš  $driver é©…å‹•ç¨‹å¼æœªè¼‰å…¥"
    fi
done

echo "=== æ¸¬è©¦å®Œæˆ ==="
```

### 5.2 æ•ˆèƒ½ç›£æ§è…³æœ¬
```bash
#!/bin/bash
# monitor_scmi_performance.sh

echo "=== SCMI æ•ˆèƒ½ç›£æ§ ==="

# ç›£æ§ SCMI è¨Šæ¯é »ç‡
echo "ç›£æ§ SCMI è¨Šæ¯..."
echo 1 > /sys/kernel/debug/tracing/events/scmi/enable
timeout 10s cat /sys/kernel/debug/tracing/trace_pipe | grep scmi | wc -l

# ç›£æ§æ™‚é˜åˆ‡æ›å»¶é²
echo "æ¸¬è©¦æ™‚é˜åˆ‡æ›å»¶é²..."
start_time=$(date +%s%N)
echo 1000000 > /sys/devices/system/cpu/cpu0/cpufreq/scaling_setspeed
end_time=$(date +%s%N)
latency=$(( (end_time - start_time) / 1000000 ))
echo "æ™‚é˜åˆ‡æ›å»¶é²: ${latency} ms"

# æª¢æŸ¥ç³»çµ±ç©©å®šæ€§
echo "æª¢æŸ¥ç³»çµ±ç©©å®šæ€§..."
uptime
free -h
```

---

## ğŸ“‹ é·ç§»æª¢æŸ¥æ¸…å–®

### âœ… Device Tree ä¿®æ”¹
- [ ] ç§»é™¤æ‰€æœ‰åŸæœ‰ clock ç¯€é»
- [ ] å»ºç«‹å®Œæ•´ SCMI æ¶æ§‹
- [ ] æ›´æ–°æ‰€æœ‰è¨­å‚™ç¯€é»ä½¿ç”¨ SCMI clock
- [ ] å»ºç«‹ SCMI Clock ID å°æ‡‰è¡¨

### âœ… Kernel é…ç½®
- [ ] ç§»é™¤åŸæœ‰ clock driver é…ç½®
- [ ] å•Ÿç”¨æ‰€æœ‰ SCMI ç›¸é—œé…ç½®
- [ ] æ›´æ–° Makefile ç§»é™¤åŸæœ‰ driver

### âœ… SCP Firmware
- [ ] æ“´å±•æ™‚é˜å®šç¾©æ¶µè“‹æ‰€æœ‰ç³»çµ±æ™‚é˜
- [ ] æ›´æ–° SCMI clock é…ç½®æ”¯æ´æ‰€æœ‰æ™‚é˜
- [ ] å¯¦ä½œå®Œæ•´çš„å¹³å°æ™‚é˜é©…å‹•
- [ ] æ¸¬è©¦æ‰€æœ‰æ™‚é˜åŠŸèƒ½

### âœ… é©…å‹•ç¨‹å¼é©é…
- [ ] æª¢æŸ¥æ‰€æœ‰é©…å‹•ç¨‹å¼ä½¿ç”¨ Clock Framework
- [ ] ç§»é™¤ç›´æ¥æ“ä½œæ™‚é˜æš«å­˜å™¨çš„ç¨‹å¼ç¢¼
- [ ] ç¢ºä¿æ‰€æœ‰è¨­å‚™æ­£å¸¸å·¥ä½œ

### âœ… æ¸¬è©¦é©—è­‰
- [ ] ç³»çµ±æ­£å¸¸å•Ÿå‹•
- [ ] æ‰€æœ‰è¨­å‚™åŠŸèƒ½æ­£å¸¸
- [ ] æ™‚é˜è¨­å®šæ­£ç¢º
- [ ] æ•ˆèƒ½ç¬¦åˆé æœŸ

## ğŸ¯ é æœŸçµæœ

å®Œæˆé·ç§»å¾Œï¼Œç³»çµ±å°‡ï¼š

1. **çµ±ä¸€æ™‚é˜ç®¡ç†**ï¼šæ‰€æœ‰æ™‚é˜éƒ½é€é SCMI å”è­°ç®¡ç†
2. **é›†ä¸­æ§åˆ¶**ï¼šSCP firmware çµ±ä¸€æ§åˆ¶æ‰€æœ‰ç¡¬é«”æ™‚é˜
3. **æ¨™æº–ä»‹é¢**ï¼šLinux é©…å‹•ç¨‹å¼é€éæ¨™æº– Clock Framework æ“ä½œ
4. **æ›´å¥½çš„é›»æºç®¡ç†**ï¼šSCP å¯ä»¥æ›´å¥½åœ°å”èª¿æ™‚é˜å’Œé›»æºç‹€æ…‹
5. **ç°¡åŒ–ç¶­è­·**ï¼šæ¸›å°‘å¹³å°ç‰¹å®šçš„æ™‚é˜é©…å‹•ç¨‹å¼

é€™æ¨£çš„æ¶æ§‹è®“ç³»çµ±æ›´åŠ æ¨¡çµ„åŒ–å’Œå¯ç¶­è­·ï¼ŒåŒæ™‚æä¾›æ›´å¥½çš„é›»æºæ•ˆç‡å’Œç³»çµ±ç©©å®šæ€§ã€‚