NAND G1; 
SWITCH 0 SW1; 
SWITCH 0 SW2;
CONNECT SW1 > G1.I1; 
CONNECT SW2 > G1.I2;
