// Seed: 2526108109
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    output logic id_10,
    input logic id_11,
    output id_12,
    input logic id_13,
    output logic id_14,
    output id_15,
    input id_16,
    input logic id_17,
    output id_18,
    output id_19,
    input logic id_20,
    input logic id_21,
    input id_22,
    input id_23,
    output id_24
    , id_25
);
  assign id_24 = id_5;
  logic id_26;
  logic id_27;
  logic id_28;
  logic id_29 = ~|id_17, id_30;
  logic id_31;
  assign id_15[1'b0 : 1] = id_22;
  assign id_26 = id_30.id_16 - {1'b0, id_4} ? id_16 - 1'b0 : id_25;
endmodule
