000003 TEST S0 disconnect
000004 TEST S1 disconnect
000004 TEST S2 disconnect
000004 TEST S3 disconnect
000004 TEST S4 disconnect
000005 TEST S0 connect
000005 TEST S1 connect
000005 TEST S2 connect
000005 TEST S3 connect
000005 TEST S4 connect
Test (2C): more persistence ...
001920 TIMR S1 timeout
001921 VOTE S1 start vote T1
001923 PSST S1 persist
001923 TIMR S1 reset 179ms
001927 VOTE S4 -> S1 vote
001927 TIMR S4 reset 186ms
001928 VOTE S0 -> S1 vote
001928 TIMR S0 reset 157ms
001928 PSST S0 persist
001928 PSST S4 persist
001927 VOTE S2 -> S1 vote
001929 TIMR S2 reset 329ms
001929 PSST S2 persist
001929 VOTE S1 <- S0 votes 2
001927 VOTE S3 -> S1 vote
001929 TIMR S3 reset 184ms
001930 PSST S3 persist
001930 VOTE S1 <- S4 votes 3
001930 VOTE S1 win vote T1
002023 APPD S1 start append {11 1} at 1
002025 PSST S1 persist
002935 LEAD S1 -> S4 T1 PLI1 PLT1 LC0 []
002936 LEAD S1 -> S2 T1 PLI1 PLT1 LC0 []
002936 LEAD S1 -> S3 T1 PLI1 PLT1 LC0 []
002936 LEAD S1 -> S0 T1 PLI1 PLT1 LC0 []
002938 FOLL S4 <- S1 T1 PLI1 PLT1 LC0 []
002938 TIMR S4 reset 323ms
002938 FOLL S4 LI0 < PLI1 Xlen1
002938 FOLL S2 <- S1 T1 PLI1 PLT1 LC0 []
002938 TIMR S2 reset 273ms
002938 FOLL S2 LI0 < PLI1 Xlen1
002938 FOLL S0 <- S1 T1 PLI1 PLT1 LC0 []
002938 TIMR S0 reset 271ms
002938 FOLL S0 LI0 < PLI1 Xlen1
002939 FOLL S3 <- S1 T1 PLI1 PLT1 LC0 []
002939 LEAD S1 -> S2 T1 PLI0 PLT0 LC0 [{11 1}]
002939 TIMR S3 reset 269ms
002939 LEAD S1 -> S4 T1 PLI0 PLT0 LC0 [{11 1}]
002939 FOLL S3 LI0 < PLI1 Xlen1
002939 LEAD S1 -> S0 T1 PLI0 PLT0 LC0 [{11 1}]
002940 LEAD S1 -> S3 T1 PLI0 PLT0 LC0 [{11 1}]
002940 FOLL S2 <- S1 T1 PLI0 PLT0 LC0 [{11 1}]
002940 TIMR S2 reset 230ms
002940 APPD S2 append {11 1} at 1
002940 FOLL S4 <- S1 T1 PLI0 PLT0 LC0 [{11 1}]
002940 PSST S2 persist
002940 TIMR S4 reset 225ms
002940 APPD S4 append {11 1} at 1
002940 PSST S4 persist
002940 FOLL S0 <- S1 T1 PLI0 PLT0 LC0 [{11 1}]
002941 TIMR S0 reset 303ms
002941 APPD S0 append {11 1} at 1
002941 FOLL S3 <- S1 T1 PLI0 PLT0 LC0 [{11 1}]
002941 TIMR S3 reset 323ms
002941 APPD S3 append {11 1} at 1
002941 PSST S0 persist
002941 PSST S3 persist
003723 TIMR S1 timeout
003939 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
003940 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
003940 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
003941 APPL S1 apply 11 at 1
003941 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
003941 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
003942 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
003942 TIMR S4 reset 347ms
003942 TIMR S0 reset 203ms
003942 PSST S4 persist
003942 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
003942 PSST S0 persist
003942 TIMR S2 reset 265ms
003942 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
003942 PSST S2 persist
003942 TIMR S3 reset 334ms
003942 PSST S3 persist
003942 APPL S4 apply 11 at 1
003943 APPL S3 apply 11 at 1
003943 APPL S2 apply 11 at 1
003943 APPL S0 apply 11 at 1
004950 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
004951 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
004951 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
004952 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
004953 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
004953 TIMR S4 reset 272ms
004953 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
004954 TIMR S2 reset 230ms
004954 PSST S2 persist
004954 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
004954 TIMR S0 reset 168ms
004954 PSST S0 persist
004954 PSST S4 persist
004955 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
004956 TIMR S3 reset 210ms
004956 PSST S3 persist
005956 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
005957 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
005957 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
005962 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
005963 TIMR S0 reset 317ms
005963 PSST S0 persist
005964 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
005964 TIMR S2 reset 321ms
005957 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
005964 PSST S2 persist
005959 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
005965 TIMR S4 reset 255ms
005965 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
005966 TIMR S3 reset 211ms
005966 PSST S4 persist
005966 PSST S3 persist
006962 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
006963 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
006964 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
006964 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
006965 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
006965 TIMR S2 reset 298ms
006964 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
006966 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
006966 TIMR S0 reset 237ms
006966 PSST S0 persist
006966 TIMR S4 reset 198ms
006966 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
006967 TIMR S3 reset 269ms
006967 PSST S4 persist
006966 PSST S2 persist
006969 PSST S3 persist
007968 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
007968 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
007969 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
007969 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
007970 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
007970 TIMR S4 reset 325ms
007970 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
007970 TIMR S0 reset 301ms
007970 PSST S0 persist
007970 PSST S4 persist
007970 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
007970 TIMR S3 reset 215ms
007970 PSST S3 persist
007971 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
007971 TIMR S2 reset 311ms
007971 PSST S2 persist
008976 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 []
008976 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 []
008977 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 []
008977 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 []
008977 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 []
008978 TIMR S4 reset 324ms
008978 PSST S4 persist
008978 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 []
008978 TIMR S2 reset 204ms
008978 PSST S2 persist
008979 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 []
008979 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 []
008979 TIMR S0 reset 312ms
008979 PSST S0 persist
008979 TIMR S3 reset 328ms
008980 PSST S3 persist
009291 TEST S2 disconnect
009292 TEST S3 disconnect
009292 APPD S1 start append {12 1} at 2
009292 PSST S1 persist
009983 LEAD S1 -> S4 T1 PLI1 PLT1 LC1 [{12 1}]
009984 LEAD S1 -> S0 T1 PLI1 PLT1 LC1 [{12 1}]
009983 LEAD S1 -> S2 T1 PLI1 PLT1 LC1 [{12 1}]
009984 LEAD S1 -> S3 T1 PLI1 PLT1 LC1 [{12 1}]
009985 FOLL S4 <- S1 T1 PLI1 PLT1 LC1 [{12 1}]
009985 TIMR S4 reset 311ms
009985 APPD S4 append {12 1} at 2
009985 PSST S4 persist
009986 FOLL S0 <- S1 T1 PLI1 PLT1 LC1 [{12 1}]
009986 TIMR S0 reset 175ms
009986 APPD S0 append {12 1} at 2
009986 PSST S0 persist
010990 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
010990 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
010991 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
010991 APPL S1 apply 12 at 2
010991 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
010992 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
010992 TIMR S4 reset 346ms
010992 PSST S4 persist
010992 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
010992 APPL S4 apply 12 at 2
010992 TIMR S0 reset 330ms
010993 PSST S0 persist
010993 APPL S0 apply 12 at 2
011023 TIMR S2 timeout
011024 VOTE S2 start vote T2
011024 PSST S2 persist
011024 TIMR S2 reset 299ms
011127 TEST S1 disconnect
011127 TEST S4 disconnect
011127 TEST S0 disconnect
011128 TEST S2 disconnect
011128 KILL S2 killed
011130 TEST S3 disconnect
011130 KILL S3 killed
011131 TEST S2 connect
011131 TEST S3 connect
011993 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
011993 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
011994 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
011994 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
012267 TIMR S3 timeout
012267 VOTE S3 start vote T2
012268 PSST S3 persist
012268 TIMR S3 reset 177ms
012929 TIMR S3 timeout
012930 VOTE S3 start vote T2
012930 PSST S3 persist
012930 TIMR S3 reset 329ms
012932 VOTE S2 -> S3 not vote: vote S2
012932 PSST S2 persist
013002 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
013002 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
013003 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
013003 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
014011 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
014012 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
014012 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
014012 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
014024 TIMR S2 timeout
014025 VOTE S2 start vote T3
014025 PSST S2 persist
014025 TIMR S2 reset 240ms
014169 TIMR S2 timeout
014170 VOTE S2 start vote T3
014171 PSST S2 persist
014171 TIMR S2 reset 277ms
014173 VOTE S3 -> S2 vote
014174 TIMR S3 reset 341ms
014174 PSST S3 persist
014176 VOTE S2 <- S3 votes 2
014302 TIMR S0 timeout
014302 VOTE S0 start vote T2
014303 PSST S0 persist
014303 TIMR S0 reset 176ms
014459 TIMR S4 timeout
014460 VOTE S4 start vote T2
014460 PSST S4 persist
014460 TIMR S4 reset 172ms
015015 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
015016 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
015016 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
015016 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
016025 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
016026 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
016027 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
016027 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
016070 TIMR S0 timeout
016071 VOTE S0 start vote T3
016071 PSST S0 persist
016071 TIMR S0 reset 194ms
016184 TIMR S4 timeout
016184 VOTE S4 start vote T3
016184 PSST S4 persist
016184 TIMR S4 reset 160ms
016942 TIMR S2 timeout
016942 VOTE S2 start vote T4
016943 PSST S2 persist
016943 TIMR S2 reset 267ms
016946 VOTE S3 -> S2 vote
016946 TIMR S3 reset 196ms
016946 PSST S3 persist
016948 VOTE S2 <- S3 votes 2
017035 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
017036 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
017036 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
017035 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
017789 TIMR S4 timeout
017790 VOTE S4 start vote T4
017790 PSST S4 persist
017790 TIMR S4 reset 310ms
018016 TIMR S0 timeout
018017 VOTE S0 start vote T4
018017 PSST S0 persist
018018 TIMR S0 reset 239ms
018039 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
018039 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
018040 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
018040 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
018912 TIMR S3 timeout
018913 VOTE S3 start vote T5
018913 PSST S3 persist
018913 TIMR S3 reset 229ms
018916 VOTE S2 -> S3 vote
018916 TIMR S2 reset 334ms
018916 PSST S2 persist
018917 VOTE S3 <- S2 votes 2
019047 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
019048 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
019048 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
019048 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
020058 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
020059 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
020059 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
020061 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
020415 TIMR S0 timeout
020415 VOTE S0 start vote T5
020416 PSST S0 persist
020416 TIMR S0 reset 265ms
020898 TIMR S4 timeout
020898 VOTE S4 start vote T5
020899 PSST S4 persist
020899 TIMR S4 reset 314ms
021067 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
021067 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
021068 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
021068 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
021141 TEST S4 disconnect
021142 KILL S4 killed
021143 TEST S4 connect
021214 TIMR S3 timeout
021214 VOTE S3 start vote T6
021214 PSST S3 persist
021214 TIMR S3 reset 223ms
021216 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
021216 VOTE S2 -> S3 vote
021216 TIMR S2 reset 322ms
021217 PSST S4 persist
021217 PSST S2 persist
021217 VOTE S3 <- S2 votes 2
022078 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
022078 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
022079 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
022078 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
023072 TIMR S0 timeout
023074 VOTE S0 start vote T6
023075 PSST S0 persist
023075 TIMR S0 reset 169ms
023073 TIMR S4 timeout
023075 VOTE S4 start vote T6
023076 PSST S4 persist
023076 TIMR S4 reset 186ms
023078 VOTE S3 -> S4 not vote: vote S3
023078 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
023079 PSST S3 persist
023079 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
023079 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
023079 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
023081 VOTE S2 -> S4 not vote: vote S3
023081 PSST S2 persist
023451 TIMR S3 timeout
023453 VOTE S3 start vote T7
023454 PSST S3 persist
023454 TIMR S3 reset 318ms
023456 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
023456 PSST S4 persist
023458 VOTE S2 -> S3 vote
023458 TIMR S2 reset 183ms
023459 PSST S2 persist
023461 VOTE S3 <- S2 votes 2
024043 TIMR S4 timeout
024044 VOTE S4 start vote T6
024044 PSST S4 persist
024044 TIMR S4 reset 221ms
024086 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
024087 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
024087 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
024088 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
024771 TIMR S0 timeout
024772 VOTE S0 start vote T7
024772 PSST S0 persist
024772 TIMR S0 reset 234ms
024944 TIMR S4 timeout
024945 VOTE S4 start vote T7
024945 PSST S4 persist
024945 TIMR S4 reset 212ms
024949 VOTE S3 -> S4 not vote: vote S3
024951 PSST S3 persist
024950 VOTE S2 -> S4 not vote: vote S3
024953 PSST S2 persist
025098 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
025099 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
025099 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
025100 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
025293 TIMR S2 timeout
025294 VOTE S2 start vote T8
025294 PSST S2 persist
025294 TIMR S2 reset 255ms
025298 VOTE S3 -> S2 vote
025298 TIMR S3 reset 169ms
025298 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
025298 PSST S3 persist
025299 PSST S4 persist
025300 VOTE S2 <- S3 votes 2
026103 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
026104 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
026103 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
026104 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
026989 TIMR S3 timeout
026990 VOTE S3 start vote T9
026991 PSST S3 persist
026991 TIMR S3 reset 281ms
026994 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
026994 PSST S4 persist
026994 VOTE S2 -> S3 vote
026995 TIMR S2 reset 167ms
026996 PSST S2 persist
026997 VOTE S3 <- S2 votes 2
027072 TIMR S4 timeout
027073 VOTE S4 start vote T8
027073 PSST S4 persist
027074 TIMR S4 reset 245ms
027076 VOTE S2 -> S4 not vote: T8 < T9
027077 PSST S2 persist
027078 TERM S4 update T8 to T9
027078 PSST S4 persist
027076 VOTE S3 -> S4 not vote: T8 < T9
027079 PSST S3 persist
027105 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
027106 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
027107 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
027106 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
027119 TIMR S0 timeout
027120 VOTE S0 start vote T8
027120 PSST S0 persist
027120 TIMR S0 reset 206ms
028116 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
028118 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
028119 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
028119 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
028672 TIMR S2 timeout
028672 VOTE S2 start vote T10
028673 PSST S2 persist
028673 TIMR S2 reset 337ms
028675 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
028676 PSST S4 persist
028677 VOTE S3 -> S2 vote
028677 TIMR S3 reset 171ms
028677 PSST S3 persist
028678 VOTE S2 <- S3 votes 2
029127 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
029129 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
029129 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
029128 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
029181 TIMR S0 timeout
029182 VOTE S0 start vote T9
029182 PSST S0 persist
029182 TIMR S0 reset 326ms
029531 TIMR S4 timeout
029531 VOTE S4 start vote T10
029532 PSST S4 persist
029532 TIMR S4 reset 238ms
029534 VOTE S3 -> S4 not vote: vote S2
029535 PSST S3 persist
029536 VOTE S2 -> S4 not vote: vote S2
029537 PSST S2 persist
030130 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
030131 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
030131 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
030132 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
030388 TIMR S3 timeout
030389 VOTE S3 start vote T11
030390 PSST S3 persist
030390 TIMR S3 reset 314ms
030393 VOTE S2 -> S3 vote
030394 TIMR S2 reset 342ms
030394 PSST S2 persist
030396 VOTE S3 <- S2 votes 2
030397 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
030398 PSST S4 persist
031138 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
031139 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
031138 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
031140 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
031913 TIMR S4 timeout
031914 VOTE S4 start vote T11
031914 PSST S4 persist
031914 TIMR S4 reset 242ms
031919 VOTE S3 -> S4 not vote: vote S3
031920 PSST S3 persist
031922 VOTE S2 -> S4 not vote: vote S3
031923 PSST S2 persist
032142 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
032143 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
032144 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
032145 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
032447 TIMR S0 timeout
032448 VOTE S0 start vote T10
032448 PSST S0 persist
032448 TIMR S0 reset 168ms
033150 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
033151 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
033152 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
033152 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
033541 TIMR S3 timeout
033542 VOTE S3 start vote T12
033542 PSST S3 persist
033543 TIMR S3 reset 265ms
033545 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
033545 PSST S4 persist
033547 VOTE S2 -> S3 vote
033548 TIMR S2 reset 224ms
033548 PSST S2 persist
033550 VOTE S3 <- S2 votes 2
034140 TIMR S0 timeout
034140 VOTE S0 start vote T11
034141 PSST S0 persist
034141 TIMR S0 reset 199ms
034152 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
034153 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
034154 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
034154 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
034337 TIMR S4 timeout
034338 VOTE S4 start vote T12
034338 PSST S4 persist
034338 TIMR S4 reset 203ms
034341 VOTE S3 -> S4 not vote: vote S3
034342 PSST S3 persist
034342 VOTE S2 -> S4 not vote: vote S3
034342 PSST S2 persist
035160 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
035161 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
035161 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
035161 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
035797 TIMR S2 timeout
035797 VOTE S2 start vote T13
035798 PSST S2 persist
035798 TIMR S2 reset 183ms
035800 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
035801 PSST S4 persist
035801 VOTE S3 -> S2 vote
035801 TIMR S3 reset 278ms
035801 PSST S3 persist
035802 VOTE S2 <- S3 votes 2
036132 TIMR S0 timeout
036132 VOTE S0 start vote T12
036133 PSST S0 persist
036133 TIMR S0 reset 287ms
036164 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
036165 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
036166 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
036165 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
036372 TIMR S4 timeout
036372 VOTE S4 start vote T13
036373 PSST S4 persist
036374 TIMR S4 reset 321ms
036379 VOTE S2 -> S4 not vote: vote S2
036380 PSST S2 persist
036380 VOTE S3 -> S4 not vote: vote S2
036381 PSST S3 persist
037176 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
037176 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
037177 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
037177 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
037636 TIMR S2 timeout
037637 VOTE S2 start vote T14
037637 PSST S2 persist
037637 TIMR S2 reset 206ms
037640 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
037640 PSST S4 persist
037642 VOTE S3 -> S2 vote
037642 TIMR S3 reset 262ms
037642 PSST S3 persist
037643 VOTE S2 <- S3 votes 2
038182 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
038184 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
038184 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
038184 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
039014 TIMR S0 timeout
039014 VOTE S0 start vote T13
039015 PSST S0 persist
039015 TIMR S0 reset 179ms
039187 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
039188 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
039188 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
039187 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
039590 TIMR S4 timeout
039590 VOTE S4 start vote T14
039591 PSST S4 persist
039591 TIMR S4 reset 221ms
039593 VOTE S3 -> S4 not vote: vote S2
039594 PSST S3 persist
039594 VOTE S2 -> S4 not vote: vote S2
039594 PSST S2 persist
039707 TIMR S2 timeout
039707 VOTE S2 start vote T15
039708 PSST S2 persist
039708 TIMR S2 reset 269ms
039711 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
039711 VOTE S3 -> S2 vote
039712 TIMR S3 reset 313ms
039712 PSST S4 persist
039712 PSST S3 persist
039714 VOTE S2 <- S3 votes 2
040193 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
040193 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
040195 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
040195 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
040815 TIMR S0 timeout
040816 VOTE S0 start vote T14
040816 PSST S0 persist
040816 TIMR S0 reset 165ms
041198 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
041199 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
041200 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
041200 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
041809 TIMR S4 timeout
041809 VOTE S4 start vote T15
041810 PSST S4 persist
041810 TIMR S4 reset 182ms
041813 VOTE S3 -> S4 not vote: vote S2
041813 PSST S3 persist
041815 VOTE S2 -> S4 not vote: vote S2
041816 PSST S2 persist
042203 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
042203 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
042204 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
042204 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
042407 TIMR S2 timeout
042408 VOTE S2 start vote T16
042408 PSST S2 persist
042408 TIMR S2 reset 228ms
042410 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
042410 PSST S4 persist
042412 VOTE S3 -> S2 vote
042412 TIMR S3 reset 318ms
042413 PSST S3 persist
042414 VOTE S2 <- S3 votes 2
042474 TIMR S0 timeout
042475 VOTE S0 start vote T15
042475 PSST S0 persist
042475 TIMR S0 reset 309ms
043213 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
043213 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
043214 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
043214 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
043638 TIMR S4 timeout
043639 VOTE S4 start vote T16
043639 PSST S4 persist
043639 TIMR S4 reset 271ms
043641 VOTE S3 -> S4 not vote: vote S2
043641 PSST S3 persist
043643 VOTE S2 -> S4 not vote: vote S2
043643 PSST S2 persist
044218 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
044218 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
044219 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
044219 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
044699 TIMR S2 timeout
044699 VOTE S2 start vote T17
044699 PSST S2 persist
044699 TIMR S2 reset 198ms
044703 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
044703 PSST S4 persist
044704 VOTE S3 -> S2 vote
044704 TIMR S3 reset 186ms
044704 PSST S3 persist
044706 VOTE S2 <- S3 votes 2
045224 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
045225 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
045224 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
045225 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
045574 TIMR S0 timeout
045574 VOTE S0 start vote T16
045574 PSST S0 persist
045574 TIMR S0 reset 286ms
046233 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
046234 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
046234 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
046234 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
046353 TIMR S4 timeout
046354 VOTE S4 start vote T17
046355 PSST S4 persist
046355 TIMR S4 reset 220ms
046358 VOTE S2 -> S4 not vote: vote S2
046359 PSST S2 persist
046359 VOTE S3 -> S4 not vote: vote S2
046359 PSST S3 persist
046575 TIMR S3 timeout
046575 VOTE S3 start vote T18
046576 PSST S3 persist
046576 TIMR S3 reset 322ms
046578 VOTE S2 -> S3 vote
046579 TIMR S2 reset 307ms
046579 PSST S2 persist
046579 VOTE S3 <- S2 votes 2
046580 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
046581 PSST S4 persist
047237 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
047237 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
047238 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
047238 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
048247 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
048247 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
048248 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
048247 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
048435 TIMR S0 timeout
048435 VOTE S0 start vote T17
048436 PSST S0 persist
048436 TIMR S0 reset 328ms
048563 TIMR S4 timeout
048563 VOTE S4 start vote T18
048564 PSST S4 persist
048564 TIMR S4 reset 338ms
048565 VOTE S3 -> S4 not vote: vote S3
048566 PSST S3 persist
048567 VOTE S2 -> S4 not vote: vote S3
048567 PSST S2 persist
049251 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
049252 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
049252 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
049253 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
049652 TIMR S2 timeout
049653 VOTE S2 start vote T19
049653 PSST S2 persist
049653 TIMR S2 reset 256ms
049655 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
049655 PSST S4 persist
049656 VOTE S3 -> S2 vote
049656 TIMR S3 reset 313ms
049656 PSST S3 persist
049657 VOTE S2 <- S3 votes 2
050255 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
050255 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
050256 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
050256 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
051262 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
051263 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
051263 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
051263 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
051721 TIMR S0 timeout
051721 VOTE S0 start vote T18
051722 PSST S0 persist
051722 TIMR S0 reset 156ms
051953 TIMR S4 timeout
051953 VOTE S4 start vote T19
051953 PSST S4 persist
051953 TIMR S4 reset 231ms
051957 VOTE S3 -> S4 not vote: vote S2
051957 VOTE S2 -> S4 not vote: vote S2
051958 PSST S3 persist
051958 PSST S2 persist
052220 TIMR S2 timeout
052220 VOTE S2 start vote T20
052221 PSST S2 persist
052221 TIMR S2 reset 206ms
052223 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
052223 PSST S4 persist
052224 VOTE S3 -> S2 vote
052224 TIMR S3 reset 195ms
052225 PSST S3 persist
052226 VOTE S2 <- S3 votes 2
052274 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
052274 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
052275 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
052275 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
053280 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
053281 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
053281 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
053281 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
053282 TIMR S0 timeout
053282 VOTE S0 start vote T19
053282 PSST S0 persist
053283 TIMR S0 reset 264ms
054183 TIMR S3 timeout
054183 VOTE S3 start vote T21
054184 PSST S3 persist
054184 TIMR S3 reset 182ms
054185 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
054185 PSST S4 persist
054186 VOTE S2 -> S3 vote
054186 TIMR S2 reset 210ms
054186 PSST S2 persist
054187 VOTE S3 <- S2 votes 2
054265 TIMR S4 timeout
054266 VOTE S4 start vote T20
054267 PSST S4 persist
054267 TIMR S4 reset 277ms
054270 VOTE S3 -> S4 not vote: T20 < T21
054271 PSST S3 persist
054272 TERM S4 update T20 to T21
054273 PSST S4 persist
054274 VOTE S2 -> S4 not vote: T20 < T21
054275 PSST S2 persist
054288 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
054290 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
054291 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
054292 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
055294 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
055295 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
055296 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
055296 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
055934 TIMR S0 timeout
055934 VOTE S0 start vote T20
055935 PSST S0 persist
055935 TIMR S0 reset 311ms
056007 TIMR S3 timeout
056007 VOTE S3 start vote T22
056008 PSST S3 persist
056008 TIMR S3 reset 318ms
056011 VOTE S2 -> S3 vote
056011 TIMR S2 reset 227ms
056011 PSST S2 persist
056011 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
056011 PSST S4 persist
056011 VOTE S3 <- S2 votes 2
056302 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
056303 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
056303 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
056304 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
057047 TIMR S4 timeout
057048 VOTE S4 start vote T22
057048 PSST S4 persist
057048 TIMR S4 reset 188ms
057051 VOTE S3 -> S4 not vote: vote S3
057051 PSST S3 persist
057051 VOTE S2 -> S4 not vote: vote S3
057052 PSST S2 persist
057306 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
057308 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
057308 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
057307 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
058289 TIMR S2 timeout
058290 VOTE S2 start vote T23
058290 PSST S2 persist
058291 TIMR S2 reset 155ms
058294 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
058294 VOTE S3 -> S2 vote
058294 TIMR S3 reset 276ms
058294 PSST S4 persist
058294 PSST S3 persist
058295 VOTE S2 <- S3 votes 2
058312 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
058313 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
058312 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
058313 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
058940 TIMR S4 timeout
058940 VOTE S4 start vote T23
058941 PSST S4 persist
058941 TIMR S4 reset 164ms
058942 VOTE S3 -> S4 not vote: vote S2
058943 PSST S3 persist
058945 VOTE S2 -> S4 not vote: vote S2
058945 PSST S2 persist
059054 TIMR S0 timeout
059054 VOTE S0 start vote T21
059055 PSST S0 persist
059055 TIMR S0 reset 282ms
059320 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
059321 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
059321 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
059321 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
059842 TIMR S2 timeout
059843 VOTE S2 start vote T24
059843 PSST S2 persist
059843 TIMR S2 reset 234ms
059845 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
059846 PSST S4 persist
059847 VOTE S3 -> S2 vote
059847 TIMR S3 reset 213ms
059847 PSST S3 persist
059849 VOTE S2 <- S3 votes 2
060330 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
060330 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
060330 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
060330 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
060587 TIMR S4 timeout
060587 VOTE S4 start vote T24
060588 PSST S4 persist
060588 TIMR S4 reset 332ms
060590 VOTE S3 -> S4 not vote: vote S2
060590 PSST S3 persist
060592 VOTE S2 -> S4 not vote: vote S2
060593 PSST S2 persist
061333 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
061334 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
061334 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
061334 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
061875 TIMR S0 timeout
061876 VOTE S0 start vote T22
061876 PSST S0 persist
061876 TIMR S0 reset 277ms
061978 TIMR S3 timeout
061978 VOTE S3 start vote T25
061979 PSST S3 persist
061979 TIMR S3 reset 209ms
061980 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
061981 PSST S4 persist
061981 VOTE S2 -> S3 vote
061981 TIMR S2 reset 214ms
061981 PSST S2 persist
061982 VOTE S3 <- S2 votes 2
062341 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
062341 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
062342 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
062342 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
063342 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
063343 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
063344 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
063344 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
063914 TIMR S4 timeout
063914 VOTE S4 start vote T25
063915 PSST S4 persist
063915 TIMR S4 reset 292ms
063917 VOTE S3 -> S4 not vote: vote S3
063917 PSST S3 persist
063918 VOTE S2 -> S4 not vote: vote S3
063919 PSST S2 persist
064075 TIMR S3 timeout
064075 VOTE S3 start vote T26
064076 PSST S3 persist
064076 TIMR S3 reset 189ms
064079 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
064079 PSST S4 persist
064079 VOTE S2 -> S3 vote
064080 TIMR S2 reset 261ms
064080 PSST S2 persist
064081 VOTE S3 <- S2 votes 2
064344 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
064345 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
064345 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
064346 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
064655 TIMR S0 timeout
064655 VOTE S0 start vote T23
064656 PSST S0 persist
064656 TIMR S0 reset 339ms
065354 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
065355 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
065356 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
065355 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
065976 TIMR S3 timeout
065976 VOTE S3 start vote T27
065977 PSST S3 persist
065977 TIMR S3 reset 213ms
065978 VOTE S4 -> S3 not vote: LLT 1 > 1 | LLI 2 > 1 
065979 PSST S4 persist
065979 VOTE S2 -> S3 vote
065979 TIMR S2 reset 196ms
065979 PSST S2 persist
065980 VOTE S3 <- S2 votes 2
066362 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
066362 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
066363 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
066363 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
066840 TIMR S4 timeout
066840 VOTE S4 start vote T26
066840 PSST S4 persist
066840 TIMR S4 reset 156ms
066842 VOTE S3 -> S4 not vote: T26 < T27
066843 PSST S3 persist
066843 VOTE S2 -> S4 not vote: T26 < T27
066843 TERM S4 update T26 to T27
066843 PSST S4 persist
066843 PSST S2 persist
067366 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
067367 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
067367 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
067367 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
067942 TIMR S2 timeout
067942 VOTE S2 start vote T28
067943 PSST S2 persist
067943 TIMR S2 reset 207ms
067944 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
067944 PSST S4 persist
067945 VOTE S3 -> S2 vote
067945 TIMR S3 reset 309ms
067945 PSST S3 persist
067946 VOTE S2 <- S3 votes 2
068056 TIMR S0 timeout
068056 VOTE S0 start vote T24
068057 PSST S0 persist
068057 TIMR S0 reset 299ms
068367 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
068367 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
068368 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
068368 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
068401 TIMR S4 timeout
068401 VOTE S4 start vote T28
068401 PSST S4 persist
068401 TIMR S4 reset 177ms
068403 VOTE S3 -> S4 not vote: vote S2
068403 VOTE S2 -> S4 not vote: vote S2
068404 PSST S2 persist
068404 PSST S3 persist
069369 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
069370 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
069370 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
069369 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
070015 TIMR S2 timeout
070015 VOTE S2 start vote T29
070016 PSST S2 persist
070016 TIMR S2 reset 159ms
070017 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
070018 VOTE S3 -> S2 vote
070018 TIMR S3 reset 247ms
070018 PSST S4 persist
070018 PSST S3 persist
070020 VOTE S2 <- S3 votes 2
070181 TIMR S4 timeout
070181 VOTE S4 start vote T29
070181 PSST S4 persist
070181 TIMR S4 reset 189ms
070183 VOTE S3 -> S4 not vote: vote S2
070183 PSST S3 persist
070184 VOTE S2 -> S4 not vote: vote S2
070184 PSST S2 persist
070379 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
070380 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
070380 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
070380 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
071049 TIMR S0 timeout
071049 VOTE S0 start vote T25
071050 PSST S0 persist
071050 TIMR S0 reset 180ms
071383 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
071383 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
071384 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
071384 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
071616 TIMR S2 timeout
071616 VOTE S2 start vote T30
071617 PSST S2 persist
071617 TIMR S2 reset 217ms
071618 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
071618 PSST S4 persist
071619 VOTE S3 -> S2 vote
071619 TIMR S3 reset 238ms
071620 PSST S3 persist
071621 VOTE S2 <- S3 votes 2
072072 TIMR S4 timeout
072072 VOTE S4 start vote T30
072073 PSST S4 persist
072073 TIMR S4 reset 199ms
072074 VOTE S3 -> S4 not vote: vote S2
072074 PSST S3 persist
072075 VOTE S2 -> S4 not vote: vote S2
072075 PSST S2 persist
072392 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
072393 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
072393 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
072393 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
072856 TIMR S0 timeout
072856 VOTE S0 start vote T26
072857 PSST S0 persist
072857 TIMR S0 reset 342ms
073400 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
073401 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
073401 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
073400 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
073795 TIMR S2 timeout
073795 VOTE S2 start vote T31
073795 PSST S2 persist
073795 TIMR S2 reset 321ms
073798 VOTE S3 -> S2 vote
073799 TIMR S3 reset 285ms
073799 PSST S3 persist
073799 VOTE S4 -> S2 not vote: LLT 1 > 1 | LLI 2 > 1 
073799 PSST S4 persist
073800 VOTE S2 <- S3 votes 2
074070 TIMR S4 timeout
074070 VOTE S4 start vote T31
074071 PSST S4 persist
074071 TIMR S4 reset 188ms
074073 VOTE S3 -> S4 not vote: vote S2
074073 PSST S3 persist
074074 VOTE S2 -> S4 not vote: vote S2
074075 PSST S2 persist
074407 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
074407 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
074408 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
074408 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
075413 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
075414 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
075414 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
075413 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
075953 TIMR S4 timeout
075953 VOTE S4 start vote T32
075954 PSST S4 persist
075954 TIMR S4 reset 212ms
075957 VOTE S3 -> S4 vote
075957 TIMR S3 reset 320ms
075957 PSST S3 persist
075958 VOTE S4 <- S3 votes 2
075958 VOTE S2 -> S4 vote
075958 TIMR S2 reset 248ms
075959 PSST S2 persist
075960 VOTE S4 <- S2 votes 3
075960 VOTE S4 win vote T32
076285 TIMR S0 timeout
076286 VOTE S0 start vote T27
076286 PSST S0 persist
076286 TIMR S0 reset 202ms
076431 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
076432 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
076432 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
076433 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
076446 APPD S4 start append {13 32} at 3
076447 PSST S4 persist
076967 LEAD S4 -> S3 T32 PLI3 PLT32 LC0 []
076967 LEAD S4 -> S1 T32 PLI3 PLT32 LC0 []
076968 LEAD S4 -> S2 T32 PLI3 PLT32 LC0 []
076968 LEAD S4 -> S0 T32 PLI3 PLT32 LC0 []
076970 FOLL S2 <- S4 T32 PLI3 PLT32 LC0 []
076971 TIMR S2 reset 152ms
076971 FOLL S2 LI1 < PLI3 Xlen2
076971 FOLL S3 <- S4 T32 PLI3 PLT32 LC0 []
076971 TIMR S3 reset 314ms
076971 FOLL S3 LI1 < PLI3 Xlen2
076972 LEAD S4 -> S2 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
076973 LEAD S4 -> S3 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
076974 FOLL S2 <- S4 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
076974 TIMR S2 reset 209ms
076974 APPD S2 append {12 1} at 2
076974 APPD S2 append {13 32} at 3
076975 PSST S2 persist
076975 FOLL S3 <- S4 T32 PLI1 PLT1 LC0 [{12 1} {13 32}]
076975 TIMR S3 reset 280ms
076975 APPD S3 append {12 1} at 2
076975 APPD S3 append {13 32} at 3
076975 PSST S3 persist
077439 LEAD S1 -> S4 T1 PLI2 PLT1 LC2 []
077439 LEAD S1 -> S2 T1 PLI1 PLT1 LC2 [{12 1}]
077440 LEAD S1 -> S0 T1 PLI2 PLT1 LC2 []
077440 LEAD S1 -> S3 T1 PLI1 PLT1 LC2 [{12 1}]
077968 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
077970 APPL S4 apply 11 at 1
077970 APPL S4 apply 12 at 2
077970 APPL S4 apply 13 at 3
077970 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
077971 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
077972 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
077972 TIMR S3 reset 260ms
077972 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
077972 PSST S3 persist
077973 APPL S3 apply 11 at 1
077973 APPL S3 apply 12 at 2
077974 APPL S3 apply 13 at 3
077975 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
077975 TIMR S2 reset 182ms
077975 PSST S2 persist
077977 APPL S2 apply 11 at 1
077978 APPL S2 apply 12 at 2
077978 APPL S2 apply 13 at 3
078084 TIMR S4 timeout
078084 TEST S0 connect
078085 TEST S1 connect
078085 APPD S1 start append {14 1} at 3
078086 PSST S1 persist
078101 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
078102 TERM S3 T32 ignore T1
078103 TERM S1 update T1 to T32
078103 PSST S1 persist
078156 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
078156 TERM S4 T32 ignore T1
078308 TIMR S0 timeout
078309 VOTE S0 start vote T28
078310 PSST S0 persist
078310 TIMR S0 reset 274ms
078314 VOTE S4 -> S0 not vote: T28 < T32
078395 PSST S4 persist
078397 TERM S0 update T28 to T32
078317 VOTE S2 -> S0 not vote: T28 < T32
078398 PSST S0 persist
078398 PSST S2 persist
078322 VOTE S1 -> S0 not vote: T28 < T32
078400 PSST S1 persist
078326 VOTE S3 -> S0 not vote: T28 < T32
078401 PSST S3 persist
078586 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
078587 TERM S3 T32 ignore T1
078591 FOLL S3 <- S1 T1 PLI1 PLT1 LC1 [{12 1}]
078591 TERM S3 T32 ignore T1
078972 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
078976 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
078976 TIMR S3 reset 321ms
078976 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
078976 PSST S3 persist
078976 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
078975 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
078978 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
078978 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
078978 TIMR S0 reset 255ms
078978 TIMR S2 reset 160ms
078978 FOLL S0 LI2 < PLI3 Xlen3
078978 PSST S2 persist
078980 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
078980 TIMR S1 reset 237ms
078980 FOLL S1 no T32 at 3 XTerm1 XIndex0 XLen4
078980 LEAD S4 -> S0 T32 PLI2 PLT1 LC3 [{13 32}]
078982 LEAD S4 -> S1 T32 PLI2 PLT1 LC3 [{13 32}]
078982 FOLL S0 <- S4 T32 PLI2 PLT1 LC3 [{13 32}]
078983 TIMR S0 reset 154ms
078983 APPD S0 append {13 32} at 3
078983 PSST S0 persist
078983 FOLL S1 <- S4 T32 PLI2 PLT1 LC3 [{13 32}]
078983 TIMR S1 reset 156ms
078983 FOLL S1 update {14 1} to {13 32} at 3
078984 APPL S0 apply 13 at 3
078983 PSST S1 persist
078984 APPL S1 apply 13 at 3
079219 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
079220 TERM S0 T32 ignore T1
079463 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
079463 TERM S0 T32 ignore T1
079524 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
079525 TERM S0 T32 ignore T1
079528 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079528 TERM S2 T32 ignore T1
079670 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079671 TERM S3 T32 ignore T1
079671 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079671 TERM S2 T32 ignore T1
079774 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079775 TERM S2 T32 ignore T1
079896 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079896 TERM S3 T32 ignore T1
079919 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
079920 TERM S3 T32 ignore T1
079974 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
079975 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
079978 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
079978 TIMR S0 reset 288ms
079978 PSST S0 persist
079979 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
079981 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
079981 TIMR S1 reset 212ms
079981 PSST S1 persist
079982 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
079983 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
079983 TIMR S2 reset 198ms
079983 PSST S2 persist
079984 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
079984 TIMR S3 reset 311ms
079984 PSST S3 persist
080073 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
080073 TERM S3 T32 ignore T1
080140 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
080141 TERM S0 T32 ignore T1
080504 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
080504 TERM S4 T32 ignore T1
080761 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
080761 TERM S3 T32 ignore T1
080985 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
080986 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
080986 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
080986 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
080988 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
080988 TIMR S1 reset 275ms
080988 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
080988 TIMR S2 reset 249ms
080988 PSST S1 persist
080989 PSST S2 persist
080989 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
080989 TIMR S0 reset 263ms
080989 PSST S0 persist
080987 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
080990 TIMR S3 reset 212ms
080990 PSST S3 persist
081145 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
081145 TERM S0 T32 ignore T1
081963 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
081964 TERM S3 T32 ignore T1
081988 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
081993 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
081993 TIMR S3 reset 187ms
081993 PSST S3 persist
081994 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
081995 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
081997 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
081997 TIMR S1 reset 181ms
081997 PSST S1 persist
082004 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
082008 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
082008 TIMR S2 reset 288ms
082008 PSST S2 persist
082010 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
082010 TIMR S0 reset 284ms
082010 PSST S0 persist
082044 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
082045 TERM S3 T32 ignore T1
082176 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
082176 TERM S0 T32 ignore T1
082267 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
082267 TERM S2 T32 ignore T1
082730 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
082730 TERM S2 T32 ignore T1
082989 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
082992 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
082993 TIMR S3 reset 275ms
082993 PSST S3 persist
082994 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
082996 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
082996 TIMR S0 reset 286ms
082996 PSST S0 persist
082997 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
082998 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
082999 TIMR S1 reset 330ms
082999 PSST S1 persist
083000 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
083001 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
083001 TIMR S2 reset 195ms
083001 PSST S2 persist
083282 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083283 TERM S2 T32 ignore T1
083400 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083400 TERM S2 T32 ignore T1
083472 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083473 TERM S3 T32 ignore T1
083732 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083732 TERM S2 T32 ignore T1
083783 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083783 TERM S2 T32 ignore T1
083816 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
083816 TERM S3 T32 ignore T1
083912 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
083913 TERM S4 T32 ignore T1
083995 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
083995 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
083996 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
083996 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
083997 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
083997 TIMR S3 reset 340ms
083997 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
083998 TIMR S1 reset 235ms
083998 PSST S3 persist
083998 PSST S1 persist
083998 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
083998 TIMR S2 reset 164ms
083998 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
083998 PSST S2 persist
083998 TIMR S0 reset 276ms
083998 PSST S0 persist
084036 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084037 TERM S0 T32 ignore T1
084036 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084038 TERM S3 T32 ignore T1
084151 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084151 TERM S0 T32 ignore T1
084176 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
084177 TERM S4 T32 ignore T1
084184 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084185 TERM S0 T32 ignore T1
084200 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084200 TERM S2 T32 ignore T1
084243 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084243 TERM S0 T32 ignore T1
084467 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084468 TERM S2 T32 ignore T1
084501 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084501 TERM S0 T32 ignore T1
084550 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
084550 TERM S4 T32 ignore T1
084666 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
084667 TERM S4 T32 ignore T1
084680 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084680 TERM S3 T32 ignore T1
084738 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
084738 TERM S0 T32 ignore T1
084772 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084773 TERM S3 T32 ignore T1
084853 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
084853 TERM S3 T32 ignore T1
084864 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
084865 TERM S4 T32 ignore T1
085002 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
085003 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
085003 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
085002 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
085004 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
085004 TIMR S3 reset 174ms
085004 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
085005 TIMR S2 reset 343ms
085005 PSST S3 persist
085005 PSST S2 persist
085004 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
085006 TIMR S0 reset 345ms
085006 PSST S0 persist
085006 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
085006 TIMR S1 reset 343ms
085006 PSST S1 persist
085026 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
085026 TERM S0 T32 ignore T1
085074 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
085074 TERM S0 T32 ignore T1
085178 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
085178 TERM S2 T32 ignore T1
085247 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
085247 TERM S2 T32 ignore T1
085641 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
085641 TERM S0 T32 ignore T1
085918 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
085918 TERM S2 T32 ignore T1
085951 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
085951 TERM S2 T32 ignore T1
086008 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
086008 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
086008 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
086008 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
086009 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
086009 TIMR S1 reset 267ms
086010 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
086010 TIMR S3 reset 200ms
086010 PSST S3 persist
086010 PSST S1 persist
086010 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
086010 TIMR S0 reset 273ms
086010 PSST S0 persist
086010 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
086011 TIMR S2 reset 168ms
086011 PSST S2 persist
086046 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
086046 TERM S2 T32 ignore T1
086142 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
086142 TERM S4 T32 ignore T1
086223 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
086223 TERM S2 T32 ignore T1
086259 FOLL S2 <- S1 T1 PLI1 PLT1 LC1 [{12 1}]
086259 TERM S2 T32 ignore T1
087016 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
087016 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
087016 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
087017 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
087018 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
087018 TIMR S0 reset 253ms
087018 PSST S0 persist
087018 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
087018 TIMR S2 reset 189ms
087019 PSST S2 persist
087019 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
087019 TIMR S3 reset 287ms
087019 PSST S3 persist
087018 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
087019 TIMR S1 reset 325ms
087019 PSST S1 persist
087044 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
087044 TERM S0 T32 ignore T1
087125 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
087125 TERM S2 T32 ignore T1
087219 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
087219 TERM S4 T32 ignore T1
087405 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
087405 TERM S4 T32 ignore T1
087520 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
087520 TERM S0 T32 ignore T1
087566 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
087566 TERM S4 T32 ignore T1
087717 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
087717 TERM S2 T32 ignore T1
087986 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
087986 TERM S3 T32 ignore T1
088020 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
088020 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
088020 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
088020 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
088022 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
088022 TIMR S0 reset 216ms
088022 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
088022 TIMR S3 reset 232ms
088022 PSST S0 persist
088022 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
088022 TIMR S2 reset 291ms
088022 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
088022 PSST S2 persist
088022 TIMR S1 reset 314ms
088022 PSST S1 persist
088022 PSST S3 persist
088044 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
088044 TERM S0 T32 ignore T1
088175 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
088175 TERM S0 T32 ignore T1
088360 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
088360 TERM S2 T32 ignore T1
088568 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
088568 TERM S2 T32 ignore T1
088602 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
088602 TERM S4 T32 ignore T1
089025 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
089025 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
089026 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
089026 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
089027 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
089027 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
089027 TIMR S1 reset 213ms
089027 PSST S1 persist
089027 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
089027 TIMR S3 reset 344ms
089028 PSST S3 persist
089027 TIMR S0 reset 340ms
089028 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
089028 TIMR S2 reset 288ms
089029 PSST S2 persist
089029 PSST S0 persist
089040 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
089040 TERM S0 T32 ignore T1
089170 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
089171 TERM S3 T32 ignore T1
089462 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
089462 TERM S0 T32 ignore T1
089474 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
089474 TERM S2 T32 ignore T1
089694 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
089694 TERM S2 T32 ignore T1
089694 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
089695 TERM S0 T32 ignore T1
089967 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
089968 TERM S0 T32 ignore T1
089979 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
089979 TERM S2 T32 ignore T1
090029 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
090030 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
090030 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
090031 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
090031 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
090032 TIMR S3 reset 256ms
090032 PSST S3 persist
090032 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
090032 TIMR S2 reset 169ms
090032 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
090032 TIMR S0 reset 174ms
090032 PSST S2 persist
090032 PSST S0 persist
090031 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
090033 TIMR S1 reset 299ms
090033 PSST S1 persist
090320 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
090321 TERM S2 T32 ignore T1
090433 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
090433 TERM S3 T32 ignore T1
090748 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
090748 TERM S3 T32 ignore T1
090943 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
090943 TERM S4 T32 ignore T1
090965 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
090965 TERM S2 T32 ignore T1
091010 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
091010 TERM S0 T32 ignore T1
091031 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
091031 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
091031 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
091031 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
091032 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
091032 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
091032 TIMR S0 reset 237ms
091032 TIMR S1 reset 233ms
091033 PSST S0 persist
091033 PSST S1 persist
091033 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
091033 TIMR S3 reset 270ms
091033 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
091033 TIMR S2 reset 291ms
091033 PSST S3 persist
091033 PSST S2 persist
091034 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
091034 TERM S4 T32 ignore T1
091149 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
091149 TERM S0 T32 ignore T1
091196 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
091196 TERM S3 T32 ignore T1
091717 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
091717 TERM S4 T32 ignore T1
091858 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
091858 TERM S3 T32 ignore T1
092042 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
092042 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
092042 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
092042 TERM S4 T32 ignore T1
092042 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
092043 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
092043 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
092043 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
092043 TIMR S1 reset 234ms
092043 TIMR S3 reset 188ms
092043 PSST S1 persist
092043 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
092044 TIMR S2 reset 155ms
092044 PSST S2 persist
092044 PSST S3 persist
092045 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
092045 TIMR S0 reset 220ms
092045 PSST S0 persist
092172 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
092172 TERM S4 T32 ignore T1
092173 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
092173 TERM S0 T32 ignore T1
092175 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
092175 TERM S3 T32 ignore T1
092297 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
092298 TERM S0 T32 ignore T1
092309 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
092309 TERM S2 T32 ignore T1
092388 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
092389 TERM S3 T32 ignore T1
092810 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
092810 TERM S2 T32 ignore T1
092875 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
092876 TERM S3 T32 ignore T1
093020 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
093020 TERM S0 T32 ignore T1
093053 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
093053 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
093054 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
093054 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
093055 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
093055 TIMR S3 reset 338ms
093055 PSST S3 persist
093055 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
093055 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
093055 TIMR S1 reset 330ms
093055 TIMR S0 reset 212ms
093055 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
093055 PSST S0 persist
093055 TIMR S2 reset 277ms
093055 PSST S2 persist
093055 PSST S1 persist
093336 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
093337 TERM S0 T32 ignore T1
093389 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
093389 TERM S3 T32 ignore T1
093496 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
093496 TERM S4 T32 ignore T1
093599 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
093599 TERM S0 T32 ignore T1
093786 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
093787 TERM S3 T32 ignore T1
093964 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
093965 TERM S4 T32 ignore T1
094059 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
094059 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
094059 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
094060 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
094061 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
094061 TIMR S3 reset 264ms
094061 PSST S3 persist
094061 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
094061 TIMR S2 reset 203ms
094061 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
094061 TIMR S1 reset 207ms
094061 PSST S2 persist
094062 PSST S1 persist
094062 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
094062 TIMR S0 reset 346ms
094062 PSST S0 persist
094167 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
094167 TERM S4 T32 ignore T1
094664 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
094664 TERM S0 T32 ignore T1
094760 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
094760 TERM S2 T32 ignore T1
094761 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
094761 TERM S0 T32 ignore T1
094900 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
094900 TERM S0 T32 ignore T1
095064 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
095065 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
095065 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
095065 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
095071 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
095071 TIMR S1 reset 280ms
095071 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
095072 TIMR S3 reset 196ms
095072 PSST S1 persist
095072 PSST S3 persist
095074 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
095075 TIMR S0 reset 178ms
095077 PSST S0 persist
095077 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
095077 TIMR S2 reset 340ms
095078 PSST S2 persist
095134 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
095134 TERM S2 T32 ignore T1
095210 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
095211 TERM S3 T32 ignore T1
095257 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
095257 TERM S4 T32 ignore T1
095603 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
095603 TERM S0 T32 ignore T1
095817 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
095817 TERM S0 T32 ignore T1
096069 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
096070 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
096070 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
096071 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
096071 TIMR S3 reset 280ms
096071 PSST S3 persist
096071 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
096070 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
096072 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
096072 TIMR S2 reset 291ms
096072 PSST S2 persist
096072 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
096071 TIMR S0 reset 267ms
096073 PSST S0 persist
096072 TIMR S1 reset 251ms
096073 PSST S1 persist
096245 FOLL S1 <- S4 T32 PLI3 PLT32 LC0 []
096245 TIMR S1 reset 222ms
096246 PSST S1 persist
096408 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
096409 TERM S0 T32 ignore T1
096440 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
096440 TIMR S0 reset 165ms
096440 PSST S0 persist
096613 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
096613 TERM S0 T32 ignore T1
096706 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
096707 TERM S3 T32 ignore T1
096846 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
096846 TERM S0 T32 ignore T1
097072 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
097073 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
097074 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
097074 TIMR S3 reset 154ms
097074 PSST S3 persist
097074 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
097074 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
097075 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
097075 TIMR S1 reset 261ms
097075 PSST S1 persist
097076 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
097076 TIMR S0 reset 265ms
097076 PSST S0 persist
097077 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
097077 TIMR S2 reset 154ms
097077 PSST S2 persist
097344 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
097344 TERM S0 T32 ignore T1
097471 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
097471 TERM S3 T32 ignore T1
097639 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
097639 TERM S0 T32 ignore T1
097787 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
097788 TERM S3 T32 ignore T1
097818 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
097819 TERM S4 T32 ignore T1
098082 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 []
098083 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 []
098083 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 []
098083 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 []
098084 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 []
098084 TIMR S1 reset 321ms
098084 PSST S1 persist
098085 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 []
098085 TIMR S3 reset 239ms
098085 PSST S3 persist
098085 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 []
098086 TIMR S0 reset 165ms
098086 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 []
098086 PSST S0 persist
098086 TIMR S2 reset 231ms
098086 PSST S2 persist
098139 APPD S4 start append {14 32} at 4
098140 PSST S4 persist
098449 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
098449 TERM S0 T32 ignore T1
098461 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
098461 TERM S3 T32 ignore T1
098506 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
098507 TERM S0 T32 ignore T1
098591 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
098591 TERM S4 T32 ignore T1
098783 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
098784 TERM S4 T32 ignore T1
099090 LEAD S4 -> S3 T32 PLI3 PLT32 LC3 [{14 32}]
099090 LEAD S4 -> S1 T32 PLI3 PLT32 LC3 [{14 32}]
099091 LEAD S4 -> S2 T32 PLI3 PLT32 LC3 [{14 32}]
099092 FOLL S3 <- S4 T32 PLI3 PLT32 LC3 [{14 32}]
099092 TIMR S3 reset 252ms
099092 APPD S3 append {14 32} at 4
099092 PSST S3 persist
099092 FOLL S1 <- S4 T32 PLI3 PLT32 LC3 [{14 32}]
099092 TIMR S1 reset 242ms
099092 APPD S1 append {14 32} at 4
099092 FOLL S2 <- S4 T32 PLI3 PLT32 LC3 [{14 32}]
099092 TIMR S2 reset 245ms
099092 PSST S1 persist
099092 APPD S2 append {14 32} at 4
099092 LEAD S4 -> S0 T32 PLI3 PLT32 LC3 [{14 32}]
099092 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
099093 PSST S2 persist
099093 TERM S0 T32 ignore T1
099093 FOLL S0 <- S4 T32 PLI3 PLT32 LC3 [{14 32}]
099093 TIMR S0 reset 297ms
099094 APPD S0 append {14 32} at 4
099094 PSST S0 persist
099117 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
099117 TERM S0 T32 ignore T1
099159 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
099159 TERM S2 T32 ignore T1
099649 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
099649 TERM S2 T32 ignore T1
100011 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
100011 TERM S4 T32 ignore T1
100101 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
100101 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
100102 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
100103 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
100103 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
100104 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
100104 TIMR S3 reset 342ms
100104 PSST S3 persist
100104 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
100104 TIMR S1 reset 271ms
100104 PSST S1 persist
100105 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
100105 TIMR S2 reset 257ms
100104 TIMR S0 reset 248ms
100105 PSST S2 persist
100106 PSST S0 persist
100104 APPL S4 apply 14 at 4
100107 APPL S0 apply 14 at 4
100105 APPL S3 apply 14 at 4
100107 APPL S2 apply 14 at 4
100105 APPL S1 apply 14 at 4
100663 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
100664 TERM S4 T32 ignore T1
100778 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
100778 TERM S2 T32 ignore T1
101106 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
101107 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
101107 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
101109 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
101109 TIMR S0 reset 168ms
101109 PSST S0 persist
101107 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
101110 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
101110 TIMR S1 reset 285ms
101109 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
101110 TIMR S3 reset 260ms
101110 PSST S1 persist
101110 PSST S3 persist
101110 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
101111 TIMR S2 reset 342ms
101111 PSST S2 persist
101483 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
101483 TERM S3 T32 ignore T1
101505 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
101505 TERM S2 T32 ignore T1
102040 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
102041 TERM S4 T32 ignore T1
102110 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
102111 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
102110 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
102112 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
102112 TIMR S0 reset 259ms
102112 PSST S0 persist
102113 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
102113 TIMR S1 reset 155ms
102111 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
102113 PSST S1 persist
102113 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
102113 TIMR S3 reset 211ms
102113 PSST S3 persist
102114 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
102114 TIMR S2 reset 203ms
102114 PSST S2 persist
102259 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
102260 TERM S3 T32 ignore T1
102633 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
102633 TERM S3 T32 ignore T1
102927 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
102927 TERM S2 T32 ignore T1
103083 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
103084 TERM S0 T32 ignore T1
103114 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
103114 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
103115 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
103115 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
103116 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
103116 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
103117 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
103117 TIMR S2 reset 171ms
103117 TIMR S1 reset 267ms
103117 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
103117 PSST S2 persist
103117 TIMR S3 reset 319ms
103117 PSST S1 persist
103118 PSST S3 persist
103116 TIMR S0 reset 348ms
103119 PSST S0 persist
103548 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
103548 TERM S4 T32 ignore T1
103712 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
103712 TERM S0 T32 ignore T1
103785 FOLL S2 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
103785 TERM S2 T32 ignore T1
104122 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
104122 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
104122 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
104123 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
104123 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
104123 TIMR S1 reset 258ms
104123 PSST S1 persist
104124 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
104124 TIMR S0 reset 327ms
104123 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
104124 TIMR S3 reset 165ms
104124 PSST S3 persist
104124 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
104124 PSST S0 persist
104124 TIMR S2 reset 226ms
104124 PSST S2 persist
104287 FOLL S3 <- S1 T1 PLI1 PLT1 LC2 [{12 1}]
104287 TERM S3 T32 ignore T1
104530 FOLL S0 <- S1 T1 PLI2 PLT1 LC2 []
104530 TERM S0 T32 ignore T1
104840 FOLL S4 <- S1 T1 PLI2 PLT1 LC2 []
104840 TERM S4 T32 ignore T1
105123 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 []
105123 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 []
105124 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 []
105124 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 []
105124 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 []
105124 TIMR S3 reset 214ms
105125 FOLL S1 <- S4 T32 PLI4 PLT32 LC4 []
105125 PSST S3 persist
105125 TIMR S1 reset 203ms
105125 FOLL S0 <- S4 T32 PLI4 PLT32 LC4 []
105125 TIMR S0 reset 155ms
105125 PSST S1 persist
105125 PSST S0 persist
105125 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 []
105125 TIMR S2 reset 331ms
105125 PSST S2 persist
105259 TEST S0 disconnect
105259 TEST S1 disconnect
105259 APPD S4 start append {15 32} at 5
105260 PSST S4 persist
106129 LEAD S4 -> S3 T32 PLI4 PLT32 LC4 [{15 32}]
106129 LEAD S4 -> S1 T32 PLI4 PLT32 LC4 [{15 32}]
106130 LEAD S4 -> S2 T32 PLI4 PLT32 LC4 [{15 32}]
106130 LEAD S4 -> S0 T32 PLI4 PLT32 LC4 [{15 32}]
106130 FOLL S3 <- S4 T32 PLI4 PLT32 LC4 [{15 32}]
106130 TIMR S3 reset 283ms
106130 APPD S3 append {15 32} at 5
106131 PSST S3 persist
106131 FOLL S2 <- S4 T32 PLI4 PLT32 LC4 [{15 32}]
106132 TIMR S2 reset 166ms
106132 APPD S2 append {15 32} at 5
106132 PSST S2 persist
106685 TIMR S0 timeout
106685 VOTE S0 start vote T33
106685 PSST S0 persist
106686 TIMR S0 reset 236ms
107134 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
107135 APPL S4 apply 15 at 5
107135 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
107135 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
107136 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
107136 FOLL S3 <- S4 T32 PLI5 PLT32 LC5 []
107136 TIMR S3 reset 332ms
107136 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
107136 TIMR S2 reset 243ms
107136 PSST S3 persist
107137 PSST S2 persist
107137 APPL S3 apply 15 at 5
107137 APPL S2 apply 15 at 5
107158 TIMR S1 timeout
107158 VOTE S1 start vote T33
107159 PSST S1 persist
107159 TIMR S1 reset 306ms
107314 TEST S4 disconnect
107315 TEST S2 disconnect
107315 TEST S3 disconnect
107315 TEST S0 disconnect
107315 KILL S0 killed
107316 TEST S1 disconnect
107316 KILL S1 killed
107316 TEST S0 connect
107316 TEST S1 connect
108135 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
108136 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
108136 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
108136 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
109046 TIMR S0 timeout
109047 VOTE S0 start vote T34
109047 PSST S0 persist
109047 TIMR S0 reset 311ms
109142 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
109142 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
109142 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
109143 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
109259 TIMR S0 timeout
109260 VOTE S0 start vote T34
109260 PSST S0 persist
109260 TIMR S0 reset 344ms
109262 VOTE S1 -> S0 vote
109262 TIMR S1 reset 241ms
109262 PSST S1 persist
109263 VOTE S0 <- S1 votes 2
109572 TIMR S2 timeout
109572 VOTE S2 start vote T33
109573 PSST S2 persist
109573 TIMR S2 reset 338ms
110153 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
110153 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
110154 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
110154 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
110227 TIMR S1 timeout
110228 VOTE S1 start vote T34
110228 PSST S1 persist
110229 TIMR S1 reset 182ms
110465 TIMR S3 timeout
110465 VOTE S3 start vote T33
110466 PSST S3 persist
110466 TIMR S3 reset 158ms
111163 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
111163 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
111164 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
111164 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
111677 TIMR S1 timeout
111677 VOTE S1 start vote T35
111678 PSST S1 persist
111678 TIMR S1 reset 159ms
111680 VOTE S0 -> S1 vote
111680 TIMR S0 reset 235ms
111680 PSST S0 persist
111681 VOTE S1 <- S0 votes 2
112047 TIMR S3 timeout
112047 VOTE S3 start vote T34
112048 PSST S3 persist
112048 TIMR S3 reset 230ms
112173 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
112173 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
112173 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
112174 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
112956 TIMR S2 timeout
112957 VOTE S2 start vote T34
112957 PSST S2 persist
112957 TIMR S2 reset 252ms
113184 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
113184 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
113184 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
113185 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
113270 TIMR S1 timeout
113270 VOTE S1 start vote T36
113272 PSST S1 persist
113272 TIMR S1 reset 210ms
113274 VOTE S0 -> S1 vote
113274 TIMR S0 reset 153ms
113275 PSST S0 persist
113276 VOTE S1 <- S0 votes 2
114184 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
114184 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
114185 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
114185 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
114358 TIMR S3 timeout
114359 VOTE S3 start vote T35
114359 PSST S3 persist
114359 TIMR S3 reset 348ms
114805 TIMR S0 timeout
114806 VOTE S0 start vote T37
114806 PSST S0 persist
114807 TIMR S0 reset 151ms
114809 VOTE S1 -> S0 vote
114809 TIMR S1 reset 248ms
114809 PSST S1 persist
114811 VOTE S0 <- S1 votes 2
115195 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
115196 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
115196 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
115196 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
115486 TIMR S2 timeout
115487 VOTE S2 start vote T35
115487 PSST S2 persist
115488 TIMR S2 reset 158ms
116204 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
116205 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
116206 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
116207 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
116324 TIMR S0 timeout
116324 VOTE S0 start vote T38
116325 PSST S0 persist
116325 TIMR S0 reset 174ms
116329 VOTE S1 -> S0 vote
116329 TIMR S1 reset 298ms
116329 PSST S1 persist
116330 VOTE S0 <- S1 votes 2
117078 TIMR S2 timeout
117079 VOTE S2 start vote T36
117080 PSST S2 persist
117080 TIMR S2 reset 190ms
117212 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
117213 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
117213 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
117212 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
117320 TEST S2 disconnect
117321 KILL S2 killed
117323 TEST S2 connect
117842 TIMR S3 timeout
117842 VOTE S3 start vote T36
117843 PSST S3 persist
117843 TIMR S3 reset 246ms
118068 TIMR S0 timeout
118069 VOTE S0 start vote T39
118069 PSST S0 persist
118069 TIMR S0 reset 156ms
118072 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
118072 PSST S2 persist
118072 VOTE S1 -> S0 vote
118072 TIMR S1 reset 174ms
118072 PSST S1 persist
118074 VOTE S0 <- S1 votes 2
118216 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
118216 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
118216 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
118217 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
118990 TIMR S2 timeout
118991 VOTE S2 start vote T37
118991 PSST S2 persist
118991 TIMR S2 reset 202ms
119218 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
119219 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
119219 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
119219 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
119632 TIMR S0 timeout
119632 VOTE S0 start vote T40
119633 PSST S0 persist
119633 TIMR S0 reset 251ms
119636 VOTE S1 -> S0 vote
119636 TIMR S1 reset 349ms
119636 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
119637 PSST S1 persist
119637 PSST S2 persist
119638 VOTE S0 <- S1 votes 2
120224 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
120225 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
120225 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
120225 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
120308 TIMR S3 timeout
120309 VOTE S3 start vote T37
120309 PSST S3 persist
120309 TIMR S3 reset 317ms
120498 TIMR S2 timeout
120498 VOTE S2 start vote T37
120499 PSST S2 persist
120499 TIMR S2 reset 311ms
120501 VOTE S0 -> S2 not vote: T37 < T40
120501 PSST S0 persist
120502 TERM S2 update T37 to T40
120502 PSST S2 persist
120502 VOTE S1 -> S2 not vote: T37 < T40
120502 PSST S1 persist
121225 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
121225 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
121226 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
121226 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
122149 TIMR S0 timeout
122150 VOTE S0 start vote T41
122150 PSST S0 persist
122150 TIMR S0 reset 201ms
122153 VOTE S1 -> S0 vote
122154 TIMR S1 reset 245ms
122154 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
122154 PSST S1 persist
122154 PSST S2 persist
122155 VOTE S0 <- S1 votes 2
122237 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
122237 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
122238 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
122238 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
123239 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
123240 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
123240 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
123241 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
123485 TIMR S3 timeout
123485 VOTE S3 start vote T38
123486 PSST S3 persist
123486 TIMR S3 reset 284ms
123618 TIMR S2 timeout
123618 VOTE S2 start vote T41
123619 PSST S2 persist
123619 TIMR S2 reset 197ms
123622 VOTE S1 -> S2 not vote: vote S0
123622 VOTE S0 -> S2 not vote: vote S0
123622 PSST S1 persist
123622 PSST S0 persist
124168 TIMR S0 timeout
124168 VOTE S0 start vote T42
124169 PSST S0 persist
124169 TIMR S0 reset 317ms
124172 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
124172 PSST S2 persist
124172 VOTE S1 -> S0 vote
124173 TIMR S1 reset 238ms
124173 PSST S1 persist
124174 VOTE S0 <- S1 votes 2
124241 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
124241 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
124242 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
124241 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
125250 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
125250 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
125251 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
125250 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
125592 TIMR S2 timeout
125592 VOTE S2 start vote T42
125593 PSST S2 persist
125593 TIMR S2 reset 211ms
125595 VOTE S0 -> S2 not vote: vote S0
125595 PSST S0 persist
125596 VOTE S1 -> S2 not vote: vote S0
125596 PSST S1 persist
126259 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
126259 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
126259 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
126260 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
126329 TIMR S3 timeout
126329 VOTE S3 start vote T39
126330 PSST S3 persist
126330 TIMR S3 reset 303ms
126553 TIMR S1 timeout
126553 VOTE S1 start vote T43
126554 PSST S1 persist
126554 TIMR S1 reset 310ms
126556 VOTE S0 -> S1 vote
126556 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
126556 PSST S2 persist
126556 TIMR S0 reset 218ms
126557 PSST S0 persist
126557 VOTE S1 <- S0 votes 2
127264 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
127264 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
127264 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
127264 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
127706 TIMR S2 timeout
127706 VOTE S2 start vote T43
127707 PSST S2 persist
127707 TIMR S2 reset 283ms
127709 VOTE S0 -> S2 not vote: vote S1
127709 VOTE S1 -> S2 not vote: vote S1
127709 PSST S0 persist
127710 PSST S1 persist
128266 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
128266 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
128267 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
128267 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
128740 TIMR S0 timeout
128741 VOTE S0 start vote T44
128741 PSST S0 persist
128741 TIMR S0 reset 323ms
128743 VOTE S1 -> S0 vote
128744 TIMR S1 reset 228ms
128744 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
128744 PSST S1 persist
128744 PSST S2 persist
128745 VOTE S0 <- S1 votes 2
129275 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
129275 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
129275 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
129275 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
129368 TIMR S3 timeout
129368 VOTE S3 start vote T40
129369 PSST S3 persist
129369 TIMR S3 reset 342ms
130277 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
130277 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
130277 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
130278 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
130542 TIMR S2 timeout
130542 VOTE S2 start vote T44
130543 PSST S2 persist
130543 TIMR S2 reset 152ms
130544 VOTE S0 -> S2 not vote: vote S0
130544 PSST S0 persist
130545 VOTE S1 -> S2 not vote: vote S0
130545 PSST S1 persist
131030 TIMR S1 timeout
131030 VOTE S1 start vote T45
131031 PSST S1 persist
131031 TIMR S1 reset 227ms
131032 VOTE S0 -> S1 vote
131032 TIMR S0 reset 310ms
131033 PSST S0 persist
131033 VOTE S1 <- S0 votes 2
131034 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
131034 PSST S2 persist
131281 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
131281 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
131282 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
131282 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
132074 TIMR S2 timeout
132074 VOTE S2 start vote T45
132075 PSST S2 persist
132075 TIMR S2 reset 268ms
132077 VOTE S0 -> S2 not vote: vote S1
132077 PSST S0 persist
132078 VOTE S1 -> S2 not vote: vote S1
132078 PSST S1 persist
132284 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
132285 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
132284 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
132285 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
132794 TIMR S3 timeout
132794 VOTE S3 start vote T41
132794 PSST S3 persist
132794 TIMR S3 reset 306ms
133289 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
133290 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
133290 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
133290 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
133302 TIMR S1 timeout
133302 VOTE S1 start vote T46
133302 PSST S1 persist
133302 TIMR S1 reset 276ms
133304 VOTE S0 -> S1 vote
133304 TIMR S0 reset 304ms
133304 PSST S0 persist
133305 VOTE S1 <- S0 votes 2
133304 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
133305 PSST S2 persist
134297 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
134297 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
134298 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
134298 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
134760 TIMR S2 timeout
134760 VOTE S2 start vote T46
134760 PSST S2 persist
134760 TIMR S2 reset 321ms
134762 VOTE S1 -> S2 not vote: vote S1
134762 VOTE S0 -> S2 not vote: vote S1
134763 PSST S1 persist
134763 PSST S0 persist
135303 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
135303 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
135303 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
135303 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
135861 TIMR S3 timeout
135861 VOTE S3 start vote T42
135862 PSST S3 persist
135862 TIMR S3 reset 241ms
136071 TIMR S1 timeout
136072 VOTE S1 start vote T47
136072 PSST S1 persist
136072 TIMR S1 reset 215ms
136073 VOTE S0 -> S1 vote
136074 TIMR S0 reset 292ms
136074 PSST S0 persist
136074 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
136074 PSST S2 persist
136075 VOTE S1 <- S0 votes 2
136309 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
136310 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
136311 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
136311 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
137313 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
137314 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
137314 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
137314 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
137974 TIMR S2 timeout
137975 VOTE S2 start vote T47
137975 PSST S2 persist
137975 TIMR S2 reset 170ms
137977 VOTE S0 -> S2 not vote: vote S1
137978 PSST S0 persist
137978 VOTE S1 -> S2 not vote: vote S1
137978 PSST S1 persist
138230 TIMR S1 timeout
138231 VOTE S1 start vote T48
138231 PSST S1 persist
138231 TIMR S1 reset 282ms
138233 VOTE S0 -> S1 vote
138233 TIMR S0 reset 160ms
138233 PSST S0 persist
138233 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
138234 PSST S2 persist
138234 VOTE S1 <- S0 votes 2
138283 TIMR S3 timeout
138283 VOTE S3 start vote T43
138283 PSST S3 persist
138283 TIMR S3 reset 236ms
138315 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
138316 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
138316 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
138316 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
139318 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
139319 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
139319 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
139320 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
139679 TIMR S2 timeout
139679 VOTE S2 start vote T48
139679 PSST S2 persist
139679 TIMR S2 reset 302ms
139681 VOTE S0 -> S2 not vote: vote S1
139681 PSST S0 persist
139681 VOTE S1 -> S2 not vote: vote S1
139682 PSST S1 persist
139844 TIMR S0 timeout
139844 VOTE S0 start vote T49
139844 PSST S0 persist
139845 TIMR S0 reset 338ms
139846 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
139847 PSST S2 persist
139847 VOTE S1 -> S0 vote
139847 TIMR S1 reset 343ms
139847 PSST S1 persist
139848 VOTE S0 <- S1 votes 2
140329 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
140329 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
140330 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
140330 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
140647 TIMR S3 timeout
140647 VOTE S3 start vote T44
140647 PSST S3 persist
140647 TIMR S3 reset 314ms
141333 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
141334 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
141335 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
141335 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
142339 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
142340 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
142340 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
142341 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
142703 TIMR S2 timeout
142704 VOTE S2 start vote T49
142704 PSST S2 persist
142704 TIMR S2 reset 206ms
142706 VOTE S0 -> S2 not vote: vote S0
142706 PSST S0 persist
142706 VOTE S1 -> S2 not vote: vote S0
142707 PSST S1 persist
143230 TIMR S0 timeout
143231 VOTE S0 start vote T50
143231 PSST S0 persist
143231 TIMR S0 reset 348ms
143233 VOTE S1 -> S0 vote
143233 TIMR S1 reset 261ms
143233 PSST S1 persist
143234 VOTE S2 -> S0 not vote: LLT 32 > 32 | LLI 5 > 4 
143235 PSST S2 persist
143235 VOTE S0 <- S1 votes 2
143348 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
143348 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
143348 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
143348 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
143798 TIMR S3 timeout
143798 VOTE S3 start vote T45
143798 PSST S3 persist
143798 TIMR S3 reset 296ms
144358 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
144359 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
144359 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
144359 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
144769 TIMR S2 timeout
144770 VOTE S2 start vote T50
144770 PSST S2 persist
144770 TIMR S2 reset 179ms
144772 VOTE S0 -> S2 not vote: vote S0
144772 PSST S0 persist
144774 VOTE S1 -> S2 not vote: vote S0
144774 PSST S1 persist
145359 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
145360 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
145361 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
145360 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
145855 TIMR S1 timeout
145855 VOTE S1 start vote T51
145855 PSST S1 persist
145856 TIMR S1 reset 329ms
145858 VOTE S0 -> S1 vote
145858 VOTE S2 -> S1 not vote: LLT 32 > 32 | LLI 5 > 4 
145858 TIMR S0 reset 250ms
145858 PSST S2 persist
145858 PSST S0 persist
145859 VOTE S1 <- S0 votes 2
146361 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
146361 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
146362 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
146362 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
146561 TIMR S2 timeout
146561 VOTE S2 start vote T51
146562 PSST S2 persist
146562 TIMR S2 reset 165ms
146564 VOTE S1 -> S2 not vote: vote S1
146564 VOTE S0 -> S2 not vote: vote S1
146564 PSST S1 persist
146564 PSST S0 persist
146764 TIMR S3 timeout
146764 VOTE S3 start vote T46
146765 PSST S3 persist
146765 TIMR S3 reset 184ms
147370 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
147371 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
147371 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
147371 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
148214 TIMR S2 timeout
148214 VOTE S2 start vote T52
148215 PSST S2 persist
148215 TIMR S2 reset 235ms
148217 VOTE S0 -> S2 vote
148217 TIMR S0 reset 154ms
148217 VOTE S1 -> S2 vote
148217 TIMR S1 reset 220ms
148217 PSST S0 persist
148218 PSST S1 persist
148218 VOTE S2 <- S1 votes 2
148219 VOTE S2 <- S0 votes 3
148219 VOTE S2 win vote T52
148377 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
148378 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
148378 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
148378 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
148608 TIMR S3 timeout
148608 VOTE S3 start vote T47
148608 PSST S3 persist
148608 TIMR S3 reset 274ms
148702 APPD S2 start append {16 52} at 6
148702 PSST S2 persist
149224 LEAD S2 -> S4 T52 PLI6 PLT52 LC0 []
149225 LEAD S2 -> S1 T52 PLI6 PLT52 LC0 []
149225 LEAD S2 -> S3 T52 PLI6 PLT52 LC0 []
149226 LEAD S2 -> S0 T52 PLI6 PLT52 LC0 []
149226 FOLL S1 <- S2 T52 PLI6 PLT52 LC0 []
149226 TIMR S1 reset 189ms
149226 FOLL S1 LI4 < PLI6 Xlen5
149226 FOLL S0 <- S2 T52 PLI6 PLT52 LC0 []
149227 TIMR S0 reset 240ms
149227 FOLL S0 LI4 < PLI6 Xlen5
149227 LEAD S2 -> S1 T52 PLI4 PLT32 LC0 [{15 32} {16 52}]
149227 LEAD S2 -> S0 T52 PLI4 PLT32 LC0 [{15 32} {16 52}]
149228 FOLL S0 <- S2 T52 PLI4 PLT32 LC0 [{15 32} {16 52}]
149228 TIMR S0 reset 331ms
149228 APPD S0 append {15 32} at 5
149228 APPD S0 append {16 52} at 6
149228 PSST S0 persist
149229 FOLL S1 <- S2 T52 PLI4 PLT32 LC0 [{15 32} {16 52}]
149229 TIMR S1 reset 272ms
149229 APPD S1 append {15 32} at 5
149229 APPD S1 append {16 52} at 6
149230 PSST S1 persist
149387 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
149388 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
149388 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
149389 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
150235 LEAD S2 -> S4 T52 PLI6 PLT52 LC6 []
150236 LEAD S2 -> S0 T52 PLI6 PLT52 LC6 []
150236 APPL S2 apply 11 at 1
150236 APPL S2 apply 12 at 2
150236 APPL S2 apply 13 at 3
150237 APPL S2 apply 14 at 4
150237 APPL S2 apply 15 at 5
150237 APPL S2 apply 16 at 6
150237 LEAD S2 -> S1 T52 PLI6 PLT52 LC6 []
150237 LEAD S2 -> S3 T52 PLI6 PLT52 LC6 []
150238 FOLL S0 <- S2 T52 PLI6 PLT52 LC6 []
150238 TIMR S0 reset 171ms
150238 PSST S0 persist
150238 FOLL S1 <- S2 T52 PLI6 PLT52 LC6 []
150238 TIMR S1 reset 199ms
150238 APPL S0 apply 11 at 1
150238 PSST S1 persist
150238 APPL S0 apply 12 at 2
150238 APPL S0 apply 13 at 3
150238 APPL S0 apply 14 at 4
150238 APPL S0 apply 15 at 5
150238 APPL S0 apply 16 at 6
150238 APPL S1 apply 11 at 1
150238 APPL S1 apply 12 at 2
150238 APPL S1 apply 13 at 3
150238 APPL S1 apply 14 at 4
150238 APPL S1 apply 15 at 5
150238 APPL S1 apply 16 at 6
150344 TEST S3 connect
150344 TEST S4 connect
150344 APPD S2 start append {17 52} at 7
150345 PSST S2 persist
150396 LEAD S4 -> S3 T32 PLI5 PLT32 LC5 []
150397 LEAD S4 -> S1 T32 PLI4 PLT32 LC5 [{15 32}]
150397 LEAD S4 -> S0 T32 PLI4 PLT32 LC5 [{15 32}]
150397 LEAD S4 -> S2 T32 PLI5 PLT32 LC5 []
150398 FOLL S3 <- S4 T32 PLI5 PLT32 LC5 []
150398 TERM S3 T47 ignore T32
150399 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
150399 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
150399 TERM S1 T52 ignore T32
150399 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
150399 TERM S0 T52 ignore T32
150399 FOLL S3 <- S4 T32 PLI5 PLT32 LC5 []
150399 TERM S3 T47 ignore T32
150399 TERM S4 update T32 to T47
150399 PSST S4 persist
150399 TERM S2 T52 ignore T32
150567 TIMR S2 timeout
151147 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
151147 TERM S2 T52 ignore T32
151243 LEAD S2 -> S4 T52 PLI6 PLT52 LC6 [{17 52}]
151244 LEAD S2 -> S0 T52 PLI6 PLT52 LC6 [{17 52}]
151244 LEAD S2 -> S1 T52 PLI6 PLT52 LC6 [{17 52}]
151244 LEAD S2 -> S3 T52 PLI6 PLT52 LC6 [{17 52}]
151246 FOLL S0 <- S2 T52 PLI6 PLT52 LC6 [{17 52}]
151246 TIMR S0 reset 313ms
151246 FOLL S4 <- S2 T52 PLI6 PLT52 LC6 [{17 52}]
151246 TIMR S4 reset 299ms
151246 FOLL S1 <- S2 T52 PLI6 PLT52 LC6 [{17 52}]
151246 TIMR S1 reset 175ms
151246 APPD S1 append {17 52} at 7
151246 PSST S1 persist
151246 FOLL S3 <- S2 T52 PLI6 PLT52 LC6 [{17 52}]
151246 TIMR S3 reset 308ms
151247 TERM S3 update T47 to T52
151247 PSST S3 persist
151247 FOLL S3 LI5 < PLI6 Xlen6
151246 TERM S4 update T47 to T52
151247 PSST S4 persist
151247 FOLL S4 LI5 < PLI6 Xlen6
151246 APPD S0 append {17 52} at 7
151248 LEAD S2 -> S3 T52 PLI5 PLT32 LC6 [{16 52} {17 52}]
151248 PSST S0 persist
151248 LEAD S2 -> S4 T52 PLI5 PLT32 LC6 [{16 52} {17 52}]
151249 FOLL S3 <- S2 T52 PLI5 PLT32 LC6 [{16 52} {17 52}]
151249 TIMR S3 reset 345ms
151249 APPD S3 append {16 52} at 6
151249 APPD S3 append {17 52} at 7
151249 PSST S3 persist
151250 FOLL S4 <- S2 T52 PLI5 PLT32 LC6 [{16 52} {17 52}]
151250 TIMR S4 reset 151ms
151250 APPD S4 append {16 52} at 6
151250 APPD S4 append {17 52} at 7
151250 PSST S4 persist
151250 APPL S3 apply 16 at 6
151250 APPL S4 apply 16 at 6
151269 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
151269 TERM S0 T52 ignore T32
152200 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
152200 TERM S1 T52 ignore T32
152200 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
152200 TERM S1 T52 ignore T32
152250 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 []
152250 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 []
152251 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 []
152251 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 []
152252 FOLL S4 <- S2 T52 PLI7 PLT52 LC7 []
152252 FOLL S3 <- S2 T52 PLI7 PLT52 LC7 []
152252 TIMR S4 reset 254ms
152252 TIMR S3 reset 337ms
152252 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 []
152252 TIMR S0 reset 294ms
152252 PSST S3 persist
152252 PSST S4 persist
152252 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 []
152253 TIMR S1 reset 235ms
152253 APPL S2 apply 17 at 7
152253 APPL S3 apply 17 at 7
152253 APPL S4 apply 17 at 7
152253 PSST S0 persist
152253 PSST S1 persist
152253 APPL S1 apply 17 at 7
152253 APPL S0 apply 17 at 7
153053 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
153053 TERM S1 T52 ignore T32
153233 FOLL S3 <- S4 T32 PLI5 PLT32 LC5 []
153233 TERM S3 T52 ignore T32
153253 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 []
153253 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 []
153254 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 []
153255 FOLL S4 <- S2 T52 PLI7 PLT52 LC7 []
153255 TIMR S4 reset 164ms
153255 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 []
153255 TIMR S1 reset 333ms
153255 PSST S4 persist
153255 PSST S1 persist
153254 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 []
153256 FOLL S3 <- S2 T52 PLI7 PLT52 LC7 []
153256 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 []
153256 TIMR S3 reset 343ms
153256 TIMR S0 reset 244ms
153256 PSST S3 persist
153257 PSST S0 persist
153620 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
153620 TERM S1 T52 ignore T32
154068 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
154068 TERM S2 T52 ignore T32
154141 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
154141 TERM S1 T52 ignore T32
154264 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 []
154265 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 []
154265 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 []
154265 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 []
154266 FOLL S4 <- S2 T52 PLI7 PLT52 LC7 []
154266 TIMR S4 reset 172ms
154266 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 []
154266 FOLL S3 <- S2 T52 PLI7 PLT52 LC7 []
154267 TIMR S3 reset 325ms
154267 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 []
154267 TIMR S0 reset 295ms
154267 PSST S3 persist
154267 TIMR S1 reset 262ms
154267 PSST S0 persist
154267 PSST S1 persist
154266 PSST S4 persist
154733 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
154734 TERM S0 T52 ignore T32
154885 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
154885 TERM S0 T52 ignore T32
155043 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
155043 TERM S2 T52 ignore T32
155075 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
155075 TERM S0 T52 ignore T32
155275 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 []
155276 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 []
155276 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 []
155276 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 []
155277 FOLL S4 <- S2 T52 PLI7 PLT52 LC7 []
155277 TIMR S4 reset 249ms
155277 FOLL S3 <- S2 T52 PLI7 PLT52 LC7 []
155277 TIMR S3 reset 158ms
155277 PSST S4 persist
155277 PSST S3 persist
155277 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 []
155278 TIMR S0 reset 246ms
155278 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 []
155278 TIMR S1 reset 159ms
155278 PSST S1 persist
155278 PSST S0 persist
155682 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
155682 TERM S2 T52 ignore T32
155683 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
155683 TERM S2 T52 ignore T32
155706 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
155706 TERM S1 T52 ignore T32
156034 FOLL S3 <- S4 T32 PLI5 PLT32 LC5 []
156034 TERM S3 T52 ignore T32
156283 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 []
156284 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 []
156284 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 []
156284 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 []
156285 FOLL S4 <- S2 T52 PLI7 PLT52 LC7 []
156285 TIMR S4 reset 294ms
156285 PSST S4 persist
156286 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 []
156286 TIMR S0 reset 165ms
156286 FOLL S3 <- S2 T52 PLI7 PLT52 LC7 []
156286 TIMR S3 reset 197ms
156286 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 []
156286 TIMR S1 reset 300ms
156286 PSST S0 persist
156286 PSST S3 persist
156286 PSST S1 persist
156778 FOLL S1 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
156778 TERM S1 T52 ignore T32
157018 FOLL S2 <- S4 T32 PLI5 PLT32 LC5 []
157018 TERM S2 T52 ignore T32
157112 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
157112 TERM S0 T52 ignore T32
157175 FOLL S0 <- S4 T32 PLI4 PLT32 LC5 [{15 32}]
157175 TERM S0 T52 ignore T32
157260 TEST S3 disconnect
157260 TEST S4 disconnect
157260 APPD S2 start append {18 52} at 8
157261 PSST S2 persist
157294 LEAD S2 -> S4 T52 PLI7 PLT52 LC7 [{18 52}]
157294 LEAD S2 -> S1 T52 PLI7 PLT52 LC7 [{18 52}]
157295 LEAD S2 -> S3 T52 PLI7 PLT52 LC7 [{18 52}]
157295 LEAD S2 -> S0 T52 PLI7 PLT52 LC7 [{18 52}]
157296 FOLL S0 <- S2 T52 PLI7 PLT52 LC7 [{18 52}]
157296 TIMR S0 reset 262ms
157296 APPD S0 append {18 52} at 8
157297 FOLL S1 <- S2 T52 PLI7 PLT52 LC7 [{18 52}]
157297 PSST S0 persist
157297 TIMR S1 reset 186ms
157297 APPD S1 append {18 52} at 8
157297 PSST S1 persist
158265 TIMR S3 timeout
158265 VOTE S3 start vote T53
158266 PSST S3 persist
158267 TIMR S3 reset 244ms
158300 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
158301 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
158301 APPL S2 apply 18 at 8
158303 FOLL S0 <- S2 T52 PLI8 PLT52 LC8 []
158303 TIMR S0 reset 186ms
158303 PSST S0 persist
158303 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
158303 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
158303 APPL S0 apply 18 at 8
158304 FOLL S1 <- S2 T52 PLI8 PLT52 LC8 []
158304 TIMR S1 reset 266ms
158305 PSST S1 persist
158306 APPL S1 apply 18 at 8
158509 TEST S2 disconnect
158509 TEST S0 disconnect
158509 TEST S1 disconnect
158509 TEST S3 disconnect
158509 KILL S3 killed
158511 TEST S4 disconnect
158511 KILL S4 killed
158512 TEST S3 connect
158512 TEST S4 connect
159236 TIMR S4 timeout
159236 VOTE S4 start vote T53
159237 PSST S4 persist
159237 TIMR S4 reset 340ms
159305 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
159306 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
159305 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
159305 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
160171 TIMR S0 timeout
160171 VOTE S0 start vote T53
160172 PSST S0 persist
160172 TIMR S0 reset 227ms
160312 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
160313 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
160313 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
160313 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
160439 TIMR S3 timeout
160439 VOTE S3 start vote T54
160440 PSST S3 persist
160440 TIMR S3 reset 165ms
160442 VOTE S4 -> S3 vote
160442 TIMR S4 reset 272ms
160443 PSST S4 persist
160444 VOTE S3 <- S4 votes 2
160713 TIMR S3 timeout
160714 VOTE S3 start vote T54
160714 PSST S3 persist
160714 TIMR S3 reset 194ms
160968 TIMR S1 timeout
160969 VOTE S1 start vote T53
160969 PSST S1 persist
160969 TIMR S1 reset 330ms
161317 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
161318 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
161318 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
161317 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
162093 TIMR S3 timeout
162094 VOTE S3 start vote T55
162094 PSST S3 persist
162094 TIMR S3 reset 328ms
162096 VOTE S4 -> S3 vote
162096 TIMR S4 reset 214ms
162096 PSST S4 persist
162097 VOTE S3 <- S4 votes 2
162324 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
162325 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
162324 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
162325 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
162452 TIMR S0 timeout
162452 VOTE S0 start vote T54
162453 PSST S0 persist
162453 TIMR S0 reset 274ms
163327 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
163327 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
163328 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
163328 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
164245 TIMR S4 timeout
164245 VOTE S4 start vote T56
164246 PSST S4 persist
164246 TIMR S4 reset 185ms
164248 VOTE S3 -> S4 vote
164248 TIMR S3 reset 268ms
164248 PSST S3 persist
164249 VOTE S4 <- S3 votes 2
164277 TIMR S1 timeout
164277 VOTE S1 start vote T54
164278 PSST S1 persist
164278 TIMR S1 reset 274ms
164335 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
164336 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
164336 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
164336 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
165194 TIMR S0 timeout
165194 VOTE S0 start vote T55
165195 PSST S0 persist
165195 TIMR S0 reset 250ms
165343 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
165343 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
165344 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
165344 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
166106 TIMR S4 timeout
166106 VOTE S4 start vote T57
166107 PSST S4 persist
166107 TIMR S4 reset 215ms
166109 VOTE S3 -> S4 vote
166109 TIMR S3 reset 216ms
166109 PSST S3 persist
166110 VOTE S4 <- S3 votes 2
166351 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
166351 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
166352 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
166352 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
167028 TIMR S1 timeout
167029 VOTE S1 start vote T55
167029 PSST S1 persist
167029 TIMR S1 reset 197ms
167353 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
167353 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
167354 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
167354 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
167706 TIMR S0 timeout
167707 VOTE S0 start vote T56
167707 PSST S0 persist
167707 TIMR S0 reset 296ms
168262 TIMR S4 timeout
168262 VOTE S4 start vote T58
168263 PSST S4 persist
168263 TIMR S4 reset 252ms
168265 VOTE S3 -> S4 vote
168266 TIMR S3 reset 323ms
168266 PSST S3 persist
168267 VOTE S4 <- S3 votes 2
168358 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
168358 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
168358 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
168358 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
168518 TEST S0 disconnect
168519 KILL S0 killed
168520 TEST S0 connect
169008 TIMR S1 timeout
169008 VOTE S1 start vote T56
169008 PSST S1 persist
169008 TIMR S1 reset 272ms
169362 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
169361 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
169362 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
169362 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
170362 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
170363 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
170363 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
170363 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
170679 TIMR S0 timeout
170679 VOTE S0 start vote T57
170679 PSST S0 persist
170679 TIMR S0 reset 313ms
170784 TIMR S4 timeout
170784 VOTE S4 start vote T59
170785 PSST S4 persist
170785 TIMR S4 reset 215ms
170786 VOTE S3 -> S4 vote
170786 TIMR S3 reset 212ms
170786 PSST S3 persist
170787 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
170787 VOTE S4 <- S3 votes 2
170788 PSST S0 persist
171301 TIMR S0 timeout
171302 VOTE S0 start vote T57
171302 PSST S0 persist
171302 TIMR S0 reset 330ms
171304 VOTE S4 -> S0 not vote: T57 < T59
171304 PSST S4 persist
171305 TERM S0 update T57 to T59
171305 VOTE S3 -> S0 not vote: T57 < T59
171305 PSST S0 persist
171305 PSST S3 persist
171364 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
171364 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
171364 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
171363 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
171739 TIMR S1 timeout
171739 VOTE S1 start vote T57
171739 PSST S1 persist
171739 TIMR S1 reset 338ms
172371 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
172372 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
172372 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
172372 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
172907 TIMR S3 timeout
172907 VOTE S3 start vote T60
172908 PSST S3 persist
172908 TIMR S3 reset 229ms
172909 VOTE S4 -> S3 vote
172910 TIMR S4 reset 153ms
172910 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
172910 PSST S4 persist
172910 PSST S0 persist
172911 VOTE S3 <- S4 votes 2
173382 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
173383 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
173383 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
173382 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
174391 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
174390 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
174391 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
174391 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
174446 TIMR S4 timeout
174446 VOTE S4 start vote T61
174447 PSST S4 persist
174447 TIMR S4 reset 170ms
174449 VOTE S3 -> S4 vote
174449 TIMR S3 reset 209ms
174449 PSST S3 persist
174449 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
174450 PSST S0 persist
174450 VOTE S4 <- S3 votes 2
174604 TIMR S0 timeout
174604 VOTE S0 start vote T60
174605 PSST S0 persist
174605 TIMR S0 reset 157ms
174607 VOTE S3 -> S0 not vote: T60 < T61
174607 VOTE S4 -> S0 not vote: T60 < T61
174608 PSST S3 persist
174608 PSST S4 persist
174608 TERM S0 update T60 to T61
174608 PSST S0 persist
175127 TIMR S1 timeout
175128 VOTE S1 start vote T58
175129 PSST S1 persist
175129 TIMR S1 reset 163ms
175401 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
175401 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
175402 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
175402 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
176155 TIMR S4 timeout
176155 VOTE S4 start vote T62
176155 PSST S4 persist
176155 TIMR S4 reset 260ms
176157 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
176157 VOTE S3 -> S4 vote
176157 PSST S0 persist
176157 TIMR S3 reset 194ms
176157 PSST S3 persist
176158 VOTE S4 <- S3 votes 2
176178 TIMR S0 timeout
176179 VOTE S0 start vote T62
176179 PSST S0 persist
176179 TIMR S0 reset 343ms
176181 VOTE S3 -> S0 not vote: vote S4
176181 VOTE S4 -> S0 not vote: vote S4
176181 PSST S3 persist
176181 PSST S4 persist
176411 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
176412 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
176412 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
176412 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
176763 TIMR S1 timeout
176764 VOTE S1 start vote T59
176764 PSST S1 persist
176764 TIMR S1 reset 298ms
177416 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
177417 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
177416 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
177417 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
178105 TIMR S3 timeout
178105 VOTE S3 start vote T63
178106 PSST S3 persist
178106 TIMR S3 reset 328ms
178110 VOTE S4 -> S3 vote
178111 TIMR S4 reset 184ms
178111 PSST S4 persist
178112 VOTE S3 <- S4 votes 2
178110 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
178112 PSST S0 persist
178420 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
178422 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
178422 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
178422 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
179425 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
179425 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
179426 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
179425 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
179609 TIMR S0 timeout
179610 VOTE S0 start vote T63
179610 PSST S0 persist
179610 TIMR S0 reset 298ms
179612 VOTE S3 -> S0 not vote: vote S3
179613 PSST S3 persist
179613 VOTE S4 -> S0 not vote: vote S3
179614 PSST S4 persist
179753 TIMR S1 timeout
179754 VOTE S1 start vote T60
179754 PSST S1 persist
179754 TIMR S1 reset 341ms
179956 TIMR S4 timeout
179956 VOTE S4 start vote T64
179957 PSST S4 persist
179957 TIMR S4 reset 201ms
179959 VOTE S3 -> S4 vote
179959 TIMR S3 reset 344ms
179959 PSST S3 persist
179959 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
179960 PSST S0 persist
179960 VOTE S4 <- S3 votes 2
180429 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
180429 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
180429 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
180430 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
181439 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
181440 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
181440 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
181439 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
181970 TIMR S4 timeout
181970 VOTE S4 start vote T65
181971 PSST S4 persist
181971 TIMR S4 reset 266ms
181973 VOTE S3 -> S4 vote
181973 TIMR S3 reset 234ms
181973 PSST S3 persist
181973 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
181974 PSST S0 persist
181974 VOTE S4 <- S3 votes 2
182449 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
182450 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
182449 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
182450 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
182598 TIMR S0 timeout
182598 VOTE S0 start vote T64
182598 PSST S0 persist
182598 TIMR S0 reset 333ms
182600 VOTE S4 -> S0 not vote: T64 < T65
182600 PSST S4 persist
182600 VOTE S3 -> S0 not vote: T64 < T65
182601 TERM S0 update T64 to T65
182601 PSST S0 persist
182602 PSST S3 persist
183170 TIMR S1 timeout
183170 VOTE S1 start vote T61
183171 PSST S1 persist
183171 TIMR S1 reset 249ms
183452 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
183452 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
183453 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
183453 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
184318 TIMR S3 timeout
184318 VOTE S3 start vote T66
184318 PSST S3 persist
184318 TIMR S3 reset 255ms
184320 VOTE S4 -> S3 vote
184320 TIMR S4 reset 250ms
184320 PSST S4 persist
184320 VOTE S3 <- S4 votes 2
184321 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
184321 PSST S0 persist
184459 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
184459 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
184459 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
184460 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
185467 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
185468 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
185468 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
185468 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
185670 TIMR S1 timeout
185670 VOTE S1 start vote T62
185671 PSST S1 persist
185671 TIMR S1 reset 225ms
185932 TIMR S0 timeout
185933 VOTE S0 start vote T66
185933 PSST S0 persist
185933 TIMR S0 reset 207ms
185935 VOTE S4 -> S0 not vote: vote S3
185935 PSST S4 persist
185935 VOTE S3 -> S0 not vote: vote S3
185936 PSST S3 persist
186474 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
186475 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
186475 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
186475 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
186829 TIMR S4 timeout
186829 VOTE S4 start vote T67
186830 PSST S4 persist
186830 TIMR S4 reset 226ms
186832 VOTE S3 -> S4 vote
186832 TIMR S3 reset 171ms
186832 PSST S3 persist
186833 VOTE S4 <- S3 votes 2
186832 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
186834 PSST S0 persist
187477 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
187477 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
187477 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
187478 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
187928 TIMR S1 timeout
187929 VOTE S1 start vote T63
187929 PSST S1 persist
187929 TIMR S1 reset 233ms
188007 TIMR S0 timeout
188007 VOTE S0 start vote T67
188008 PSST S0 persist
188008 TIMR S0 reset 179ms
188009 VOTE S3 -> S0 not vote: vote S4
188010 VOTE S4 -> S0 not vote: vote S4
188010 PSST S4 persist
188010 PSST S3 persist
188483 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
188483 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
188483 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
188484 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
188549 TIMR S3 timeout
188549 VOTE S3 start vote T68
188549 PSST S3 persist
188549 TIMR S3 reset 164ms
188551 VOTE S4 -> S3 vote
188551 TIMR S4 reset 271ms
188551 PSST S4 persist
188552 VOTE S3 <- S4 votes 2
188552 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
188552 PSST S0 persist
189488 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
189488 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
189489 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
189489 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
189799 TIMR S0 timeout
189799 VOTE S0 start vote T68
189800 PSST S0 persist
189800 TIMR S0 reset 304ms
189802 VOTE S4 -> S0 not vote: vote S3
189802 PSST S4 persist
189803 VOTE S3 -> S0 not vote: vote S3
189803 PSST S3 persist
190190 TIMR S3 timeout
190190 VOTE S3 start vote T69
190190 PSST S3 persist
190190 TIMR S3 reset 326ms
190192 VOTE S4 -> S3 vote
190192 TIMR S4 reset 274ms
190192 PSST S4 persist
190193 VOTE S3 <- S4 votes 2
190193 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
190193 PSST S0 persist
190265 TIMR S1 timeout
190265 VOTE S1 start vote T64
190266 PSST S1 persist
190266 TIMR S1 reset 199ms
190497 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
190497 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
190498 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
190498 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
191500 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
191501 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
191501 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
191501 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
192265 TIMR S1 timeout
192265 VOTE S1 start vote T65
192265 PSST S1 persist
192266 TIMR S1 reset 325ms
192505 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
192506 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
192507 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
192507 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
192849 TIMR S0 timeout
192850 VOTE S0 start vote T69
192850 PSST S0 persist
192850 TIMR S0 reset 347ms
192852 VOTE S4 -> S0 not vote: vote S3
192852 PSST S4 persist
192853 VOTE S3 -> S0 not vote: vote S3
192853 PSST S3 persist
192933 TIMR S4 timeout
192933 VOTE S4 start vote T70
192934 PSST S4 persist
192934 TIMR S4 reset 249ms
192935 VOTE S3 -> S4 vote
192935 TIMR S3 reset 328ms
192936 PSST S3 persist
192936 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
192936 PSST S0 persist
192936 VOTE S4 <- S3 votes 2
193516 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
193516 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
193517 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
193517 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
194519 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
194520 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
194520 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
194520 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
195434 TIMR S4 timeout
195434 VOTE S4 start vote T71
195434 PSST S4 persist
195434 TIMR S4 reset 293ms
195436 VOTE S3 -> S4 vote
195436 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
195436 PSST S0 persist
195436 TIMR S3 reset 291ms
195437 PSST S3 persist
195438 VOTE S4 <- S3 votes 2
195526 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
195526 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
195527 TIMR S1 timeout
195527 VOTE S1 start vote T66
195527 PSST S1 persist
195527 TIMR S1 reset 222ms
195527 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
195527 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
196329 TIMR S0 timeout
196330 VOTE S0 start vote T70
196330 PSST S0 persist
196330 TIMR S0 reset 342ms
196331 VOTE S4 -> S0 not vote: T70 < T71
196331 PSST S4 persist
196331 VOTE S3 -> S0 not vote: T70 < T71
196332 PSST S3 persist
196339 TERM S0 update T70 to T71
196340 PSST S0 persist
196535 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
196534 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
196535 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
196535 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
197539 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
197540 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
197540 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
197540 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
197750 TIMR S1 timeout
197750 VOTE S1 start vote T67
197751 PSST S1 persist
197751 TIMR S1 reset 215ms
198354 TIMR S3 timeout
198354 VOTE S3 start vote T72
198354 PSST S3 persist
198355 TIMR S3 reset 174ms
198356 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
198356 VOTE S4 -> S3 vote
198357 TIMR S4 reset 277ms
198357 PSST S0 persist
198357 PSST S4 persist
198358 VOTE S3 <- S4 votes 2
198547 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
198547 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
198548 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
198548 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
199554 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
199556 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
199556 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
199556 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
199756 TIMR S0 timeout
199756 VOTE S0 start vote T72
199757 PSST S0 persist
199757 TIMR S0 reset 248ms
199759 VOTE S4 -> S0 not vote: vote S3
199759 PSST S4 persist
199759 VOTE S3 -> S0 not vote: vote S3
199760 PSST S3 persist
199909 TIMR S1 timeout
199910 VOTE S1 start vote T68
199910 PSST S1 persist
199910 TIMR S1 reset 164ms
200100 TIMR S3 timeout
200100 VOTE S3 start vote T73
200101 PSST S3 persist
200101 TIMR S3 reset 256ms
200104 VOTE S4 -> S3 vote
200104 TIMR S4 reset 175ms
200104 PSST S4 persist
200105 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
200105 VOTE S3 <- S4 votes 2
200105 PSST S0 persist
200562 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
200562 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
200562 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
200562 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
201552 TIMR S1 timeout
201553 VOTE S1 start vote T69
201553 PSST S1 persist
201553 TIMR S1 reset 304ms
201565 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
201567 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
201568 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
201568 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
201857 TIMR S4 timeout
201857 VOTE S4 start vote T74
201858 PSST S4 persist
201858 TIMR S4 reset 242ms
201861 VOTE S3 -> S4 vote
201861 TIMR S3 reset 174ms
201861 PSST S3 persist
201862 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
201862 PSST S0 persist
201863 VOTE S4 <- S3 votes 2
202248 TIMR S0 timeout
202249 VOTE S0 start vote T73
202249 PSST S0 persist
202249 TIMR S0 reset 296ms
202251 VOTE S4 -> S0 not vote: T73 < T74
202251 PSST S4 persist
202251 VOTE S3 -> S0 not vote: T73 < T74
202252 PSST S3 persist
202252 TERM S0 update T73 to T74
202252 PSST S0 persist
202574 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
202575 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
202575 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
202575 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
203578 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
203578 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
203579 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
203579 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
203603 TIMR S3 timeout
203603 VOTE S3 start vote T75
203604 PSST S3 persist
203604 TIMR S3 reset 311ms
203606 VOTE S4 -> S3 vote
203607 TIMR S4 reset 223ms
203607 PSST S4 persist
203608 VOTE S3 <- S4 votes 2
203606 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
203609 PSST S0 persist
204587 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
204588 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
204588 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
204587 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
204598 TIMR S1 timeout
204599 VOTE S1 start vote T70
204599 PSST S1 persist
204599 TIMR S1 reset 152ms
205211 TIMR S0 timeout
205211 VOTE S0 start vote T75
205212 PSST S0 persist
205212 TIMR S0 reset 198ms
205214 VOTE S4 -> S0 not vote: vote S3
205214 PSST S4 persist
205215 VOTE S3 -> S0 not vote: vote S3
205216 PSST S3 persist
205597 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
205598 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
205598 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
205598 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
205840 TIMR S4 timeout
205841 VOTE S4 start vote T76
205841 PSST S4 persist
205841 TIMR S4 reset 227ms
205843 VOTE S3 -> S4 vote
205843 TIMR S3 reset 247ms
205844 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
205844 PSST S3 persist
205844 PSST S0 persist
205845 VOTE S4 <- S3 votes 2
206129 TIMR S1 timeout
206130 VOTE S1 start vote T71
206130 PSST S1 persist
206130 TIMR S1 reset 219ms
206605 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
206605 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
206606 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
206606 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
207201 TIMR S0 timeout
207201 VOTE S0 start vote T76
207202 PSST S0 persist
207202 TIMR S0 reset 171ms
207204 VOTE S3 -> S0 not vote: vote S4
207204 VOTE S4 -> S0 not vote: vote S4
207204 PSST S3 persist
207204 PSST S4 persist
207615 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
207615 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
207615 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
207616 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
208121 TIMR S4 timeout
208121 VOTE S4 start vote T77
208122 PSST S4 persist
208122 TIMR S4 reset 219ms
208124 VOTE S3 -> S4 vote
208124 TIMR S3 reset 217ms
208125 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
208126 PSST S0 persist
208125 PSST S3 persist
208127 VOTE S4 <- S3 votes 2
208327 TIMR S1 timeout
208327 VOTE S1 start vote T72
208327 PSST S1 persist
208327 TIMR S1 reset 225ms
208626 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
208626 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
208627 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
208627 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
208921 TIMR S0 timeout
208921 VOTE S0 start vote T77
208922 PSST S0 persist
208922 TIMR S0 reset 312ms
208924 VOTE S4 -> S0 not vote: vote S4
208924 PSST S4 persist
208924 VOTE S3 -> S0 not vote: vote S4
208925 PSST S3 persist
209631 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
209631 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
209631 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
209631 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
210297 TIMR S3 timeout
210297 VOTE S3 start vote T78
210298 PSST S3 persist
210298 TIMR S3 reset 256ms
210300 VOTE S4 -> S3 vote
210300 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
210300 PSST S0 persist
210300 TIMR S4 reset 297ms
210301 PSST S4 persist
210301 VOTE S3 <- S4 votes 2
210583 TIMR S1 timeout
210583 VOTE S1 start vote T73
210583 PSST S1 persist
210583 TIMR S1 reset 239ms
210635 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
210636 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
210636 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
210637 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
211639 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
211639 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
211640 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
211640 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
212042 TIMR S0 timeout
212043 VOTE S0 start vote T78
212043 PSST S0 persist
212043 TIMR S0 reset 176ms
212045 VOTE S4 -> S0 not vote: vote S3
212045 PSST S4 persist
212045 VOTE S3 -> S0 not vote: vote S3
212046 PSST S3 persist
212647 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
212649 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
212649 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
212650 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
212867 TIMR S3 timeout
212868 VOTE S3 start vote T79
212868 PSST S3 persist
212869 TIMR S3 reset 168ms
212870 VOTE S4 -> S3 vote
212870 TIMR S4 reset 260ms
212871 PSST S4 persist
212871 VOTE S3 <- S4 votes 2
212871 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
212872 PSST S0 persist
212977 TIMR S1 timeout
212978 VOTE S1 start vote T74
212979 PSST S1 persist
212979 TIMR S1 reset 345ms
213655 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
213656 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
213656 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
213657 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
213813 TIMR S0 timeout
213814 VOTE S0 start vote T79
213814 PSST S0 persist
213814 TIMR S0 reset 310ms
213817 VOTE S3 -> S0 not vote: vote S3
213817 PSST S3 persist
213817 VOTE S4 -> S0 not vote: vote S3
213818 PSST S4 persist
214559 TIMR S3 timeout
214559 VOTE S3 start vote T80
214560 PSST S3 persist
214560 TIMR S3 reset 316ms
214562 VOTE S4 -> S3 vote
214562 TIMR S4 reset 315ms
214562 PSST S4 persist
214563 VOTE S3 <- S4 votes 2
214562 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
214564 PSST S0 persist
214666 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
214667 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
214667 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
214666 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
215668 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
215668 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
215668 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
215669 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
216432 TIMR S1 timeout
216432 VOTE S1 start vote T75
216432 PSST S1 persist
216432 TIMR S1 reset 208ms
216672 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
216672 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
216672 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
216672 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
216921 TIMR S0 timeout
216921 VOTE S0 start vote T80
216922 PSST S0 persist
216922 TIMR S0 reset 157ms
216924 VOTE S3 -> S0 not vote: vote S3
216924 VOTE S4 -> S0 not vote: vote S3
216924 PSST S4 persist
216924 PSST S3 persist
217674 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
217674 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
217675 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
217675 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
217718 TIMR S4 timeout
217718 VOTE S4 start vote T81
217718 PSST S4 persist
217718 TIMR S4 reset 188ms
217720 VOTE S3 -> S4 vote
217720 TIMR S3 timeout
217720 TIMR S3 reset 173ms
217721 PSST S3 persist
217721 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
217722 VOTE S4 <- S3 votes 2
217722 PSST S0 persist
217722 VOTE S3 start vote T82
217722 PSST S3 persist
217722 TIMR S3 reset 253ms
217724 VOTE S4 -> S3 vote
217724 TIMR S4 reset 337ms
217724 PSST S4 persist
217725 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
217725 VOTE S3 <- S4 votes 2
217725 PSST S0 persist
218500 TIMR S0 timeout
218501 VOTE S0 start vote T81
218501 PSST S0 persist
218501 TIMR S0 reset 184ms
218503 VOTE S4 -> S0 not vote: T81 < T82
218503 PSST S4 persist
218503 VOTE S3 -> S0 not vote: T81 < T82
218503 TERM S0 update T81 to T82
218503 PSST S3 persist
218503 PSST S0 persist
218523 TIMR S1 timeout
218523 VOTE S1 start vote T76
218524 PSST S1 persist
218524 TIMR S1 reset 333ms
218680 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
218681 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
218681 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
218682 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
219685 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
219685 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
219686 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
219686 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
220261 TIMR S3 timeout
220262 VOTE S3 start vote T83
220262 PSST S3 persist
220262 TIMR S3 reset 158ms
220264 VOTE S4 -> S3 vote
220264 TIMR S4 reset 194ms
220264 PSST S4 persist
220265 VOTE S3 <- S4 votes 2
220266 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
220266 PSST S0 persist
220347 TIMR S0 timeout
220347 VOTE S0 start vote T83
220348 PSST S0 persist
220348 TIMR S0 reset 312ms
220350 VOTE S3 -> S0 not vote: vote S3
220351 PSST S3 persist
220350 VOTE S4 -> S0 not vote: vote S3
220352 PSST S4 persist
220695 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
220695 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
220695 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
220695 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
221703 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
221704 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
221705 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
221705 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
221843 TIMR S3 timeout
221843 VOTE S3 start vote T84
221843 PSST S3 persist
221843 TIMR S3 reset 205ms
221845 VOTE S4 -> S3 vote
221845 TIMR S4 reset 277ms
221846 PSST S4 persist
221846 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
221847 PSST S0 persist
221846 VOTE S3 <- S4 votes 2
221855 TIMR S1 timeout
221855 VOTE S1 start vote T77
221856 PSST S1 persist
221856 TIMR S1 reset 199ms
222708 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
222708 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
222708 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
222709 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
223475 TIMR S0 timeout
223475 VOTE S0 start vote T84
223476 PSST S0 persist
223476 TIMR S0 reset 341ms
223478 VOTE S4 -> S0 not vote: vote S3
223478 PSST S4 persist
223479 VOTE S3 -> S0 not vote: vote S3
223479 PSST S3 persist
223717 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
223717 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
223718 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
223718 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
223848 TIMR S1 timeout
223849 VOTE S1 start vote T78
223849 PSST S1 persist
223849 TIMR S1 reset 170ms
223904 TIMR S3 timeout
223905 VOTE S3 start vote T85
223906 PSST S3 persist
223906 TIMR S3 reset 286ms
223907 VOTE S4 -> S3 vote
223907 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
223907 PSST S0 persist
223907 TIMR S4 reset 221ms
223908 PSST S4 persist
223909 VOTE S3 <- S4 votes 2
224728 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
224730 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
224730 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
224731 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
225556 TIMR S1 timeout
225556 VOTE S1 start vote T79
225557 PSST S1 persist
225557 TIMR S1 reset 227ms
225738 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
225738 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
225738 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
225738 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
226123 TIMR S4 timeout
226123 VOTE S4 start vote T86
226124 PSST S4 persist
226124 TIMR S4 reset 292ms
226125 VOTE S3 -> S4 vote
226125 TIMR S3 reset 177ms
226126 PSST S3 persist
226126 VOTE S4 <- S3 votes 2
226127 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
226127 PSST S0 persist
226742 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
226742 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
226742 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
226743 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
226887 TIMR S0 timeout
226887 VOTE S0 start vote T85
226888 PSST S0 persist
226888 TIMR S0 reset 151ms
226890 VOTE S4 -> S0 not vote: T85 < T86
226890 PSST S4 persist
226891 VOTE S3 -> S0 not vote: T85 < T86
226892 TERM S0 update T85 to T86
226892 PSST S3 persist
226892 PSST S0 persist
227753 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
227754 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
227754 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
227755 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
227828 TIMR S1 timeout
227829 VOTE S1 start vote T80
227830 PSST S1 persist
227830 TIMR S1 reset 156ms
227906 TIMR S3 timeout
227906 VOTE S3 start vote T87
227907 PSST S3 persist
227907 TIMR S3 reset 210ms
227909 VOTE S4 -> S3 vote
227909 TIMR S4 reset 325ms
227910 PSST S4 persist
227910 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
227911 VOTE S3 <- S4 votes 2
227911 PSST S0 persist
228402 TIMR S0 timeout
228402 VOTE S0 start vote T87
228402 PSST S0 persist
228403 TIMR S0 reset 272ms
228404 VOTE S4 -> S0 not vote: vote S3
228404 PSST S4 persist
228404 VOTE S3 -> S0 not vote: vote S3
228406 PSST S3 persist
228763 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
228764 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
228764 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
228764 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
229398 TIMR S1 timeout
229399 VOTE S1 start vote T81
229400 PSST S1 persist
229400 TIMR S1 reset 175ms
229772 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
229772 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
229771 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
229772 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
230012 TIMR S3 timeout
230013 VOTE S3 start vote T88
230014 PSST S3 persist
230014 TIMR S3 reset 310ms
230017 VOTE S4 -> S3 vote
230018 TIMR S4 reset 157ms
230017 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
230019 PSST S4 persist
230019 PSST S0 persist
230020 VOTE S3 <- S4 votes 2
230782 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
230782 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
230783 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
230784 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
231126 TIMR S0 timeout
231126 VOTE S0 start vote T88
231126 PSST S0 persist
231127 TIMR S0 reset 296ms
231128 VOTE S4 -> S0 not vote: vote S3
231128 VOTE S3 -> S0 not vote: vote S3
231128 PSST S3 persist
231129 PSST S4 persist
231160 TIMR S1 timeout
231161 VOTE S1 start vote T82
231161 PSST S1 persist
231161 TIMR S1 reset 347ms
231597 TIMR S4 timeout
231597 VOTE S4 start vote T89
231598 PSST S4 persist
231599 TIMR S4 reset 234ms
231601 VOTE S3 -> S4 vote
231601 TIMR S3 reset 306ms
231602 PSST S3 persist
231603 VOTE S4 <- S3 votes 2
231604 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
231604 PSST S0 persist
231790 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
231791 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
231791 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
231791 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
232795 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
232795 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
232796 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
232796 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
233797 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
233797 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
233797 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
233796 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
233948 TIMR S4 timeout
233948 VOTE S4 start vote T90
233949 PSST S4 persist
233949 TIMR S4 reset 274ms
233950 VOTE S3 -> S4 vote
233951 TIMR S3 reset 174ms
233951 PSST S3 persist
233951 VOTE S4 <- S3 votes 2
233952 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
233952 PSST S0 persist
234087 TIMR S0 timeout
234088 VOTE S0 start vote T89
234088 PSST S0 persist
234088 TIMR S0 reset 284ms
234090 VOTE S3 -> S0 not vote: T89 < T90
234090 PSST S3 persist
234091 TERM S0 update T89 to T90
234091 PSST S0 persist
234090 VOTE S4 -> S0 not vote: T89 < T90
234091 PSST S4 persist
234640 TIMR S1 timeout
234641 VOTE S1 start vote T83
234641 PSST S1 persist
234641 TIMR S1 reset 193ms
234806 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
234806 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
234807 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
234807 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
235699 TIMR S3 timeout
235699 VOTE S3 start vote T91
235700 PSST S3 persist
235700 TIMR S3 reset 297ms
235702 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
235702 PSST S0 persist
235702 VOTE S4 -> S3 vote
235703 TIMR S4 reset 181ms
235703 PSST S4 persist
235704 VOTE S3 <- S4 votes 2
235815 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
235815 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
235815 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
235815 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
236575 TIMR S1 timeout
236575 VOTE S1 start vote T84
236576 PSST S1 persist
236576 TIMR S1 reset 256ms
236825 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
236826 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
236826 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
236826 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
236935 TIMR S0 timeout
236935 VOTE S0 start vote T91
236935 PSST S0 persist
236935 TIMR S0 reset 328ms
236937 VOTE S4 -> S0 not vote: vote S3
236938 PSST S4 persist
236938 VOTE S3 -> S0 not vote: vote S3
236938 PSST S3 persist
237517 TIMR S4 timeout
237518 VOTE S4 start vote T92
237518 PSST S4 persist
237519 TIMR S4 reset 197ms
237520 VOTE S3 -> S4 vote
237520 TIMR S3 reset 220ms
237520 PSST S3 persist
237521 VOTE S4 <- S3 votes 2
237521 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
237522 PSST S0 persist
237826 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
237827 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
237827 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
237827 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
238832 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
238833 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
238833 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
238833 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
239145 TIMR S1 timeout
239145 VOTE S1 start vote T85
239146 PSST S1 persist
239146 TIMR S1 reset 315ms
239494 TIMR S4 timeout
239494 VOTE S4 start vote T93
239494 PSST S4 persist
239494 TIMR S4 reset 173ms
239496 VOTE S3 -> S4 vote
239496 TIMR S3 reset 344ms
239496 PSST S3 persist
239497 VOTE S4 <- S3 votes 2
239498 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
239498 PSST S0 persist
239842 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
239842 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
239842 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
239842 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
240221 TIMR S0 timeout
240222 VOTE S0 start vote T92
240222 PSST S0 persist
240222 TIMR S0 reset 332ms
240224 VOTE S4 -> S0 not vote: T92 < T93
240224 PSST S4 persist
240225 VOTE S3 -> S0 not vote: T92 < T93
240225 PSST S3 persist
240225 TERM S0 update T92 to T93
240226 PSST S0 persist
240850 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
240851 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
240851 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
240851 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
241231 TIMR S4 timeout
241232 VOTE S4 start vote T94
241232 PSST S4 persist
241232 TIMR S4 reset 160ms
241234 VOTE S3 -> S4 vote
241234 TIMR S3 reset 241ms
241234 PSST S3 persist
241234 VOTE S4 <- S3 votes 2
241235 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
241235 PSST S0 persist
241856 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
241858 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
241858 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
241859 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
242307 TIMR S1 timeout
242307 VOTE S1 start vote T86
242308 PSST S1 persist
242308 TIMR S1 reset 223ms
242835 TIMR S4 timeout
242835 VOTE S4 start vote T95
242836 PSST S4 persist
242836 TIMR S4 reset 284ms
242838 VOTE S3 -> S4 vote
242838 TIMR S3 reset 180ms
242838 PSST S3 persist
242839 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
242839 PSST S0 persist
242839 VOTE S4 <- S3 votes 2
242859 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
242860 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
242860 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
242859 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
243547 TIMR S0 timeout
243548 VOTE S0 start vote T94
243548 PSST S0 persist
243548 TIMR S0 reset 330ms
243549 VOTE S4 -> S0 not vote: T94 < T95
243550 PSST S4 persist
243550 VOTE S3 -> S0 not vote: T94 < T95
243550 PSST S3 persist
243551 TERM S0 update T94 to T95
243551 PSST S0 persist
243864 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
243864 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
243864 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
243865 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
244542 TIMR S1 timeout
244542 VOTE S1 start vote T87
244542 PSST S1 persist
244542 TIMR S1 reset 203ms
244642 TIMR S3 timeout
244642 VOTE S3 start vote T96
244642 PSST S3 persist
244642 TIMR S3 reset 337ms
244644 VOTE S4 -> S3 vote
244644 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
244644 PSST S0 persist
244644 TIMR S4 reset 171ms
244646 PSST S4 persist
244647 VOTE S3 <- S4 votes 2
244869 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
244870 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
244870 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
244870 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
245880 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
245880 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
245881 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
245881 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
246362 TIMR S4 timeout
246362 VOTE S4 start vote T97
246362 PSST S4 persist
246362 TIMR S4 reset 154ms
246364 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
246365 VOTE S3 -> S4 vote
246365 PSST S0 persist
246365 TIMR S3 reset 326ms
246365 PSST S3 persist
246366 VOTE S4 <- S3 votes 2
246574 TIMR S1 timeout
246574 VOTE S1 start vote T88
246574 PSST S1 persist
246574 TIMR S1 reset 163ms
246849 TIMR S0 timeout
246850 VOTE S0 start vote T96
246850 PSST S0 persist
246851 TIMR S0 reset 305ms
246854 VOTE S4 -> S0 not vote: T96 < T97
246854 PSST S4 persist
246855 TERM S0 update T96 to T97
246855 PSST S0 persist
246854 VOTE S3 -> S0 not vote: T96 < T97
246855 PSST S3 persist
246885 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
246886 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
246886 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
246885 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
247891 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
247891 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
247891 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
247892 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
247904 TIMR S4 timeout
247904 VOTE S4 start vote T98
247905 PSST S4 persist
247905 TIMR S4 reset 190ms
247908 VOTE S3 -> S4 vote
247908 TIMR S3 reset 318ms
247908 PSST S3 persist
247909 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
247909 PSST S0 persist
247909 VOTE S4 <- S3 votes 2
248214 TIMR S1 timeout
248214 VOTE S1 start vote T89
248215 PSST S1 persist
248215 TIMR S1 reset 159ms
248899 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
248901 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
248902 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
248902 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
249808 TIMR S4 timeout
249809 VOTE S4 start vote T99
249809 TIMR S1 timeout
249809 VOTE S1 start vote T90
249810 PSST S1 persist
249810 PSST S4 persist
249810 TIMR S4 reset 340ms
249810 TIMR S1 reset 194ms
249811 VOTE S3 -> S4 vote
249811 TIMR S3 reset 150ms
249811 PSST S3 persist
249812 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
249812 VOTE S4 <- S3 votes 2
249813 PSST S0 persist
249908 TIMR S0 timeout
249908 VOTE S0 start vote T98
249909 PSST S0 persist
249909 TIMR S0 reset 269ms
249909 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
249910 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
249911 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
249909 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
249911 VOTE S3 -> S0 not vote: T98 < T99
249912 PSST S3 persist
249912 VOTE S4 -> S0 not vote: T98 < T99
249912 PSST S4 persist
249912 TERM S0 update T98 to T99
249912 PSST S0 persist
250913 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
250913 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
250914 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
250913 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
251321 TIMR S3 timeout
251321 VOTE S3 start vote T100
251322 PSST S3 persist
251322 TIMR S3 reset 331ms
251324 VOTE S4 -> S3 vote
251324 TIMR S4 reset 199ms
251324 PSST S4 persist
251325 VOTE S3 <- S4 votes 2
251326 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
251327 PSST S0 persist
251756 TIMR S1 timeout
251756 VOTE S1 start vote T91
251757 PSST S1 persist
251757 TIMR S1 reset 184ms
251924 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
251924 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
251925 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
251924 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
252606 TIMR S0 timeout
252606 VOTE S0 start vote T100
252607 PSST S0 persist
252607 TIMR S0 reset 316ms
252609 VOTE S4 -> S0 not vote: vote S3
252609 PSST S4 persist
252610 VOTE S3 -> S0 not vote: vote S3
252610 PSST S3 persist
252932 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
252932 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
252932 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
252932 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
253315 TIMR S4 timeout
253315 VOTE S4 start vote T101
253315 PSST S4 persist
253315 TIMR S4 reset 324ms
253317 VOTE S3 -> S4 vote
253317 TIMR S3 reset 246ms
253317 PSST S3 persist
253317 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
253317 PSST S0 persist
253318 VOTE S4 <- S3 votes 2
253600 TIMR S1 timeout
253600 VOTE S1 start vote T92
253600 PSST S1 persist
253600 TIMR S1 reset 298ms
253940 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
253940 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
253940 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
253940 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
254944 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
254944 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
254945 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
254945 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
255771 TIMR S0 timeout
255771 VOTE S0 start vote T101
255772 PSST S0 persist
255772 TIMR S0 reset 213ms
255773 VOTE S4 -> S0 not vote: vote S4
255773 PSST S4 persist
255774 VOTE S3 -> S0 not vote: vote S4
255774 PSST S3 persist
255783 TIMR S3 timeout
255783 VOTE S3 start vote T102
255783 PSST S3 persist
255783 TIMR S3 reset 188ms
255785 VOTE S4 -> S3 vote
255785 TIMR S4 reset 287ms
255785 PSST S4 persist
255785 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
255785 PSST S0 persist
255786 VOTE S3 <- S4 votes 2
255955 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
255955 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
255956 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
255956 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
256590 TIMR S1 timeout
256590 VOTE S1 start vote T93
256591 PSST S1 persist
256591 TIMR S1 reset 224ms
256960 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
256960 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
256960 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
256961 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
257672 TIMR S3 timeout
257672 VOTE S3 start vote T103
257673 PSST S3 persist
257673 TIMR S3 reset 162ms
257674 VOTE S4 -> S3 vote
257674 TIMR S4 reset 340ms
257675 PSST S4 persist
257675 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
257676 VOTE S3 <- S4 votes 2
257676 PSST S0 persist
257906 TIMR S0 timeout
257906 VOTE S0 start vote T102
257907 PSST S0 persist
257907 TIMR S0 reset 221ms
257908 VOTE S4 -> S0 not vote: T102 < T103
257908 PSST S4 persist
257909 TERM S0 update T102 to T103
257909 PSST S0 persist
257910 VOTE S3 -> S0 not vote: T102 < T103
257910 PSST S3 persist
257963 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
257963 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
257964 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
257964 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
258834 TIMR S1 timeout
258834 VOTE S1 start vote T94
258835 PSST S1 persist
258835 TIMR S1 reset 266ms
258965 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
258966 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
258966 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
258967 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
259296 TIMR S3 timeout
259297 VOTE S3 start vote T104
259297 PSST S3 persist
259297 TIMR S3 reset 180ms
259299 VOTE S4 -> S3 vote
259299 TIMR S4 reset 288ms
259299 PSST S4 persist
259300 VOTE S3 <- S4 votes 2
259301 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
259301 PSST S0 persist
259975 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
259975 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
259974 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
259975 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
260119 TIMR S0 timeout
260119 VOTE S0 start vote T104
260119 PSST S0 persist
260119 TIMR S0 reset 269ms
260120 VOTE S4 -> S0 not vote: vote S3
260120 PSST S4 persist
260121 VOTE S3 -> S0 not vote: vote S3
260121 PSST S3 persist
260977 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
260977 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
260977 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
260977 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
261103 TIMR S3 timeout
261103 VOTE S3 start vote T105
261104 PSST S3 persist
261104 TIMR S3 reset 183ms
261105 VOTE S4 -> S3 vote
261105 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
261105 PSST S0 persist
261105 TIMR S4 reset 240ms
261106 PSST S4 persist
261106 VOTE S3 <- S4 votes 2
261500 TIMR S1 timeout
261501 VOTE S1 start vote T95
261501 PSST S1 persist
261501 TIMR S1 reset 238ms
261988 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
261988 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
261988 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
261989 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
262818 TIMR S0 timeout
262819 VOTE S0 start vote T105
262819 PSST S0 persist
262819 TIMR S0 reset 208ms
262821 VOTE S4 -> S0 not vote: vote S3
262821 PSST S4 persist
262822 VOTE S3 -> S0 not vote: vote S3
262822 PSST S3 persist
262935 TIMR S3 timeout
262935 VOTE S3 start vote T106
262936 PSST S3 persist
262936 TIMR S3 reset 321ms
262937 VOTE S4 -> S3 vote
262937 TIMR S4 reset 228ms
262937 PSST S4 persist
262938 VOTE S0 -> S3 not vote: LLT 52 > 52 | LLI 8 > 7 
262938 PSST S0 persist
262938 VOTE S3 <- S4 votes 2
262995 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
262995 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
262995 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
262995 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
263886 TIMR S1 timeout
263886 VOTE S1 start vote T96
263886 PSST S1 persist
263887 TIMR S1 reset 215ms
264006 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
264007 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
264007 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
264006 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
264908 TIMR S0 timeout
264908 VOTE S0 start vote T106
264909 PSST S0 persist
264909 TIMR S0 reset 229ms
264910 VOTE S4 -> S0 not vote: vote S3
264911 PSST S4 persist
264912 VOTE S3 -> S0 not vote: vote S3
264912 PSST S3 persist
265011 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
265011 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
265010 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
265011 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
265218 TIMR S4 timeout
265219 VOTE S4 start vote T107
265220 PSST S4 persist
265220 TIMR S4 reset 178ms
265222 VOTE S3 -> S4 vote
265222 TIMR S3 reset 337ms
265222 PSST S3 persist
265223 VOTE S4 <- S3 votes 2
265224 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
265224 PSST S0 persist
266015 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
266016 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
266016 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
266016 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
266038 TIMR S1 timeout
266039 VOTE S1 start vote T97
266039 PSST S1 persist
266039 TIMR S1 reset 284ms
267009 TIMR S4 timeout
267009 VOTE S4 start vote T108
267010 PSST S4 persist
267010 TIMR S4 reset 235ms
267012 VOTE S3 -> S4 vote
267012 TIMR S3 reset 346ms
267012 PSST S3 persist
267013 VOTE S4 <- S3 votes 2
267014 VOTE S0 -> S4 not vote: LLT 52 > 52 | LLI 8 > 7 
267014 PSST S0 persist
267016 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
267017 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
267016 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
267017 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
267200 TIMR S0 timeout
267201 VOTE S0 start vote T107
267202 PSST S0 persist
267202 TIMR S0 reset 284ms
267204 VOTE S4 -> S0 not vote: T107 < T108
267204 PSST S4 persist
267205 VOTE S3 -> S0 not vote: T107 < T108
267205 PSST S3 persist
267206 TERM S0 update T107 to T108
267206 PSST S0 persist
268020 LEAD S2 -> S0 T52 PLI8 PLT52 LC8 []
268020 LEAD S2 -> S3 T52 PLI7 PLT52 LC8 [{18 52}]
268020 LEAD S2 -> S1 T52 PLI8 PLT52 LC8 []
268019 LEAD S2 -> S4 T52 PLI7 PLT52 LC8 [{18 52}]
268726 KILL S0 killed
268727 KILL S1 killed
268727 KILL S2 killed
268727 KILL S3 killed
268727 KILL S4 killed
--- FAIL: TestPersist22C (26.87s)
    config.go:603: one(19) failed to reach agreement
FAIL
exit status 1
FAIL	6.5840/raft	26.876s
