// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM4K.hdl
/**
 * Memory of 4K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load , sel=address[0..2] , a=load1 , b=load2 , c=load3 , d=load4, e=load5, f=load6, g=load7, h=load8);
    RAM512(in=in , load=load1 , address=address[3..11] , out=outR1 );
    RAM512(in=in , load=load2 , address=address[3..11] , out=outR2 );
    RAM512(in=in , load=load3 , address=address[3..11] , out=outR3 );
    RAM512(in=in , load=load4 , address=address[3..11] , out=outR4 );
    RAM512(in=in , load=load5 , address=address[3..11] , out=outR5 );
    RAM512(in=in , load=load6 , address=address[3..11] , out=outR6 );
    RAM512(in=in , load=load7 , address=address[3..11] , out=outR7 );
    RAM512(in=in , load=load8 , address=address[3..11] , out=outR8 );
    Mux8Way16(a= outR1, b= outR2, c= outR3, d= outR4, e= outR5, f=outR6 , g=outR7 , h=outR8 , sel=address[0..2] , out=out );
}