// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_CurOptPotentialPlacement_List_BypassLess_Gen (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        predsNum,
        shape_idx,
        curOptPotentialPlacement_wrAddr_i,
        curOptPotentialPlacement_wrAddr_o,
        curOptPotentialPlacement_wrAddr_o_ap_vld,
        predOpt_idx_List_address0,
        predOpt_idx_List_ce0,
        predOpt_idx_List_q0,
        predOpt_idx_List_address1,
        predOpt_idx_List_ce1,
        predOpt_idx_List_q1,
        placement_dynamic_dict_Opt2Tile_values_address0,
        placement_dynamic_dict_Opt2Tile_values_ce0,
        placement_dynamic_dict_Opt2Tile_values_q0,
        placement_dynamic_dict_Opt2Tile_values_address1,
        placement_dynamic_dict_Opt2Tile_values_ce1,
        placement_dynamic_dict_Opt2Tile_values_q1,
        Tile2XY_0_address0,
        Tile2XY_0_ce0,
        Tile2XY_0_q0,
        Tile2XY_0_address1,
        Tile2XY_0_ce1,
        Tile2XY_0_q1,
        Tile2XY_1_address0,
        Tile2XY_1_ce0,
        Tile2XY_1_q0,
        Tile2XY_1_address1,
        Tile2XY_1_ce1,
        Tile2XY_1_q1,
        xy2Tile_address0,
        xy2Tile_ce0,
        xy2Tile_q0,
        allocated_tiles_shapes_values_address0,
        allocated_tiles_shapes_values_ce0,
        allocated_tiles_shapes_values_q0,
        curOptPotentialPlacement_address0,
        curOptPotentialPlacement_ce0,
        curOptPotentialPlacement_we0,
        curOptPotentialPlacement_d0,
        curOptPotentialPlacement_q0
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] predsNum;
input  [4:0] shape_idx;
input  [7:0] curOptPotentialPlacement_wrAddr_i;
output  [7:0] curOptPotentialPlacement_wrAddr_o;
output   curOptPotentialPlacement_wrAddr_o_ap_vld;
output  [3:0] predOpt_idx_List_address0;
output   predOpt_idx_List_ce0;
input  [5:0] predOpt_idx_List_q0;
output  [3:0] predOpt_idx_List_address1;
output   predOpt_idx_List_ce1;
input  [5:0] predOpt_idx_List_q1;
output  [6:0] placement_dynamic_dict_Opt2Tile_values_address0;
output   placement_dynamic_dict_Opt2Tile_values_ce0;
input  [4:0] placement_dynamic_dict_Opt2Tile_values_q0;
output  [6:0] placement_dynamic_dict_Opt2Tile_values_address1;
output   placement_dynamic_dict_Opt2Tile_values_ce1;
input  [4:0] placement_dynamic_dict_Opt2Tile_values_q1;
output  [3:0] Tile2XY_0_address0;
output   Tile2XY_0_ce0;
input  [1:0] Tile2XY_0_q0;
output  [3:0] Tile2XY_0_address1;
output   Tile2XY_0_ce1;
input  [1:0] Tile2XY_0_q1;
output  [3:0] Tile2XY_1_address0;
output   Tile2XY_1_ce0;
input  [1:0] Tile2XY_1_q0;
output  [3:0] Tile2XY_1_address1;
output   Tile2XY_1_ce1;
input  [1:0] Tile2XY_1_q1;
output  [3:0] xy2Tile_address0;
output   xy2Tile_ce0;
input  [3:0] xy2Tile_q0;
output  [8:0] allocated_tiles_shapes_values_address0;
output   allocated_tiles_shapes_values_ce0;
input  [3:0] allocated_tiles_shapes_values_q0;
output  [3:0] curOptPotentialPlacement_address0;
output   curOptPotentialPlacement_ce0;
output   curOptPotentialPlacement_we0;
output  [4:0] curOptPotentialPlacement_d0;
input  [4:0] curOptPotentialPlacement_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] curOptPotentialPlacement_wrAddr_o;
reg curOptPotentialPlacement_wrAddr_o_ap_vld;
reg[3:0] predOpt_idx_List_address0;
reg predOpt_idx_List_ce0;
reg predOpt_idx_List_ce1;
reg[6:0] placement_dynamic_dict_Opt2Tile_values_address0;
reg placement_dynamic_dict_Opt2Tile_values_ce0;
reg placement_dynamic_dict_Opt2Tile_values_ce1;
reg[3:0] Tile2XY_0_address0;
reg Tile2XY_0_ce0;
reg Tile2XY_0_ce1;
reg[3:0] Tile2XY_1_address0;
reg Tile2XY_1_ce0;
reg Tile2XY_1_ce1;
reg[3:0] xy2Tile_address0;
reg xy2Tile_ce0;
reg[8:0] allocated_tiles_shapes_values_address0;
reg allocated_tiles_shapes_values_ce0;
reg[3:0] curOptPotentialPlacement_address0;
reg curOptPotentialPlacement_ce0;
reg curOptPotentialPlacement_we0;
reg[4:0] curOptPotentialPlacement_d0;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] CGRA_NumTiles_shapes_values_address0;
reg    CGRA_NumTiles_shapes_values_ce0;
wire   [3:0] CGRA_NumTiles_shapes_values_q0;
reg   [7:0] potentialPlacement_wrAddr_List_0;
reg   [7:0] potentialPlacement_wrAddr_List_1;
reg   [1:0] CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0;
reg    CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ce0;
wire   [7:0] CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_q0;
wire   [1:0] CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_address0;
reg    CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ce0;
wire   [7:0] CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_q0;
reg   [3:0] reg_625;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state30;
reg   [3:0] reg_631;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state22;
reg   [3:0] reg_639;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state37;
reg   [4:0] CGRA_NumTiles_shapes_values_addr_reg_1440;
wire   [0:0] icmp_ln429_fu_659_p2;
reg   [0:0] icmp_ln429_reg_1445;
wire    ap_CS_fsm_state2;
wire   [0:0] grp_fu_605_p2;
reg   [0:0] icmp_ln470_reg_1461;
wire   [6:0] i_43_fu_688_p2;
reg   [6:0] i_43_reg_1476;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln429_1_fu_683_p2;
wire   [0:0] icmp_ln469_fu_705_p2;
reg   [0:0] icmp_ln469_reg_1486;
reg   [7:0] i_reg_1490;
wire   [6:0] trunc_ln470_fu_710_p1;
reg   [6:0] trunc_ln470_reg_1496;
reg   [0:0] icmp_ln470_1_reg_1501;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [7:0] tmp_cast_fu_735_p3;
reg   [7:0] tmp_cast_reg_1525;
wire    ap_CS_fsm_state7;
reg   [1:0] initialX_reg_1530;
wire   [3:0] zext_ln433_1_fu_743_p1;
reg   [3:0] zext_ln433_1_reg_1535;
reg   [1:0] initialY_reg_1541;
wire   [3:0] zext_ln434_fu_747_p1;
reg   [3:0] zext_ln434_reg_1546;
wire    ap_CS_fsm_state8;
wire  signed [1:0] empty_217_fu_756_p1;
reg  signed [1:0] empty_217_reg_1556;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_fu_779_p2;
reg   [0:0] icmp_reg_1561;
wire   [3:0] add_ln437_2_fu_791_p2;
reg   [3:0] add_ln437_2_reg_1569;
wire   [0:0] icmp_ln438_fu_803_p2;
reg   [0:0] icmp_ln438_reg_1574;
wire   [0:0] icmp_ln437_fu_785_p2;
wire   [1:0] select_ln437_fu_809_p3;
reg   [1:0] select_ln437_reg_1580;
wire   [1:0] select_ln437_3_fu_822_p3;
reg   [1:0] select_ln437_3_reg_1590;
wire   [0:0] or_ln446_fu_934_p2;
reg   [0:0] or_ln446_reg_1603;
wire    ap_CS_fsm_state10;
wire   [7:0] potentialPlacement_wrAddr_2_fu_963_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_return;
wire   [1:0] add_ln438_fu_969_p2;
reg   [1:0] add_ln438_reg_1620;
wire   [14:0] mul_ln497_fu_1000_p2;
reg   [14:0] mul_ln497_reg_1625;
wire    ap_CS_fsm_state14;
wire   [0:0] hasItst_loc_load_load_fu_1006_p1;
reg   [0:0] hasItst_loc_load_reg_1630;
wire    ap_CS_fsm_state17;
wire   [6:0] empty_221_fu_1012_p1;
reg   [6:0] empty_221_reg_1637;
wire   [0:0] icmp_ln508_fu_1022_p2;
reg   [0:0] icmp_ln508_reg_1663;
wire    ap_CS_fsm_state18;
wire   [7:0] zext_ln533_2_fu_1064_p1;
reg   [7:0] zext_ln533_2_reg_1697;
wire    ap_CS_fsm_state20;
wire   [7:0] zext_ln534_fu_1068_p1;
reg   [7:0] zext_ln534_reg_1704;
wire   [7:0] predX_0_10_fu_1118_p3;
reg   [7:0] predX_0_10_reg_1711;
wire    ap_CS_fsm_state21;
wire   [7:0] predY_0_10_fu_1156_p3;
reg   [7:0] predY_0_10_reg_1716;
wire   [0:0] and_ln569_fu_1201_p2;
reg   [0:0] and_ln569_reg_1726;
wire   [6:0] empty_223_fu_1214_p1;
reg   [6:0] empty_223_reg_1733;
wire    ap_CS_fsm_state24;
wire   [0:0] cmp25557_fu_1237_p2;
reg   [0:0] cmp25557_reg_1745;
wire   [3:0] i_48_fu_1257_p2;
reg   [3:0] i_48_reg_1752;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln574_fu_1251_p2;
wire   [4:0] zext_ln577_fu_1275_p1;
reg   [4:0] zext_ln577_reg_1762;
wire   [0:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_return;
reg   [0:0] targetBlock14_reg_1767;
wire    ap_CS_fsm_state27;
wire   [6:0] trunc_ln428_1_fu_1299_p1;
reg   [6:0] trunc_ln428_1_reg_1778;
wire   [0:0] cmp15343_fu_1303_p2;
reg   [0:0] cmp15343_reg_1783;
wire   [3:0] i_47_fu_1318_p2;
reg   [3:0] i_47_reg_1790;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln515_fu_1312_p2;
wire   [4:0] zext_ln518_fu_1336_p1;
reg   [4:0] zext_ln518_reg_1800;
wire   [6:0] trunc_ln428_fu_1355_p1;
reg   [6:0] trunc_ln428_reg_1815;
wire    ap_CS_fsm_state35;
wire   [0:0] cmp9033_fu_1359_p2;
reg   [0:0] cmp9033_reg_1820;
wire   [3:0] i_44_fu_1379_p2;
reg   [3:0] i_44_reg_1827;
wire    ap_CS_fsm_state36;
wire   [0:0] icmp_ln477_fu_1373_p2;
wire   [4:0] zext_ln480_fu_1397_p1;
reg   [4:0] zext_ln480_reg_1837;
wire   [0:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_return;
reg   [0:0] targetBlock12_reg_1842;
wire    ap_CS_fsm_state38;
reg   [7:0] potentialPlacement_AllPreds_address0;
reg    potentialPlacement_AllPreds_ce0;
reg    potentialPlacement_AllPreds_we0;
wire   [3:0] potentialPlacement_AllPreds_q0;
reg    potentialPlacement_AllPreds_ce1;
wire   [3:0] potentialPlacement_AllPreds_q1;
reg   [3:0] intersection_address0;
reg    intersection_ce0;
reg    intersection_we0;
wire   [3:0] intersection_q0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_ready;
wire   [7:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_ce0;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_ce0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_we0;
wire   [4:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_d0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_ready;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_ready;
wire   [7:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce0;
wire   [7:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address1;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce1;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_ce0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_we0;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_d0;
wire   [0:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out_ap_vld;
wire   [7:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out_ap_vld;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_ready;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_ce0;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_ce0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_we0;
wire   [4:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_d0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_ready;
wire   [7:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out_ap_vld;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_ce0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_we0;
wire   [4:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_d0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_ready;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_ce0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_ready;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_ce0;
wire   [0:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_return;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_done;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_idle;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_ready;
wire   [3:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_address0;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_ce0;
reg   [1:0] m_reg_420;
wire    ap_CS_fsm_state13;
reg   [3:0] indvar_flatten_reg_432;
reg   [1:0] n_reg_443;
reg   [7:0] potentialPlacement_wrAddr_1_reg_454;
reg   [7:0] potentialPlacement_wrAddr_reg_466;
reg    ap_block_state12_on_subcall_done;
reg   [7:0] conv115123_in_reg_481;
reg   [7:0] conv72119122_in_reg_491;
reg   [7:0] existLen_1_reg_500;
wire    ap_CS_fsm_state29;
reg    ap_block_state29_on_subcall_done;
reg   [7:0] existLen_reg_511;
wire    ap_CS_fsm_state34;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg;
wire    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_ce0;
wire   [8:0] grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_address0;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg;
wire   [63:0] zext_ln453_fu_654_p1;
wire   [63:0] zext_ln432_fu_694_p1;
wire   [63:0] zext_ln432_1_fu_721_p1;
wire   [63:0] zext_ln433_fu_726_p1;
wire   [63:0] zext_ln437_fu_751_p1;
wire   [63:0] zext_ln437_1_fu_817_p1;
wire   [63:0] zext_ln438_fu_830_p1;
wire   [63:0] zext_ln450_fu_948_p1;
wire   [63:0] zext_ln460_fu_958_p1;
wire   [63:0] zext_ln531_fu_1034_p1;
wire   [63:0] zext_ln533_fu_1039_p1;
wire   [63:0] zext_ln531_1_fu_1044_p1;
wire   [63:0] zext_ln533_1_fu_1050_p1;
wire   [63:0] zext_ln561_fu_1186_p1;
wire   [63:0] tmp_62_cast_fu_1270_p1;
wire   [63:0] zext_ln584_fu_1279_p1;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_61_cast_fu_1331_p1;
wire   [63:0] zext_ln525_fu_1340_p1;
wire   [63:0] tmp_59_cast_fu_1392_p1;
wire   [63:0] zext_ln487_fu_1401_p1;
wire    ap_CS_fsm_state39;
wire   [7:0] grp_fu_619_p2;
reg    ap_block_state33_on_subcall_done;
wire   [0:0] trunc_ln465_fu_835_p1;
reg   [6:0] i_33_fu_136;
reg   [7:0] predY_0_1_fu_140;
wire   [7:0] zext_ln532_fu_1060_p1;
reg   [7:0] predX_0_1_fu_144;
wire   [7:0] zext_ln531_2_fu_1056_p1;
reg   [7:0] inc23826_fu_148;
reg   [3:0] i_42_fu_152;
reg   [3:0] i_41_fu_156;
reg   [3:0] i_39_fu_160;
wire   [7:0] zext_ln429_fu_679_p1;
wire   [3:0] trunc_ln460_fu_732_p1;
wire  signed [3:0] CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_fu_760_p1;
wire   [3:0] x_fu_764_p2;
wire   [1:0] tmp_fu_769_p4;
wire   [1:0] add_ln437_fu_797_p2;
wire  signed [1:0] empty_219_fu_854_p1;
wire  signed [3:0] CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1_fu_858_p1;
wire   [3:0] x_mid1_fu_862_p2;
wire   [1:0] tmp_34_fu_867_p4;
wire   [0:0] icmp51_fu_877_p2;
wire   [1:0] select_ln437_2_fu_889_p3;
wire  signed [1:0] trunc_ln440_fu_900_p1;
wire  signed [3:0] sext_ln440_fu_904_p1;
wire   [3:0] y_fu_908_p2;
wire   [1:0] tmp_35_fu_918_p4;
wire   [0:0] select_ln437_1_fu_883_p3;
wire   [0:0] icmp_ln446_fu_928_p2;
wire   [1:0] add_ln437_1_fu_895_p2;
wire   [1:0] y_1_fu_913_p2;
wire   [3:0] tmp_s_fu_940_p3;
wire   [7:0] add_ln460_fu_953_p2;
wire   [0:0] icmp_ln497_fu_978_p2;
wire   [6:0] trunc_ln497_fu_974_p1;
wire   [6:0] select_ln497_fu_984_p3;
wire   [6:0] mul_ln497_fu_1000_p0;
wire   [7:0] mul_ln497_fu_1000_p1;
wire   [0:0] icmp_ln542_fu_1099_p2;
wire   [7:0] predX_0_8_fu_1104_p2;
wire   [0:0] icmp_ln539_fu_1088_p2;
wire   [7:0] predX_0_7_fu_1093_p2;
wire   [7:0] predX_0_9_fu_1110_p3;
wire   [0:0] icmp_ln553_fu_1137_p2;
wire   [7:0] predY_0_8_fu_1142_p2;
wire   [0:0] icmp_ln550_fu_1126_p2;
wire   [7:0] predY_0_7_fu_1131_p2;
wire   [7:0] predY_0_9_fu_1148_p3;
wire   [1:0] trunc_ln561_fu_1164_p1;
wire   [3:0] tmp_58_cast_fu_1168_p3;
wire   [3:0] trunc_ln561_1_fu_1176_p1;
wire   [3:0] add_ln561_fu_1180_p2;
wire   [0:0] icmp_ln569_fu_1191_p2;
wire   [0:0] icmp_ln569_1_fu_1196_p2;
wire   [8:0] tmp_26_fu_1263_p3;
wire   [8:0] tmp_25_fu_1324_p3;
wire   [8:0] tmp_24_fu_1385_p3;
reg   [38:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_block_state27_on_subcall_done;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_block_state38_on_subcall_done;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire   [14:0] mul_ln497_fu_1000_p00;
wire   [14:0] mul_ln497_fu_1000_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 potentialPlacement_wrAddr_List_0 = 8'd0;
#0 potentialPlacement_wrAddr_List_1 = 8'd0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg = 1'b0;
#0 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg = 1'b0;
end

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j #(
    .DataWidth( 4 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
CGRA_NumTiles_shapes_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CGRA_NumTiles_shapes_values_address0),
    .ce0(CGRA_NumTiles_shapes_values_ce0),
    .q0(CGRA_NumTiles_shapes_values_q0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0),
    .ce0(CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ce0),
    .q0(CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_q0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_address0),
    .ce0(CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ce0),
    .q0(CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_q0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC #(
    .DataWidth( 4 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
potentialPlacement_AllPreds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(potentialPlacement_AllPreds_address0),
    .ce0(potentialPlacement_AllPreds_ce0),
    .we0(potentialPlacement_AllPreds_we0),
    .d0(reg_631),
    .q0(potentialPlacement_AllPreds_q0),
    .address1(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address1),
    .ce1(potentialPlacement_AllPreds_ce1),
    .q1(potentialPlacement_AllPreds_q1)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
intersection_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(intersection_address0),
    .ce0(intersection_ce0),
    .we0(intersection_we0),
    .d0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_d0),
    .q0(intersection_q0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_ready),
    .i(trunc_ln470_reg_1496),
    .potentialPlacement_AllPreds_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_address0),
    .potentialPlacement_AllPreds_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_ce0),
    .potentialPlacement_AllPreds_q0(potentialPlacement_AllPreds_q0),
    .curOptPotentialPlacement_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_address0),
    .curOptPotentialPlacement_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_ce0),
    .curOptPotentialPlacement_we0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_we0),
    .curOptPotentialPlacement_d0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_d0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_ready),
    .CGRA_NumTiles_shapes_values_load(reg_625),
    .shape_idx_load(shape_idx),
    .surrTile(reg_631),
    .ap_return(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_return)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_ready),
    .conv115123_in(conv115123_in_reg_481),
    .mul_ln497(mul_ln497_reg_1625),
    .potentialPlacement_AllPreds_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address0),
    .potentialPlacement_AllPreds_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce0),
    .potentialPlacement_AllPreds_q0(potentialPlacement_AllPreds_q0),
    .potentialPlacement_AllPreds_address1(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address1),
    .potentialPlacement_AllPreds_ce1(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce1),
    .potentialPlacement_AllPreds_q1(potentialPlacement_AllPreds_q1),
    .intersection_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_address0),
    .intersection_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_ce0),
    .intersection_we0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_we0),
    .intersection_d0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_d0),
    .hasItst_out(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out),
    .hasItst_out_ap_vld(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out_ap_vld),
    .inc1313173_out(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out),
    .inc1313173_out_ap_vld(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out_ap_vld)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_ready),
    .inc1313173_reload(empty_221_reg_1637),
    .intersection_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_address0),
    .intersection_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_ce0),
    .intersection_q0(intersection_q0),
    .curOptPotentialPlacement_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_address0),
    .curOptPotentialPlacement_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_ce0),
    .curOptPotentialPlacement_we0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_we0),
    .curOptPotentialPlacement_d0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_d0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_ready),
    .inc23826(inc23826_fu_148),
    .CGRA_NumTiles_shapes_values_load_1(reg_625),
    .shape_idx_load(shape_idx),
    .BypassTile(reg_631),
    .zext_ln561_2(reg_631),
    .existLen_2_out(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out),
    .existLen_2_out_ap_vld(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out_ap_vld),
    .curOptPotentialPlacement_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_address0),
    .curOptPotentialPlacement_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_ce0),
    .curOptPotentialPlacement_we0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_we0),
    .curOptPotentialPlacement_d0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_d0)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_ready),
    .existLen_2_reload(empty_223_reg_1733),
    .zext_ln577(reg_639),
    .curOptPotentialPlacement_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_address0),
    .curOptPotentialPlacement_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_ce0),
    .curOptPotentialPlacement_q0(curOptPotentialPlacement_q0),
    .ap_return(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_return)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_ready),
    .existLen_1(trunc_ln428_1_reg_1778),
    .intersection_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_address0),
    .intersection_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_ce0),
    .intersection_q0(intersection_q0),
    .allocated_tiles_shapes_values_load_2(reg_639),
    .ap_return(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_return)
);

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7 grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start),
    .ap_done(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_done),
    .ap_idle(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_idle),
    .ap_ready(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_ready),
    .existLen(trunc_ln428_reg_1815),
    .zext_ln480(reg_639),
    .curOptPotentialPlacement_address0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_address0),
    .curOptPotentialPlacement_ce0(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_ce0),
    .curOptPotentialPlacement_q0(curOptPotentialPlacement_q0),
    .ap_return(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_return)
);

runOne_mul_7ns_8ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_7ns_8ns_15_1_1_U100(
    .din0(mul_ln497_fu_1000_p0),
    .din1(mul_ln497_fu_1000_p1),
    .dout(mul_ln497_fu_1000_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp9033_reg_1820 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp15343_reg_1783 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg <= 1'b0;
    end else begin
        if (((cmp25557_reg_1745 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg <= 1'b1;
        end else if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_ready == 1'b1)) begin
            grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln508_fu_1022_p2 == 1'd0) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((icmp_ln508_fu_1022_p2 == 1'd0) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
        existLen_1_reg_500 <= 8'd0;
    end else if (((1'b0 == ap_block_state29_on_subcall_done) & (icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        existLen_1_reg_500 <= grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        existLen_reg_511 <= 8'd0;
    end else if (((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        existLen_reg_511 <= i_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln429_fu_659_p2 == 1'd1))) begin
        i_33_fu_136 <= 7'd0;
    end else if (((icmp_ln437_fu_785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_33_fu_136 <= i_43_reg_1476;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        i_39_fu_160 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        i_39_fu_160 <= i_44_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
        i_41_fu_156 <= 4'd0;
    end else if (((1'b0 == ap_block_state33_on_subcall_done) & (1'b1 == ap_CS_fsm_state33))) begin
        i_41_fu_156 <= i_47_reg_1790;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        i_42_fu_152 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        i_42_fu_152 <= i_48_reg_1752;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((hasItst_loc_load_load_fu_1006_p1 == 1'd0) | ((icmp_ln470_1_reg_1501 == 1'd0) & (icmp_ln429_reg_1445 == 1'd1))) | ((icmp_ln470_reg_1461 == 1'd0) & (icmp_ln429_reg_1445 == 1'd0))))) begin
        inc23826_fu_148 <= 8'd0;
    end else if (((1'd0 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        inc23826_fu_148 <= grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten_reg_432 <= add_ln437_2_reg_1569;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_432 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m_reg_420 <= select_ln437_3_reg_1590;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        m_reg_420 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        n_reg_443 <= add_ln438_reg_1620;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        n_reg_443 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        potentialPlacement_wrAddr_1_reg_454 <= potentialPlacement_wrAddr_reg_466;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        potentialPlacement_wrAddr_1_reg_454 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_ln446_fu_934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b0 == ap_block_state12_on_subcall_done) & (grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_return == 1'd1) & (or_ln446_reg_1603 == 1'd0) & (1'b1 == ap_CS_fsm_state12)))) begin
        potentialPlacement_wrAddr_reg_466 <= potentialPlacement_wrAddr_1_reg_454;
    end else if (((1'b0 == ap_block_state12_on_subcall_done) & (grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_return == 1'd0) & (or_ln446_reg_1603 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        potentialPlacement_wrAddr_reg_466 <= potentialPlacement_wrAddr_2_fu_963_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        predX_0_1_fu_144 <= zext_ln531_2_fu_1056_p1;
    end else if (((1'd0 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        predX_0_1_fu_144 <= predX_0_10_reg_1711;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        predY_0_1_fu_140 <= zext_ln532_fu_1060_p1;
    end else if (((1'd0 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        predY_0_1_fu_140 <= predY_0_10_reg_1716;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        CGRA_NumTiles_shapes_values_addr_reg_1440 <= zext_ln453_fu_654_p1;
        icmp_ln429_reg_1445 <= icmp_ln429_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln437_2_reg_1569 <= add_ln437_2_fu_791_p2;
        empty_217_reg_1556 <= empty_217_fu_756_p1;
        icmp_reg_1561 <= icmp_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln438_reg_1620 <= add_ln438_fu_969_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        and_ln569_reg_1726 <= and_ln569_fu_1201_p2;
        predX_0_10_reg_1711 <= predX_0_10_fu_1118_p3;
        predY_0_10_reg_1716 <= predY_0_10_fu_1156_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        cmp15343_reg_1783 <= cmp15343_fu_1303_p2;
        trunc_ln428_1_reg_1778 <= trunc_ln428_1_fu_1299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        cmp25557_reg_1745 <= cmp25557_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        cmp9033_reg_1820 <= cmp9033_fu_1359_p2;
        trunc_ln428_reg_1815 <= trunc_ln428_fu_1355_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln469_fu_705_p2 == 1'd0) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        conv115123_in_reg_481 <= potentialPlacement_wrAddr_List_1;
        conv72119122_in_reg_491 <= potentialPlacement_wrAddr_List_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
        empty_221_reg_1637 <= empty_221_fu_1012_p1;
        hasItst_loc_load_reg_1630 <= grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_223_reg_1733 <= empty_223_fu_1214_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_43_reg_1476 <= i_43_fu_688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        i_44_reg_1827 <= i_44_fu_1379_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        i_47_reg_1790 <= i_47_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (((((icmp_ln470_1_reg_1501 == 1'd0) & (icmp_ln469_reg_1486 == 1'd0) & (icmp_ln429_reg_1445 == 1'd1)) | ((hasItst_loc_load_reg_1630 == 1'd0) & (icmp_ln469_reg_1486 == 1'd0))) | ((hasItst_loc_load_reg_1630 == 1'd0) & (icmp_ln429_reg_1445 == 1'd0))) | ((icmp_ln470_reg_1461 == 1'd0) & (icmp_ln429_reg_1445 == 1'd0))))) begin
        i_48_reg_1752 <= i_48_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln429_1_fu_683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_reg_1490 <= potentialPlacement_wrAddr_List_0;
        icmp_ln469_reg_1486 <= icmp_ln469_fu_705_p2;
        icmp_ln470_1_reg_1501 <= grp_fu_605_p2;
        trunc_ln470_reg_1496 <= trunc_ln470_fu_710_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln437_fu_785_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        icmp_ln438_reg_1574 <= icmp_ln438_fu_803_p2;
        select_ln437_3_reg_1590 <= select_ln437_3_fu_822_p3;
        select_ln437_reg_1580 <= select_ln437_fu_809_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln470_reg_1461 <= grp_fu_605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
        icmp_ln508_reg_1663 <= icmp_ln508_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        initialX_reg_1530 <= Tile2XY_0_q0;
        initialY_reg_1541 <= Tile2XY_1_q0;
        tmp_cast_reg_1525[7 : 4] <= tmp_cast_fu_735_p3[7 : 4];
        zext_ln433_1_reg_1535[1 : 0] <= zext_ln433_1_fu_743_p1[1 : 0];
        zext_ln434_reg_1546[1 : 0] <= zext_ln434_fu_747_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln497_reg_1625 <= mul_ln497_fu_1000_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        or_ln446_reg_1603 <= or_ln446_fu_934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln465_fu_835_p1 == 1'd0) & (icmp_ln437_fu_785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        potentialPlacement_wrAddr_List_0 <= potentialPlacement_wrAddr_1_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln465_fu_835_p1 == 1'd1) & (icmp_ln437_fu_785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        potentialPlacement_wrAddr_List_1 <= potentialPlacement_wrAddr_1_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_625 <= CGRA_NumTiles_shapes_values_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_631 <= xy2Tile_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_639 <= allocated_tiles_shapes_values_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp9033_reg_1820 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        targetBlock12_reg_1842 <= grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp25557_reg_1745 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        targetBlock14_reg_1767 <= grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        zext_ln480_reg_1837[3 : 0] <= zext_ln480_fu_1397_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        zext_ln518_reg_1800[3 : 0] <= zext_ln518_fu_1336_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        zext_ln533_2_reg_1697[1 : 0] <= zext_ln533_2_fu_1064_p1[1 : 0];
        zext_ln534_reg_1704[1 : 0] <= zext_ln534_fu_1068_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        zext_ln577_reg_1762[3 : 0] <= zext_ln577_fu_1275_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18))) begin
        CGRA_NumTiles_shapes_values_address0 = CGRA_NumTiles_shapes_values_addr_reg_1440;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        CGRA_NumTiles_shapes_values_address0 = zext_ln453_fu_654_p1;
    end else begin
        CGRA_NumTiles_shapes_values_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29)))) begin
        CGRA_NumTiles_shapes_values_ce0 = 1'b1;
    end else begin
        CGRA_NumTiles_shapes_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0 = zext_ln437_1_fu_817_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0 = zext_ln437_fu_751_p1;
    end else begin
        CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ce0 = 1'b1;
    end else begin
        CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ce0 = 1'b1;
    end else begin
        CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        Tile2XY_0_address0 = zext_ln533_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Tile2XY_0_address0 = zext_ln433_fu_726_p1;
    end else begin
        Tile2XY_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state19))) begin
        Tile2XY_0_ce0 = 1'b1;
    end else begin
        Tile2XY_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        Tile2XY_0_ce1 = 1'b1;
    end else begin
        Tile2XY_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        Tile2XY_1_address0 = zext_ln533_1_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Tile2XY_1_address0 = zext_ln433_fu_726_p1;
    end else begin
        Tile2XY_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state19))) begin
        Tile2XY_1_ce0 = 1'b1;
    end else begin
        Tile2XY_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        Tile2XY_1_ce1 = 1'b1;
    end else begin
        Tile2XY_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        allocated_tiles_shapes_values_address0 = tmp_59_cast_fu_1392_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        allocated_tiles_shapes_values_address0 = tmp_61_cast_fu_1331_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        allocated_tiles_shapes_values_address0 = tmp_62_cast_fu_1270_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        allocated_tiles_shapes_values_address0 = 9'd0;
    end else if (((or_ln446_reg_1603 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        allocated_tiles_shapes_values_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_address0;
    end else begin
        allocated_tiles_shapes_values_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state25))) begin
        allocated_tiles_shapes_values_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        allocated_tiles_shapes_values_ce0 = 1'b0;
    end else if (((or_ln446_reg_1603 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        allocated_tiles_shapes_values_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_ce0;
    end else begin
        allocated_tiles_shapes_values_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state27_on_subcall_done)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state29_on_subcall_done)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state33_on_subcall_done)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state38_on_subcall_done)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state25) & ((((icmp_ln574_fu_1251_p2 == 1'd1) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((icmp_ln469_reg_1486 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((((icmp_ln574_fu_1251_p2 == 1'd1) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((icmp_ln469_reg_1486 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        curOptPotentialPlacement_address0 = zext_ln487_fu_1401_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        curOptPotentialPlacement_address0 = zext_ln525_fu_1340_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        curOptPotentialPlacement_address0 = zext_ln584_fu_1279_p1;
    end else if (((cmp9033_reg_1820 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        curOptPotentialPlacement_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_address0;
    end else if (((cmp25557_reg_1745 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        curOptPotentialPlacement_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        curOptPotentialPlacement_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_address0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        curOptPotentialPlacement_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        curOptPotentialPlacement_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_address0;
    end else begin
        curOptPotentialPlacement_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28) | ((1'b0 == ap_block_state33_on_subcall_done) & (1'b1 == ap_CS_fsm_state33)))) begin
        curOptPotentialPlacement_ce0 = 1'b1;
    end else if (((cmp9033_reg_1820 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        curOptPotentialPlacement_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_curOptPotentialPlacement_ce0;
    end else if (((cmp25557_reg_1745 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        curOptPotentialPlacement_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_curOptPotentialPlacement_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        curOptPotentialPlacement_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_ce0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        curOptPotentialPlacement_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        curOptPotentialPlacement_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_ce0;
    end else begin
        curOptPotentialPlacement_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        curOptPotentialPlacement_d0 = zext_ln480_reg_1837;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        curOptPotentialPlacement_d0 = zext_ln518_reg_1800;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        curOptPotentialPlacement_d0 = zext_ln577_reg_1762;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        curOptPotentialPlacement_d0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_d0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        curOptPotentialPlacement_d0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        curOptPotentialPlacement_d0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_d0;
    end else begin
        curOptPotentialPlacement_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state33_on_subcall_done) & (1'b1 == ap_CS_fsm_state33) & ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_return == 1'd1) | (cmp15343_reg_1783 == 1'd0))) | ((1'b1 == ap_CS_fsm_state39) & ((targetBlock12_reg_1842 == 1'd1) | (cmp9033_reg_1820 == 1'd0))) | ((1'b1 == ap_CS_fsm_state28) & ((targetBlock14_reg_1767 == 1'd1) | (cmp25557_reg_1745 == 1'd0))))) begin
        curOptPotentialPlacement_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        curOptPotentialPlacement_we0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_curOptPotentialPlacement_we0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        curOptPotentialPlacement_we0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_curOptPotentialPlacement_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        curOptPotentialPlacement_we0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_curOptPotentialPlacement_we0;
    end else begin
        curOptPotentialPlacement_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        curOptPotentialPlacement_wrAddr_o = potentialPlacement_wrAddr_List_0;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln429_1_fu_683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        curOptPotentialPlacement_wrAddr_o = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
        curOptPotentialPlacement_wrAddr_o = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out;
    end else if (((1'd1 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
        curOptPotentialPlacement_wrAddr_o = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out;
    end else if ((((1'b1 == ap_CS_fsm_state39) & ((targetBlock12_reg_1842 == 1'd1) | (cmp9033_reg_1820 == 1'd0))) | ((1'b1 == ap_CS_fsm_state28) & ((targetBlock14_reg_1767 == 1'd1) | (cmp25557_reg_1745 == 1'd0))) | ((1'b1 == ap_CS_fsm_state33) & ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_return == 1'd1) | (cmp15343_reg_1783 == 1'd0))))) begin
        curOptPotentialPlacement_wrAddr_o = grp_fu_619_p2;
    end else begin
        curOptPotentialPlacement_wrAddr_o = curOptPotentialPlacement_wrAddr_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_state33_on_subcall_done) & (1'b1 == ap_CS_fsm_state33) & ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_return == 1'd1) | (cmp15343_reg_1783 == 1'd0))) | ((1'b1 == ap_CS_fsm_state39) & ((targetBlock12_reg_1842 == 1'd1) | (cmp9033_reg_1820 == 1'd0))) | ((1'b1 == ap_CS_fsm_state28) & ((targetBlock14_reg_1767 == 1'd1) | (cmp25557_reg_1745 == 1'd0))) | ((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((1'd1 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_CS_fsm_state17) & (((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((icmp_ln508_fu_1022_p2 == 1'd1) & (hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1)))) | ((icmp_ln429_1_fu_683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        curOptPotentialPlacement_wrAddr_o_ap_vld = 1'b1;
    end else begin
        curOptPotentialPlacement_wrAddr_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((cmp15343_reg_1783 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        intersection_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_address0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        intersection_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        intersection_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_address0;
    end else begin
        intersection_address0 = 'bx;
    end
end

always @ (*) begin
    if (((cmp15343_reg_1783 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        intersection_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_intersection_ce0;
    end else if (((icmp_ln508_reg_1663 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        intersection_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_intersection_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        intersection_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_ce0;
    end else begin
        intersection_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        intersection_we0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_intersection_we0;
    end else begin
        intersection_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        placement_dynamic_dict_Opt2Tile_values_address0 = zext_ln533_fu_1039_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        placement_dynamic_dict_Opt2Tile_values_address0 = zext_ln432_1_fu_721_p1;
    end else begin
        placement_dynamic_dict_Opt2Tile_values_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state5))) begin
        placement_dynamic_dict_Opt2Tile_values_ce0 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        placement_dynamic_dict_Opt2Tile_values_ce1 = 1'b1;
    end else begin
        placement_dynamic_dict_Opt2Tile_values_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        potentialPlacement_AllPreds_address0 = zext_ln460_fu_958_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        potentialPlacement_AllPreds_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        potentialPlacement_AllPreds_address0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_address0;
    end else begin
        potentialPlacement_AllPreds_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
        potentialPlacement_AllPreds_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        potentialPlacement_AllPreds_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        potentialPlacement_AllPreds_ce0 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_potentialPlacement_AllPreds_ce0;
    end else begin
        potentialPlacement_AllPreds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        potentialPlacement_AllPreds_ce1 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_potentialPlacement_AllPreds_ce1;
    end else begin
        potentialPlacement_AllPreds_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_on_subcall_done) & (grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_return == 1'd0) & (or_ln446_reg_1603 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        potentialPlacement_AllPreds_we0 = 1'b1;
    end else begin
        potentialPlacement_AllPreds_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        predOpt_idx_List_address0 = 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        predOpt_idx_List_address0 = zext_ln432_fu_694_p1;
    end else begin
        predOpt_idx_List_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state4))) begin
        predOpt_idx_List_ce0 = 1'b1;
    end else begin
        predOpt_idx_List_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        predOpt_idx_List_ce1 = 1'b1;
    end else begin
        predOpt_idx_List_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        xy2Tile_address0 = zext_ln561_fu_1186_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xy2Tile_address0 = zext_ln450_fu_948_p1;
    end else begin
        xy2Tile_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10))) begin
        xy2Tile_ce0 = 1'b1;
    end else begin
        xy2Tile_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln429_fu_659_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln429_fu_659_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((icmp_ln469_fu_705_p2 == 1'd1) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((icmp_ln469_fu_705_p2 == 1'd0) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln469_fu_705_p2 == 1'd0) & (icmp_ln429_1_fu_683_p2 == 1'd1) & (grp_fu_605_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln437_fu_785_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((or_ln446_fu_934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (((hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0)) | ((hasItst_loc_load_load_fu_1006_p1 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'd1 == and_ln569_reg_1726) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & ((((icmp_ln574_fu_1251_p2 == 1'd1) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_1_reg_1501 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((icmp_ln469_reg_1486 == 1'd1) & (icmp_ln429_reg_1445 == 1'd1))) | ((hasItst_loc_load_reg_1630 == 1'd1) & (icmp_ln470_reg_1461 == 1'd1) & (icmp_ln429_reg_1445 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b0 == ap_block_state27_on_subcall_done) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln515_fu_1312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b0 == ap_block_state33_on_subcall_done) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln477_fu_1373_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b0 == ap_block_state38_on_subcall_done) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_fu_760_p1 = empty_217_fu_756_p1;

assign CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1_fu_858_p1 = empty_219_fu_854_p1;

assign CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_address0 = zext_ln438_fu_830_p1;

assign Tile2XY_0_address1 = zext_ln531_1_fu_1044_p1;

assign Tile2XY_1_address1 = zext_ln531_1_fu_1044_p1;

assign add_ln437_1_fu_895_p2 = (select_ln437_2_fu_889_p3 + initialX_reg_1530);

assign add_ln437_2_fu_791_p2 = (indvar_flatten_reg_432 + 4'd1);

assign add_ln437_fu_797_p2 = (m_reg_420 + 2'd1);

assign add_ln438_fu_969_p2 = (select_ln437_reg_1580 + 2'd1);

assign add_ln460_fu_953_p2 = (tmp_cast_reg_1525 + potentialPlacement_wrAddr_1_reg_454);

assign add_ln561_fu_1180_p2 = (tmp_58_cast_fu_1168_p3 + trunc_ln561_1_fu_1176_p1);

assign and_ln569_fu_1201_p2 = (icmp_ln569_fu_1191_p2 & icmp_ln569_1_fu_1196_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_done == 1'b0) & (or_ln446_reg_1603 == 1'd0));
end

always @ (*) begin
    ap_block_state27_on_subcall_done = ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_done == 1'b0) & (cmp25557_reg_1745 == 1'd1));
end

always @ (*) begin
    ap_block_state29_on_subcall_done = ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_done == 1'b0) & (icmp_ln508_reg_1663 == 1'd1));
end

always @ (*) begin
    ap_block_state33_on_subcall_done = ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_done == 1'b0) & (cmp15343_reg_1783 == 1'd1));
end

always @ (*) begin
    ap_block_state38_on_subcall_done = ((grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_done == 1'b0) & (cmp9033_reg_1820 == 1'd1));
end

assign cmp15343_fu_1303_p2 = (($signed(existLen_1_reg_500) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign cmp25557_fu_1237_p2 = (($signed(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign cmp9033_fu_1359_p2 = (($signed(existLen_reg_511) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign empty_217_fu_756_p1 = CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_q0[1:0];

assign empty_219_fu_854_p1 = CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_q0[1:0];

assign empty_221_fu_1012_p1 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out[6:0];

assign empty_223_fu_1214_p1 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_existLen_2_out[6:0];

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_address0 = 9'd0;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_allocated_tiles_shapes_values_ce0 = 1'b0;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg;

assign grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg;

assign grp_fu_605_p2 = (($signed(potentialPlacement_wrAddr_List_0) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign grp_fu_619_p2 = (curOptPotentialPlacement_wrAddr_i + 8'd1);

assign hasItst_loc_load_load_fu_1006_p1 = grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_hasItst_out;

assign i_43_fu_688_p2 = (i_33_fu_136 + 7'd1);

assign i_44_fu_1379_p2 = (i_39_fu_160 + 4'd1);

assign i_47_fu_1318_p2 = (i_41_fu_156 + 4'd1);

assign i_48_fu_1257_p2 = (i_42_fu_152 + 4'd1);

assign icmp51_fu_877_p2 = ((tmp_34_fu_867_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_fu_779_p2 = ((tmp_fu_769_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln429_1_fu_683_p2 = ((zext_ln429_fu_679_p1 == predsNum) ? 1'b1 : 1'b0);

assign icmp_ln429_fu_659_p2 = (($signed(predsNum) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln437_fu_785_p2 = ((indvar_flatten_reg_432 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln438_fu_803_p2 = ((n_reg_443 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln446_fu_928_p2 = ((tmp_35_fu_918_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln469_fu_705_p2 = ((predsNum == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln477_fu_1373_p2 = ((i_39_fu_160 == reg_625) ? 1'b1 : 1'b0);

assign icmp_ln497_fu_978_p2 = (($signed(conv72119122_in_reg_491) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln508_fu_1022_p2 = (($signed(grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_inc1313173_out) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_1312_p2 = ((i_41_fu_156 == reg_625) ? 1'b1 : 1'b0);

assign icmp_ln539_fu_1088_p2 = (($signed(predX_0_1_fu_144) < $signed(zext_ln533_2_reg_1697)) ? 1'b1 : 1'b0);

assign icmp_ln542_fu_1099_p2 = ((predX_0_1_fu_144 == zext_ln533_2_reg_1697) ? 1'b1 : 1'b0);

assign icmp_ln550_fu_1126_p2 = (($signed(predY_0_1_fu_140) < $signed(zext_ln534_reg_1704)) ? 1'b1 : 1'b0);

assign icmp_ln553_fu_1137_p2 = ((predY_0_1_fu_140 == zext_ln534_reg_1704) ? 1'b1 : 1'b0);

assign icmp_ln569_1_fu_1196_p2 = ((predY_0_10_fu_1156_p3 == zext_ln534_reg_1704) ? 1'b1 : 1'b0);

assign icmp_ln569_fu_1191_p2 = ((predX_0_10_fu_1118_p3 == zext_ln533_2_reg_1697) ? 1'b1 : 1'b0);

assign icmp_ln574_fu_1251_p2 = ((i_42_fu_152 == reg_625) ? 1'b1 : 1'b0);

assign mul_ln497_fu_1000_p0 = mul_ln497_fu_1000_p00;

assign mul_ln497_fu_1000_p00 = select_ln497_fu_984_p3;

assign mul_ln497_fu_1000_p1 = mul_ln497_fu_1000_p10;

assign mul_ln497_fu_1000_p10 = conv115123_in_reg_481;

assign or_ln446_fu_934_p2 = (select_ln437_1_fu_883_p3 | icmp_ln446_fu_928_p2);

assign placement_dynamic_dict_Opt2Tile_values_address1 = zext_ln531_fu_1034_p1;

assign potentialPlacement_wrAddr_2_fu_963_p2 = (potentialPlacement_wrAddr_1_reg_454 + 8'd1);

assign predOpt_idx_List_address1 = 4'd0;

assign predX_0_10_fu_1118_p3 = ((icmp_ln539_fu_1088_p2[0:0] == 1'b1) ? predX_0_7_fu_1093_p2 : predX_0_9_fu_1110_p3);

assign predX_0_7_fu_1093_p2 = (predX_0_1_fu_144 + 8'd1);

assign predX_0_8_fu_1104_p2 = ($signed(predX_0_1_fu_144) + $signed(8'd255));

assign predX_0_9_fu_1110_p3 = ((icmp_ln542_fu_1099_p2[0:0] == 1'b1) ? predX_0_1_fu_144 : predX_0_8_fu_1104_p2);

assign predY_0_10_fu_1156_p3 = ((icmp_ln550_fu_1126_p2[0:0] == 1'b1) ? predY_0_7_fu_1131_p2 : predY_0_9_fu_1148_p3);

assign predY_0_7_fu_1131_p2 = (predY_0_1_fu_140 + 8'd1);

assign predY_0_8_fu_1142_p2 = ($signed(predY_0_1_fu_140) + $signed(8'd255));

assign predY_0_9_fu_1148_p3 = ((icmp_ln553_fu_1137_p2[0:0] == 1'b1) ? predY_0_1_fu_140 : predY_0_8_fu_1142_p2);

assign select_ln437_1_fu_883_p3 = ((icmp_ln438_reg_1574[0:0] == 1'b1) ? icmp51_fu_877_p2 : icmp_reg_1561);

assign select_ln437_2_fu_889_p3 = ((icmp_ln438_reg_1574[0:0] == 1'b1) ? empty_219_fu_854_p1 : empty_217_reg_1556);

assign select_ln437_3_fu_822_p3 = ((icmp_ln438_fu_803_p2[0:0] == 1'b1) ? add_ln437_fu_797_p2 : m_reg_420);

assign select_ln437_fu_809_p3 = ((icmp_ln438_fu_803_p2[0:0] == 1'b1) ? 2'd0 : n_reg_443);

assign select_ln497_fu_984_p3 = ((icmp_ln497_fu_978_p2[0:0] == 1'b1) ? 7'd1 : trunc_ln497_fu_974_p1);

assign sext_ln440_fu_904_p1 = trunc_ln440_fu_900_p1;

assign tmp_24_fu_1385_p3 = {{shape_idx}, {i_39_fu_160}};

assign tmp_25_fu_1324_p3 = {{shape_idx}, {i_41_fu_156}};

assign tmp_26_fu_1263_p3 = {{shape_idx}, {i_42_fu_152}};

assign tmp_34_fu_867_p4 = {{x_mid1_fu_862_p2[3:2]}};

assign tmp_35_fu_918_p4 = {{y_fu_908_p2[3:2]}};

assign tmp_58_cast_fu_1168_p3 = {{trunc_ln561_fu_1164_p1}, {2'd0}};

assign tmp_59_cast_fu_1392_p1 = tmp_24_fu_1385_p3;

assign tmp_61_cast_fu_1331_p1 = tmp_25_fu_1324_p3;

assign tmp_62_cast_fu_1270_p1 = tmp_26_fu_1263_p3;

assign tmp_cast_fu_735_p3 = {{trunc_ln460_fu_732_p1}, {4'd0}};

assign tmp_fu_769_p4 = {{x_fu_764_p2[3:2]}};

assign tmp_s_fu_940_p3 = {{add_ln437_1_fu_895_p2}, {y_1_fu_913_p2}};

assign trunc_ln428_1_fu_1299_p1 = existLen_1_reg_500[6:0];

assign trunc_ln428_fu_1355_p1 = existLen_reg_511[6:0];

assign trunc_ln440_fu_900_p1 = CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_q0[1:0];

assign trunc_ln460_fu_732_p1 = i_33_fu_136[3:0];

assign trunc_ln465_fu_835_p1 = i_33_fu_136[0:0];

assign trunc_ln470_fu_710_p1 = potentialPlacement_wrAddr_List_0[6:0];

assign trunc_ln497_fu_974_p1 = conv72119122_in_reg_491[6:0];

assign trunc_ln561_1_fu_1176_p1 = predY_0_10_fu_1156_p3[3:0];

assign trunc_ln561_fu_1164_p1 = predX_0_10_fu_1118_p3[1:0];

assign x_fu_764_p2 = ($signed(CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_fu_760_p1) + $signed(zext_ln433_1_reg_1535));

assign x_mid1_fu_862_p2 = ($signed(CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1_fu_858_p1) + $signed(zext_ln433_1_reg_1535));

assign y_1_fu_913_p2 = ($signed(trunc_ln440_fu_900_p1) + $signed(initialY_reg_1541));

assign y_fu_908_p2 = ($signed(sext_ln440_fu_904_p1) + $signed(zext_ln434_reg_1546));

assign zext_ln429_fu_679_p1 = i_33_fu_136;

assign zext_ln432_1_fu_721_p1 = predOpt_idx_List_q0;

assign zext_ln432_fu_694_p1 = i_33_fu_136;

assign zext_ln433_1_fu_743_p1 = Tile2XY_0_q0;

assign zext_ln433_fu_726_p1 = placement_dynamic_dict_Opt2Tile_values_q0;

assign zext_ln434_fu_747_p1 = Tile2XY_1_q0;

assign zext_ln437_1_fu_817_p1 = add_ln437_fu_797_p2;

assign zext_ln437_fu_751_p1 = m_reg_420;

assign zext_ln438_fu_830_p1 = select_ln437_fu_809_p3;

assign zext_ln450_fu_948_p1 = tmp_s_fu_940_p3;

assign zext_ln453_fu_654_p1 = shape_idx;

assign zext_ln460_fu_958_p1 = add_ln460_fu_953_p2;

assign zext_ln480_fu_1397_p1 = allocated_tiles_shapes_values_q0;

assign zext_ln487_fu_1401_p1 = curOptPotentialPlacement_wrAddr_i;

assign zext_ln518_fu_1336_p1 = allocated_tiles_shapes_values_q0;

assign zext_ln525_fu_1340_p1 = curOptPotentialPlacement_wrAddr_i;

assign zext_ln531_1_fu_1044_p1 = placement_dynamic_dict_Opt2Tile_values_q1;

assign zext_ln531_2_fu_1056_p1 = Tile2XY_0_q1;

assign zext_ln531_fu_1034_p1 = predOpt_idx_List_q1;

assign zext_ln532_fu_1060_p1 = Tile2XY_1_q1;

assign zext_ln533_1_fu_1050_p1 = placement_dynamic_dict_Opt2Tile_values_q0;

assign zext_ln533_2_fu_1064_p1 = Tile2XY_0_q0;

assign zext_ln533_fu_1039_p1 = predOpt_idx_List_q0;

assign zext_ln534_fu_1068_p1 = Tile2XY_1_q0;

assign zext_ln561_fu_1186_p1 = add_ln561_fu_1180_p2;

assign zext_ln577_fu_1275_p1 = allocated_tiles_shapes_values_q0;

assign zext_ln584_fu_1279_p1 = curOptPotentialPlacement_wrAddr_i;

always @ (posedge ap_clk) begin
    tmp_cast_reg_1525[3:0] <= 4'b0000;
    zext_ln433_1_reg_1535[3:2] <= 2'b00;
    zext_ln434_reg_1546[3:2] <= 2'b00;
    zext_ln533_2_reg_1697[7:2] <= 6'b000000;
    zext_ln534_reg_1704[7:2] <= 6'b000000;
    zext_ln577_reg_1762[4] <= 1'b0;
    zext_ln518_reg_1800[4] <= 1'b0;
    zext_ln480_reg_1837[4] <= 1'b0;
end

endmodule //runOne_CurOptPotentialPlacement_List_BypassLess_Gen
