INFO: [VRFC 10-163] Analyzing VHDL file "/home/hfl/ldata/vivado/project_1/project_1.srcs/sim_1/new/tb_adder.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'adder_tb'
