$date
	Wed Jul  9 14:30:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! alu_out [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ en $end
$var reg 3 % operation [2:0] $end
$scope module DUT $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 1 $ en $end
$var wire 3 ( operation [2:0] $end
$var wire 8 ) alu_out [7:0] $end
$var reg 8 * alu_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#5
b10000 !
b10000 )
b10000 *
1$
b0 %
b0 (
b11111111 #
b11111111 '
b10001 "
b10001 &
#10
b0zzzz !
b0zzzz )
0$
#15
b11001 !
b11001 )
b11001 *
1$
b1 %
b1 (
b10010000 #
b10010000 '
b10101001 "
b10101001 &
#20
b11101110 !
b11101110 )
b11101110 *
b11 %
b11 (
b11111111 #
b11111111 '
b10001 "
b10001 &
#25
