
---------- Begin Simulation Statistics ----------
final_tick                                24522798125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658096                       # Number of bytes of host memory used
host_op_rate                                   344144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.61                       # Real time elapsed on the host
host_tick_rate                              109180217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495459                       # Number of instructions simulated
sim_ops                                      77297630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024523                       # Number of seconds simulated
sim_ticks                                 24522798125                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 261763128                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38851892                       # number of cc regfile writes
system.cpu.committedInsts                    72495459                       # Number of Instructions Simulated
system.cpu.committedOps                      77297630                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.541227                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.541227                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           42033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                95153                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        0.908069                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            13.447744                       # Percentage of branches executed
system.cpu.iew.exec_branches                 10478607                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.985931                       # Inst execution rate
system.cpu.iew.exec_refs                     14031324                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5262129                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  160996                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8863315                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5328586                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            79165824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8769195                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             97431                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77920926                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  94858                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   170                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            689                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13701                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          81452                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124471942                       # num instructions consuming a value
system.cpu.iew.wb_count                      77879454                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.473119                       # average fanout of values written-back
system.cpu.iew.wb_producers                  58890068                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.984874                       # insts written-back per cycle
system.cpu.iew.wb_sent                       77886189                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94445497                       # number of integer regfile reads
system.cpu.int_regfile_writes                55171208                       # number of integer regfile writes
system.cpu.ipc                               1.847655                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.847655                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63015014     80.77%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               920908      1.18%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8810558     11.29%     93.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5271867      6.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               78018357                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    22326331                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.286168                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18661056     83.58%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     88      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2716055     12.17%     95.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                949132      4.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              100344682                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          217677973                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     77879454                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          81034699                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   79165701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  78018357                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1868190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            120483                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5915782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39194445                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.990546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.772669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1623727      4.14%      4.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6632698     16.92%     21.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21811433     55.65%     76.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8743555     22.31%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              383032      0.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39194445                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.988414                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            906720                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2819                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8863315                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5328586                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               164472669                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         39236478                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1465                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10764637                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6660973                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             94625                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4919206                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4763379                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.832273                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1818323                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          471851                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             470232                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1619                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        56759                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1679200                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             94156                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     38938693                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.985111                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.974864                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6505545     16.71%     16.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15434210     39.64%     56.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7134312     18.32%     74.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2756961      7.08%     81.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2956171      7.59%     89.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1331205      3.42%     92.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          616961      1.58%     94.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          485186      1.25%     95.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1718142      4.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     38938693                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             72495459                       # Number of instructions committed
system.cpu.commit.opsCommitted               77297630                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13927857                       # Number of memory references committed
system.cpu.commit.loads                       8669916                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.branches                   10448021                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    71605208                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2070498                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     62456092     80.80%     80.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913677      1.18%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8669916     11.22%     93.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5257941      6.80%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     77297630                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1718142                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12719046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12719046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12719046                       # number of overall hits
system.cpu.dcache.overall_hits::total        12719046                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1098                       # number of overall misses
system.cpu.dcache.overall_misses::total          1098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62835125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62835125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62835125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62835125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12720144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12720144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12720144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12720144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57226.889800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57226.889800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57226.889800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57226.889800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.054545                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20496250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20496250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20496250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20496250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63652.950311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63652.950311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63652.950311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63652.950311                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7859986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7859986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28503125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28503125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7860470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7860470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58890.754132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58890.754132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12530500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12530500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65604.712042                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65604.712042                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34332000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55915.309446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55915.309446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7965750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7965750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60807.251908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60807.251908                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        98125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        98125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.850139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12719468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          39501.453416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.850139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.503614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50881306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50881306                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1752603                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2071138                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  33563031                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1712815                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  94858                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4874470                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   488                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               79763211                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                389451                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             111599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       75578348                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10764637                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7051934                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      38986357                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  190664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  342                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            79                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          736                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23986147                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           39194445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.052285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.981070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   215831      0.55%      0.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17243715     44.00%     44.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2010222      5.13%     49.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 19724677     50.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             39194445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274353                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.926227                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     23985142                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23985142                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23985142                       # number of overall hits
system.cpu.icache.overall_hits::total        23985142                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total           997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56416360                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56416360                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56416360                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56416360                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23986139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23986139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23986139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23986139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56586.118355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56586.118355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56586.118355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56586.118355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14034                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               216                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.972222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          176                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48148113                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48148113                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48148113                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48148113                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58645.691839                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58645.691839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58645.691839                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58645.691839                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23985142                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23985142                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56416360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56416360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23986139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23986139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56586.118355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56586.118355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48148113                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48148113                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58645.691839                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58645.691839                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.770998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23985963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29215.545676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.770998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.845256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.845256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          95945377                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         95945377                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      900114                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  193399                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 689                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  70645                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 8042                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  24522798125                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  94858                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3062260                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  330133                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2571                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  33917587                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1787036                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               79355021                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                202551                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                785565                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 103836                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1494                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            97038996                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   359989698                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                103183794                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       36                       # Number of vector rename lookups
system.cpu.rename.committedMaps              94284890                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2754106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      72                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3124444                       # count of insts added to the skid buffer
system.cpu.rob.reads                        116197172                       # The number of ROB reads
system.cpu.rob.writes                       158209616                       # The number of ROB writes
system.cpu.thread_0.numInsts                 72495459                       # Number of Instructions committed
system.cpu.thread_0.numOps                   77297630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048967450000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                246                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        289                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1143                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      289                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  289                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.312500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.545475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.865388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             10     62.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     18.75%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.806226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13     81.25%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     18.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   73152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   24522796250                       # Total gap between requests
system.mem_ctrls.avgGap                   17124857.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        20608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        16768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2111341.443830444012                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 840360.871339187841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 683771.889102072106                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          821                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          289                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     22351625                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     10117250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 734796577250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27224.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31420.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2542548710.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        20608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         73152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1143                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2142659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       840361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2983020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2142659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2142659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         5220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            5220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         5220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2142659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       840361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2988240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1131                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 262                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           97                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           71                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           11                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                11262625                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5655000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           32468875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9958.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28708.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 908                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                200                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   315.841155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.096001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.316064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           73     26.35%     26.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           70     25.27%     51.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           46     16.61%     68.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           29     10.47%     78.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           13      4.69%     83.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           15      5.42%     88.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.72%     89.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.44%     90.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           25      9.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 72384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              16768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.951702                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.683772                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        5312160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        756900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1935501360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    388982820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9089190240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11421674730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.757401                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23626299375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    818740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     77758750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2763180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        610740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1935501360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    389211960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9088997280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11418239385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.617314                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  23625729000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    818740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     78329125                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WritebackClean          320                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           191                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1958                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          650                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        72768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        20992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   93760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1143                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.047244                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.212253                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1089     95.28%     95.28% # Request fanout histogram
system.membus.snoop_fanout::1                      54      4.72%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1143                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24522798125                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3316625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4352250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1732500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
