/*
 * Generated by Bluespec Compiler, version 2024.01-20-g9a97f9d0 (build 9a97f9d0)
 * 
 * On Thu Aug 15 20:29:31 CST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbConflictFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_5("\tCleared fifo", 13u);
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_13("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_8("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_9("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_7("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_10("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					  50u);
static std::string const __str_literal_11("\tFinished Test", 14u);
static std::string const __str_literal_12("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbConflictFunctional::MOD_mkTbConflictFunctional(tSimStateHdl simHdl,
						       char const *name,
						       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_data_0(simHdl, "fifo_data_0", this, 8u),
    INST_fifo_data_1(simHdl, "fifo_data_1", this, 8u),
    INST_fifo_data_2(simHdl, "fifo_data_2", this, 8u),
    INST_fifo_deqP(simHdl, "fifo_deqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_empty(simHdl, "fifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_enqP(simHdl, "fifo_enqP", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_full(simHdl, "fifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg(simHdl, "m_ref_fifo_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_1(simHdl, "m_ref_fifo_ehrReg_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_2(simHdl, "m_ref_fifo_ehrReg_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_3(simHdl, "m_ref_fifo_ehrReg_3", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_4(simHdl, "m_ref_fifo_ehrReg_4", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0(simHdl, "m_ref_fifo_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_1(simHdl, "m_ref_fifo_ignored_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_2(simHdl, "m_ref_fifo_ignored_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_3(simHdl, "m_ref_fifo_ignored_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_4(simHdl, "m_ref_fifo_ignored_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1(simHdl, "m_ref_fifo_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_1(simHdl, "m_ref_fifo_ignored_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_2(simHdl, "m_ref_fifo_ignored_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_3(simHdl, "m_ref_fifo_ignored_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_4(simHdl, "m_ref_fifo_ignored_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2(simHdl, "m_ref_fifo_ignored_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2_1(simHdl, "m_ref_fifo_ignored_wires_2_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ref_noncf_fifo(simHdl, "m_ref_fifo_ref_noncf_fifo", this, 8u, 3u, (tUInt8)1u, 0u),
    INST_m_ref_fifo_virtual_reg_0(simHdl, "m_ref_fifo_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_1(simHdl, "m_ref_fifo_virtual_reg_0_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_2(simHdl, "m_ref_fifo_virtual_reg_0_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_3(simHdl, "m_ref_fifo_virtual_reg_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_4(simHdl, "m_ref_fifo_virtual_reg_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1(simHdl, "m_ref_fifo_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_1(simHdl, "m_ref_fifo_virtual_reg_1_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_2(simHdl, "m_ref_fifo_virtual_reg_1_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_3(simHdl, "m_ref_fifo_virtual_reg_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_4(simHdl, "m_ref_fifo_virtual_reg_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2(simHdl, "m_ref_fifo_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2_1(simHdl, "m_ref_fifo_virtual_reg_2_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0(simHdl, "m_ref_fifo_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_1(simHdl, "m_ref_fifo_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_2(simHdl, "m_ref_fifo_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_3(simHdl, "m_ref_fifo_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_4(simHdl, "m_ref_fifo_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1(simHdl, "m_ref_fifo_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_1(simHdl, "m_ref_fifo_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_2(simHdl, "m_ref_fifo_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_3(simHdl, "m_ref_fifo_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_4(simHdl, "m_ref_fifo_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2(simHdl, "m_ref_fifo_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2_1(simHdl, "m_ref_fifo_wires_2_1", this, 2u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h9516(2863311530u),
    DEF_v__h9139(2863311530u),
    DEF_v__h8765(2863311530u),
    DEF_v__h8389(2863311530u)
{
  symbol_count = 152u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbConflictFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[4u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[5u], "CAN_FIRE_RL_m_cycle_print", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_print, 1u);
  init_symbol(&symbols[6u], "CAN_FIRE_RL_m_feed_inputs", SYM_DEF, &DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
  init_symbol(&symbols[7u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[8u], "CAN_FIRE_RL_m_maybe_clear", SYM_DEF, &DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[11u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[25u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[26u], "fifo_data_0", SYM_MODULE, &INST_fifo_data_0);
  init_symbol(&symbols[27u], "fifo_data_1", SYM_MODULE, &INST_fifo_data_1);
  init_symbol(&symbols[28u], "fifo_data_2", SYM_MODULE, &INST_fifo_data_2);
  init_symbol(&symbols[29u], "fifo_deqP", SYM_MODULE, &INST_fifo_deqP);
  init_symbol(&symbols[30u], "fifo_empty", SYM_MODULE, &INST_fifo_empty);
  init_symbol(&symbols[31u], "fifo_empty__h10550", SYM_DEF, &DEF_fifo_empty__h10550, 1u);
  init_symbol(&symbols[32u], "fifo_enqP", SYM_MODULE, &INST_fifo_enqP);
  init_symbol(&symbols[33u], "fifo_full", SYM_MODULE, &INST_fifo_full);
  init_symbol(&symbols[34u], "fifo_full__h9897", SYM_DEF, &DEF_fifo_full__h9897, 1u);
  init_symbol(&symbols[35u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[36u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[37u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[38u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[39u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[40u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[41u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[42u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[43u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[44u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[45u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[46u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[47u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[48u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[49u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[50u], "m_ref_fifo_ehrReg", SYM_MODULE, &INST_m_ref_fifo_ehrReg);
  init_symbol(&symbols[51u], "m_ref_fifo_ehrReg_1", SYM_MODULE, &INST_m_ref_fifo_ehrReg_1);
  init_symbol(&symbols[52u], "m_ref_fifo_ehrReg_2", SYM_MODULE, &INST_m_ref_fifo_ehrReg_2);
  init_symbol(&symbols[53u], "m_ref_fifo_ehrReg_3", SYM_MODULE, &INST_m_ref_fifo_ehrReg_3);
  init_symbol(&symbols[54u],
	      "m_ref_fifo_ehrReg_3__h4658",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_3__h4658,
	      1u);
  init_symbol(&symbols[55u], "m_ref_fifo_ehrReg_4", SYM_MODULE, &INST_m_ref_fifo_ehrReg_4);
  init_symbol(&symbols[56u],
	      "m_ref_fifo_ehrReg_4__h5487",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_4__h5487,
	      1u);
  init_symbol(&symbols[57u],
	      "m_ref_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0);
  init_symbol(&symbols[58u],
	      "m_ref_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_1);
  init_symbol(&symbols[59u],
	      "m_ref_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_2);
  init_symbol(&symbols[60u],
	      "m_ref_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_3);
  init_symbol(&symbols[61u],
	      "m_ref_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_4);
  init_symbol(&symbols[62u],
	      "m_ref_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1);
  init_symbol(&symbols[63u],
	      "m_ref_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_1);
  init_symbol(&symbols[64u],
	      "m_ref_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_2);
  init_symbol(&symbols[65u],
	      "m_ref_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_3);
  init_symbol(&symbols[66u],
	      "m_ref_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_4);
  init_symbol(&symbols[67u],
	      "m_ref_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2);
  init_symbol(&symbols[68u],
	      "m_ref_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2_1);
  init_symbol(&symbols[69u],
	      "m_ref_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ref_noncf_fifo);
  init_symbol(&symbols[70u], "m_ref_fifo_virtual_reg_0", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_0);
  init_symbol(&symbols[71u],
	      "m_ref_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_1);
  init_symbol(&symbols[72u],
	      "m_ref_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_2);
  init_symbol(&symbols[73u],
	      "m_ref_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_3);
  init_symbol(&symbols[74u],
	      "m_ref_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_4);
  init_symbol(&symbols[75u], "m_ref_fifo_virtual_reg_1", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_1);
  init_symbol(&symbols[76u],
	      "m_ref_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_1);
  init_symbol(&symbols[77u],
	      "m_ref_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_2);
  init_symbol(&symbols[78u],
	      "m_ref_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_3);
  init_symbol(&symbols[79u],
	      "m_ref_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_4);
  init_symbol(&symbols[80u], "m_ref_fifo_virtual_reg_2", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_2);
  init_symbol(&symbols[81u],
	      "m_ref_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_2_1);
  init_symbol(&symbols[82u], "m_ref_fifo_wires_0", SYM_MODULE, &INST_m_ref_fifo_wires_0);
  init_symbol(&symbols[83u], "m_ref_fifo_wires_0_1", SYM_MODULE, &INST_m_ref_fifo_wires_0_1);
  init_symbol(&symbols[84u], "m_ref_fifo_wires_0_2", SYM_MODULE, &INST_m_ref_fifo_wires_0_2);
  init_symbol(&symbols[85u], "m_ref_fifo_wires_0_3", SYM_MODULE, &INST_m_ref_fifo_wires_0_3);
  init_symbol(&symbols[86u], "m_ref_fifo_wires_0_4", SYM_MODULE, &INST_m_ref_fifo_wires_0_4);
  init_symbol(&symbols[87u], "m_ref_fifo_wires_1", SYM_MODULE, &INST_m_ref_fifo_wires_1);
  init_symbol(&symbols[88u], "m_ref_fifo_wires_1_1", SYM_MODULE, &INST_m_ref_fifo_wires_1_1);
  init_symbol(&symbols[89u], "m_ref_fifo_wires_1_2", SYM_MODULE, &INST_m_ref_fifo_wires_1_2);
  init_symbol(&symbols[90u], "m_ref_fifo_wires_1_3", SYM_MODULE, &INST_m_ref_fifo_wires_1_3);
  init_symbol(&symbols[91u], "m_ref_fifo_wires_1_4", SYM_MODULE, &INST_m_ref_fifo_wires_1_4);
  init_symbol(&symbols[92u], "m_ref_fifo_wires_2", SYM_MODULE, &INST_m_ref_fifo_wires_2);
  init_symbol(&symbols[93u], "m_ref_fifo_wires_2_1", SYM_MODULE, &INST_m_ref_fifo_wires_2_1);
  init_symbol(&symbols[94u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[95u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[96u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[97u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[98u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[99u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[100u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[101u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[102u], "RL_m_maybe_clear", SYM_RULE);
  init_symbol(&symbols[103u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[104u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[105u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[106u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[107u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[108u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[109u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[110u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[111u], "RL_m_ref_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[112u], "RL_m_ref_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[113u], "RL_m_ref_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[114u], "RL_m_ref_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[115u], "RL_m_ref_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[116u], "RL_m_ref_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[117u], "RL_m_ref_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[118u], "RL_m_ref_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[119u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[120u], "v__h8462", SYM_DEF, &DEF_v__h8462, 2u);
  init_symbol(&symbols[121u], "v__h8838", SYM_DEF, &DEF_v__h8838, 2u);
  init_symbol(&symbols[122u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[123u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[124u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[125u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[126u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[127u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[128u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[129u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[130u],
	      "WILL_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[131u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[132u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[133u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[134u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[135u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[136u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[137u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[138u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[139u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[140u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[141u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[142u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[143u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[144u],
	      "WILL_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[145u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[146u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[147u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[148u], "x__h11663", SYM_DEF, &DEF_x__h11663, 32u);
  init_symbol(&symbols[149u], "x__h11810", SYM_DEF, &DEF_x__h11810, 32u);
  init_symbol(&symbols[150u], "x_wget__h8332", SYM_DEF, &DEF_x_wget__h8332, 2u);
  init_symbol(&symbols[151u], "x_wget__h8708", SYM_DEF, &DEF_x_wget__h8708, 2u);
}


/* Rule actions */

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d10;
  DEF_m_ref_fifo_wires_0_wget____d6 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d7 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_whas____d5 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8 = DEF_m_ref_fifo_wires_0_whas____d5 ? DEF_m_ref_fifo_wires_0_wget____d6 : DEF_m_ref_fifo_ehrReg___d7;
  DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d10 = INST_m_ref_fifo_wires_2.METH_whas() ? INST_m_ref_fifo_wires_2.METH_wget() : (INST_m_ref_fifo_wires_1.METH_whas() ? INST_m_ref_fifo_wires_1.METH_wget() : DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8);
  INST_m_ref_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d10);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d20;
  DEF_m_ref_fifo_wires_0_1_wget____d16 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d17 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d15 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18 = DEF_m_ref_fifo_wires_0_1_whas____d15 ? DEF_m_ref_fifo_wires_0_1_wget____d16 : DEF_m_ref_fifo_ehrReg_1___d17;
  DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d20 = INST_m_ref_fifo_wires_2_1.METH_whas() ? INST_m_ref_fifo_wires_2_1.METH_wget() : (INST_m_ref_fifo_wires_1_1.METH_whas() ? INST_m_ref_fifo_wires_1_1.METH_wget() : DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18);
  INST_m_ref_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d20);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h3707;
  tUInt8 DEF_x_wget__h3295;
  DEF_x_wget__h3295 = INST_m_ref_fifo_wires_1_2.METH_wget();
  DEF_x_wget__h3246 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h11014 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_def__h3734 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h3246 : DEF_def__h11014;
  DEF_x__h3707 = INST_m_ref_fifo_wires_1_2.METH_whas() ? DEF_x_wget__h3295 : DEF_def__h3734;
  INST_m_ref_fifo_ehrReg_2.METH_write(DEF_x__h3707);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d34;
  DEF_m_ref_fifo_ehrReg_3__h4658 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h4658;
  DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d34 = INST_m_ref_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33;
  INST_m_ref_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d34);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d41;
  DEF_m_ref_fifo_ehrReg_4__h5487 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5487;
  DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d41 = INST_m_ref_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40;
  INST_m_ref_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d41);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notFull____d42;
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d43;
  DEF_m_ref_fifo_ehrReg_4__h5487 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h4658 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d43 = INST_m_ref_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_ref_noncf_fifo_notFull____d42 = INST_m_ref_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notFull____d42);
  INST_m_ref_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_ehrReg_3__h4658);
  INST_m_ref_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d43);
  INST_m_ref_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_ehrReg_4__h5487);
  INST_m_ref_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h6377;
  DEF_def__h11014 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_x__h6377 = INST_m_ref_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_wires_0_2.METH_wset(DEF_x__h6377);
  INST_m_ref_fifo_ignored_wires_0_2.METH_wset(DEF_def__h11014);
  INST_m_ref_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d72;
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__7_0_AND_N_ETC___d84;
  tUInt8 DEF__0_CONCAT_DONTCARE___d86;
  tUInt32 DEF__0_CONCAT_DONTCARE___d85;
  tUInt8 DEF_x__h7005;
  tUInt8 DEF_x__h1743;
  tUInt8 DEF_x__h1744;
  DEF_m_ref_fifo_virtual_reg_1_read____d47 = INST_m_ref_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_read____d46 = INST_m_ref_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_wires_0_wget____d6 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d7 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_1_wget____d16 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d17 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_1_read____d57 = INST_m_ref_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_1_read____d58 = INST_m_ref_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d15 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d5 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h1744 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d6);
  DEF_x__h1743 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d7);
  DEF_m_ref_fifo_wires_0_wget_BIT_8___d48 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d6 >> 8u);
  DEF_m_ref_fifo_ehrReg_BIT_8___d50 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d7 >> 8u);
  DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d17 >> 1u);
  DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d16 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8 = DEF_m_ref_fifo_wires_0_whas____d5 ? DEF_m_ref_fifo_wires_0_wget____d6 : DEF_m_ref_fifo_ehrReg___d7;
  DEF_x__h7005 = DEF_m_ref_fifo_wires_0_whas____d5 ? DEF_x__h1744 : DEF_x__h1743;
  DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18 = DEF_m_ref_fifo_wires_0_1_whas____d15 ? DEF_m_ref_fifo_wires_0_1_wget____d16 : DEF_m_ref_fifo_ehrReg_1___d17;
  DEF__0_CONCAT_DONTCARE___d85 = 170u;
  DEF__0_CONCAT_DONTCARE___d86 = (tUInt8)0u;
  DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__7_0_AND_N_ETC___d84 = !DEF_m_ref_fifo_virtual_reg_2_1_read____d57 && (!DEF_m_ref_fifo_virtual_reg_1_1_read____d58 && (DEF_m_ref_fifo_wires_0_1_whas____d15 ? DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59 : DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61));
  DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d72 = !DEF_m_ref_fifo_virtual_reg_2_read____d46 && (!DEF_m_ref_fifo_virtual_reg_1_read____d47 && (DEF_m_ref_fifo_wires_0_whas____d5 ? DEF_m_ref_fifo_wires_0_wget_BIT_8___d48 : DEF_m_ref_fifo_ehrReg_BIT_8___d50));
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d72)
    INST_m_ref_fifo_ref_noncf_fifo.METH_enq(DEF_x__h7005);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__7_0_AND_N_ETC___d84)
    INST_m_ref_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d85);
  INST_m_ref_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8);
  INST_m_ref_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d86);
  INST_m_ref_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18);
}

void MOD_mkTbConflictFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h8431;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h8389 = rand32();
  DEF_new_value__h8431 = (tUInt8)((tUInt8)3u & DEF_v__h8389);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h8431);
}

void MOD_mkTbConflictFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h8332 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h8462 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h8332 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h8462);
}

void MOD_mkTbConflictFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h8807;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h8765 = rand32();
  DEF_new_value__h8807 = (tUInt8)((tUInt8)3u & DEF_v__h8765);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h8807);
}

void MOD_mkTbConflictFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h8708 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h8838 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h8708 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h8838);
}

void MOD_mkTbConflictFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h9181;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9139 = rand32();
  DEF_new_value__h9181 = (tUInt8)((tUInt8)15u & DEF_v__h9139);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h9181);
}

void MOD_mkTbConflictFunctional::RL_m_randomC_every_1()
{
  DEF_x_wget__h9082 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h9212 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h9082 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h9212);
}

void MOD_mkTbConflictFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h9558;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9516 = rand32();
  DEF_new_value__h9558 = (tUInt8)((tUInt8)255u & DEF_v__h9516);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h9558);
}

void MOD_mkTbConflictFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h9459 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h9589 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h9459 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h9589);
}

void MOD_mkTbConflictFunctional::RL_m_cycle_print()
{
  DEF_x__h11810 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h11810);
}

void MOD_mkTbConflictFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbConflictFunctional::RL_m_feed_inputs()
{
  tUInt32 DEF_x__h10456;
  tUInt8 DEF_fifo_enqP_31_EQ_2_32_AND_NOT_IF_m_randomA_zaz__ETC___d139;
  tUInt8 DEF_fifo_enqP_31_EQ_0_35_AND_NOT_IF_m_randomA_zaz__ETC___d136;
  tUInt8 DEF_fifo_enqP_31_EQ_1_37_AND_NOT_IF_m_randomA_zaz__ETC___d138;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d142;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__12_THEN_m_r_ETC___d143;
  tUInt8 DEF_fifo_enqP_31_EQ_2___d132;
  tUInt8 DEF_enqP_next__h9898;
  DEF_x__h9946 = INST_fifo_enqP.METH_read();
  DEF_x__h11663 = INST_m_input_count.METH_read();
  DEF_m_ref_fifo_ehrReg___d7 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_x_wget__h9459 = INST_m_randomData_zaz.METH_wget();
  DEF_x_wget__h8332 = INST_m_randomA_zaz.METH_wget();
  DEF_x__h10681 = INST_fifo_deqP.METH_read();
  DEF_v__h9589 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h9459 : (tUInt8)0u;
  DEF_fifo_enqP_31_EQ_2___d132 = DEF_x__h9946 == (tUInt8)2u;
  DEF_enqP_next__h9898 = DEF_fifo_enqP_31_EQ_2___d132 ? (tUInt8)0u : (tUInt8)3u & (DEF_x__h9946 + (tUInt8)1u);
  DEF_v__h8462 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h8332 : (tUInt8)0u;
  DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117 = DEF_v__h8462 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__12_THEN_m_r_ETC___d143 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h9589));
  DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130 = !DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117;
  DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d142 = DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130 && DEF_x__h10681 == DEF_enqP_next__h9898;
  DEF_fifo_enqP_31_EQ_1_37_AND_NOT_IF_m_randomA_zaz__ETC___d138 = DEF_x__h9946 == (tUInt8)1u && DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130;
  DEF_fifo_enqP_31_EQ_0_35_AND_NOT_IF_m_randomA_zaz__ETC___d136 = DEF_x__h9946 == (tUInt8)0u && DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130;
  DEF_fifo_enqP_31_EQ_2_32_AND_NOT_IF_m_randomA_zaz__ETC___d139 = DEF_fifo_enqP_31_EQ_2___d132 && DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130;
  DEF_x__h10456 = DEF_x__h11663 + 1u;
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_fifo_enqP.METH_write(DEF_enqP_next__h9898);
  if (DEF_fifo_enqP_31_EQ_0_35_AND_NOT_IF_m_randomA_zaz__ETC___d136)
    INST_fifo_data_0.METH_write(DEF_v__h9589);
  if (DEF_fifo_enqP_31_EQ_2_32_AND_NOT_IF_m_randomA_zaz__ETC___d139)
    INST_fifo_data_2.METH_write(DEF_v__h9589);
  if (DEF_fifo_enqP_31_EQ_1_37_AND_NOT_IF_m_randomA_zaz__ETC___d138)
    INST_fifo_data_1.METH_write(DEF_v__h9589);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_fifo_empty.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d142)
    INST_fifo_full.METH_write((tUInt8)1u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_m_ref_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__12_THEN_m_r_ETC___d143);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_m_ref_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_ehrReg___d7);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_m_ref_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
    INST_m_input_count.METH_write(DEF_x__h10456);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__1_THEN_m_randomA_za_ETC___d130)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h9589);
}

void MOD_mkTbConflictFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h11127;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d169;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d159;
  tUInt8 DEF_deqP_next__h10551;
  DEF_x__h9946 = INST_fifo_enqP.METH_read();
  DEF_x__h11131 = INST_m_output_count.METH_read();
  DEF_x_wget__h3246 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h11014 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h226 = INST_fifo_data_2.METH_read();
  DEF__read__h200 = INST_fifo_data_1.METH_read();
  DEF__read__h174 = INST_fifo_data_0.METH_read();
  DEF_x_wget__h8708 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d17 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_x__h10681 = INST_fifo_deqP.METH_read();
  switch (DEF_x__h10681) {
  case (tUInt8)0u:
    DEF_y__h11580 = DEF__read__h174;
    break;
  case (tUInt8)1u:
    DEF_y__h11580 = DEF__read__h200;
    break;
  case (tUInt8)2u:
    DEF_y__h11580 = DEF__read__h226;
    break;
  default:
    DEF_y__h11580 = (tUInt8)170u;
  }
  DEF_def__h3734 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h3246 : DEF_def__h11014;
  DEF_x_first__h8031 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h3734;
  DEF_v__h8838 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h8708 : (tUInt8)0u;
  DEF_deqP_next__h10551 = DEF_x__h10681 == (tUInt8)2u ? (tUInt8)0u : (tUInt8)3u & (DEF_x__h10681 + (tUInt8)1u);
  DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145 = DEF_v__h8838 == (tUInt8)0u;
  DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154 = !DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145;
  DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d159 = DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154 && DEF_deqP_next__h10551 == DEF_x__h9946;
  DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d169 = DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154 && !(DEF_y__h11580 == DEF_x_first__h8031);
  DEF_x__h11127 = DEF_x__h11131 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_fifo_deqP.METH_write(DEF_deqP_next__h10551);
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_fifo_full.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d159)
    INST_fifo_empty.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_y__h11580);
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_m_ref_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_m_ref_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_ehrReg_1___d17);
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_m_ref_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d169)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h8031);
    if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d169)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__8_THEN_m_randomB_za_ETC___d154)
    INST_m_output_count.METH_write(DEF_x__h11127);
}

void MOD_mkTbConflictFunctional::RL_m_maybe_clear()
{
  tUInt8 DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172;
  DEF_x_wget__h9082 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h9212 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h9082 : (tUInt8)0u;
  DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172 = DEF_v__h9212 == (tUInt8)0u;
  if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
    INST_fifo_empty.METH_write((tUInt8)1u);
  if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
    INST_fifo_full.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
    INST_fifo_enqP.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
    INST_fifo_deqP.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
    INST_m_ref_fifo_ref_noncf_fifo.METH_clear();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_randomC_zaz_whas__05_THEN_m_randomC_zaz_w_ETC___d172)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d175;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d174;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d176;
  DEF_fifo_full__h9897 = INST_fifo_full.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h4658 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h4658;
  DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122 = !INST_m_ref_fifo_virtual_reg_1_3.METH_read() && DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33;
  DEF_NOT_fifo_full_18___d119 = !DEF_fifo_full__h9897;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d174 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122 == DEF_NOT_fifo_full_18___d119);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d176 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d174 && DEF_NOT_fifo_full_18___d119;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d175 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d174 && DEF_fifo_full__h9897;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d175)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d175)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d176)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_ETC___d176)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d179;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d178;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d180;
  DEF_fifo_empty__h10550 = INST_fifo_empty.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h5487 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5487;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40;
  DEF_NOT_fifo_empty_46___d147 = !DEF_fifo_empty__h10550;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d178 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 == DEF_NOT_fifo_empty_46___d147);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d180 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d178 && DEF_NOT_fifo_empty_46___d147;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d179 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d178 && DEF_fifo_empty__h10550;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d179)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d179)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d180)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_ETC___d180)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d184;
  DEF_fifo_empty__h10550 = INST_fifo_empty.METH_read();
  DEF_x_wget__h3246 = INST_m_ref_fifo_wires_0_2.METH_wget();
  DEF_def__h11014 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h226 = INST_fifo_data_2.METH_read();
  DEF__read__h200 = INST_fifo_data_1.METH_read();
  DEF__read__h174 = INST_fifo_data_0.METH_read();
  DEF_x__h10681 = INST_fifo_deqP.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h5487 = INST_m_ref_fifo_ehrReg_4.METH_read();
  switch (DEF_x__h10681) {
  case (tUInt8)0u:
    DEF_y__h11580 = DEF__read__h174;
    break;
  case (tUInt8)1u:
    DEF_y__h11580 = DEF__read__h200;
    break;
  case (tUInt8)2u:
    DEF_y__h11580 = DEF__read__h226;
    break;
  default:
    DEF_y__h11580 = (tUInt8)170u;
  }
  DEF_def__h3734 = INST_m_ref_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h3246 : DEF_def__h11014;
  DEF_x_first__h8031 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h3734;
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5487;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40;
  DEF_NOT_fifo_empty_46___d147 = !DEF_fifo_empty__h10550;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d184 = (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 && DEF_NOT_fifo_empty_46___d147) && !(DEF_x_first__h8031 == DEF_y__h11580);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d184)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_10, DEF_y__h11580, DEF_x_first__h8031);
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d184)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_27_EQ_1024_85___d188;
  DEF_x__h11131 = INST_m_output_count.METH_read();
  DEF_x__h11663 = INST_m_input_count.METH_read();
  DEF_m_input_count_27_EQ_1024___d185 = DEF_x__h11663 == 1024u;
  DEF_NOT_m_input_count_27_EQ_1024_85___d188 = !DEF_m_input_count_27_EQ_1024___d185;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_27_EQ_1024___d185)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_m_input_count_27_EQ_1024___d185)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_x__h11131);
    if (DEF_NOT_m_input_count_27_EQ_1024_85___d188)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h11805;
  DEF_x__h11810 = INST_m_cycle.METH_read();
  DEF_x__h11805 = DEF_x__h11810 + 1u;
  INST_m_cycle.METH_write(DEF_x__h11805);
}


/* Methods */


/* Reset routines */

void MOD_mkTbConflictFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_full.reset_RST(ARG_rst_in);
  INST_fifo_enqP.reset_RST(ARG_rst_in);
  INST_fifo_empty.reset_RST(ARG_rst_in);
  INST_fifo_deqP.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbConflictFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbConflictFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_data_0.dump_state(indent + 2u);
  INST_fifo_data_1.dump_state(indent + 2u);
  INST_fifo_data_2.dump_state(indent + 2u);
  INST_fifo_deqP.dump_state(indent + 2u);
  INST_fifo_empty.dump_state(indent + 2u);
  INST_fifo_enqP.dump_state(indent + 2u);
  INST_fifo_full.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbConflictFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 171u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_empty_46___d147", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_full_18___d119", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h174", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h200", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h226", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h11014", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h3734", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty__h10550", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full__h9897", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_27_EQ_1024___d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_7_BIT_1___d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1___d17", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_3__h4658", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_4__h5487", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_BIT_8___d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg___d7", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_1_read____d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_read____d47", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_1_read____d57", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_read____d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget__6_BIT_1___d59", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget____d16", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_whas____d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget_BIT_8___d48", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget____d6", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_whas____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8389", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8462", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8765", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8838", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9139", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9212", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9516", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9589", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10681", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11131", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11663", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11810", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9946", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h8031", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h3246", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h8332", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h8708", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h9082", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h9459", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h11580", 8u);
  num = INST_fifo_data_0.dump_VCD_defs(num);
  num = INST_fifo_data_1.dump_VCD_defs(num);
  num = INST_fifo_data_2.dump_VCD_defs(num);
  num = INST_fifo_deqP.dump_VCD_defs(num);
  num = INST_fifo_empty.dump_VCD_defs(num);
  num = INST_fifo_enqP.dump_VCD_defs(num);
  num = INST_fifo_full.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbConflictFunctional::dump_VCD(tVCDDumpType dt,
					  unsigned int levels,
					  MOD_mkTbConflictFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbConflictFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbConflictFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_maybe_clear) != DEF_CAN_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117) != DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117 = DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145) != DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145 = DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18) != DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18, 2u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18 = DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33) != DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33 = DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40) != DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40 = DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8) != DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8, 9u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_empty_46___d147) != DEF_NOT_fifo_empty_46___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_empty_46___d147, 1u);
	backing.DEF_NOT_fifo_empty_46___d147 = DEF_NOT_fifo_empty_46___d147;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_full_18___d119) != DEF_NOT_fifo_full_18___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_full_18___d119, 1u);
	backing.DEF_NOT_fifo_full_18___d119 = DEF_NOT_fifo_full_18___d119;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122) != DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150) != DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_maybe_clear) != DEF_WILL_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__read__h174) != DEF__read__h174)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h174, 8u);
	backing.DEF__read__h174 = DEF__read__h174;
      }
      ++num;
      if ((backing.DEF__read__h200) != DEF__read__h200)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h200, 8u);
	backing.DEF__read__h200 = DEF__read__h200;
      }
      ++num;
      if ((backing.DEF__read__h226) != DEF__read__h226)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h226, 8u);
	backing.DEF__read__h226 = DEF__read__h226;
      }
      ++num;
      if ((backing.DEF_def__h11014) != DEF_def__h11014)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h11014, 8u);
	backing.DEF_def__h11014 = DEF_def__h11014;
      }
      ++num;
      if ((backing.DEF_def__h3734) != DEF_def__h3734)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h3734, 8u);
	backing.DEF_def__h3734 = DEF_def__h3734;
      }
      ++num;
      if ((backing.DEF_fifo_empty__h10550) != DEF_fifo_empty__h10550)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty__h10550, 1u);
	backing.DEF_fifo_empty__h10550 = DEF_fifo_empty__h10550;
      }
      ++num;
      if ((backing.DEF_fifo_full__h9897) != DEF_fifo_full__h9897)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full__h9897, 1u);
	backing.DEF_fifo_full__h9897 = DEF_fifo_full__h9897;
      }
      ++num;
      if ((backing.DEF_m_input_count_27_EQ_1024___d185) != DEF_m_input_count_27_EQ_1024___d185)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_27_EQ_1024___d185, 1u);
	backing.DEF_m_input_count_27_EQ_1024___d185 = DEF_m_input_count_27_EQ_1024___d185;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61) != DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61 = DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1___d17) != DEF_m_ref_fifo_ehrReg_1___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1___d17, 2u);
	backing.DEF_m_ref_fifo_ehrReg_1___d17 = DEF_m_ref_fifo_ehrReg_1___d17;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_3__h4658) != DEF_m_ref_fifo_ehrReg_3__h4658)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_3__h4658, 1u);
	backing.DEF_m_ref_fifo_ehrReg_3__h4658 = DEF_m_ref_fifo_ehrReg_3__h4658;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_4__h5487) != DEF_m_ref_fifo_ehrReg_4__h5487)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_4__h5487, 1u);
	backing.DEF_m_ref_fifo_ehrReg_4__h5487 = DEF_m_ref_fifo_ehrReg_4__h5487;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_BIT_8___d50) != DEF_m_ref_fifo_ehrReg_BIT_8___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_BIT_8___d50, 1u);
	backing.DEF_m_ref_fifo_ehrReg_BIT_8___d50 = DEF_m_ref_fifo_ehrReg_BIT_8___d50;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg___d7) != DEF_m_ref_fifo_ehrReg___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg___d7, 9u);
	backing.DEF_m_ref_fifo_ehrReg___d7 = DEF_m_ref_fifo_ehrReg___d7;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d58) != DEF_m_ref_fifo_virtual_reg_1_1_read____d58)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_1_read____d58, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d58 = DEF_m_ref_fifo_virtual_reg_1_1_read____d58;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_read____d47) != DEF_m_ref_fifo_virtual_reg_1_read____d47)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_read____d47, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_read____d47 = DEF_m_ref_fifo_virtual_reg_1_read____d47;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d57) != DEF_m_ref_fifo_virtual_reg_2_1_read____d57)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_1_read____d57, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d57 = DEF_m_ref_fifo_virtual_reg_2_1_read____d57;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_read____d46) != DEF_m_ref_fifo_virtual_reg_2_read____d46)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_read____d46, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_read____d46 = DEF_m_ref_fifo_virtual_reg_2_read____d46;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59) != DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59 = DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget____d16) != DEF_m_ref_fifo_wires_0_1_wget____d16)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget____d16, 2u);
	backing.DEF_m_ref_fifo_wires_0_1_wget____d16 = DEF_m_ref_fifo_wires_0_1_wget____d16;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_whas____d15) != DEF_m_ref_fifo_wires_0_1_whas____d15)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_whas____d15, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_whas____d15 = DEF_m_ref_fifo_wires_0_1_whas____d15;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d48) != DEF_m_ref_fifo_wires_0_wget_BIT_8___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget_BIT_8___d48, 1u);
	backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d48 = DEF_m_ref_fifo_wires_0_wget_BIT_8___d48;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget____d6) != DEF_m_ref_fifo_wires_0_wget____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget____d6, 9u);
	backing.DEF_m_ref_fifo_wires_0_wget____d6 = DEF_m_ref_fifo_wires_0_wget____d6;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_whas____d5) != DEF_m_ref_fifo_wires_0_whas____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_whas____d5, 1u);
	backing.DEF_m_ref_fifo_wires_0_whas____d5 = DEF_m_ref_fifo_wires_0_whas____d5;
      }
      ++num;
      if ((backing.DEF_v__h8389) != DEF_v__h8389)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8389, 32u);
	backing.DEF_v__h8389 = DEF_v__h8389;
      }
      ++num;
      if ((backing.DEF_v__h8462) != DEF_v__h8462)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8462, 2u);
	backing.DEF_v__h8462 = DEF_v__h8462;
      }
      ++num;
      if ((backing.DEF_v__h8765) != DEF_v__h8765)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8765, 32u);
	backing.DEF_v__h8765 = DEF_v__h8765;
      }
      ++num;
      if ((backing.DEF_v__h8838) != DEF_v__h8838)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8838, 2u);
	backing.DEF_v__h8838 = DEF_v__h8838;
      }
      ++num;
      if ((backing.DEF_v__h9139) != DEF_v__h9139)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9139, 32u);
	backing.DEF_v__h9139 = DEF_v__h9139;
      }
      ++num;
      if ((backing.DEF_v__h9212) != DEF_v__h9212)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9212, 4u);
	backing.DEF_v__h9212 = DEF_v__h9212;
      }
      ++num;
      if ((backing.DEF_v__h9516) != DEF_v__h9516)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9516, 32u);
	backing.DEF_v__h9516 = DEF_v__h9516;
      }
      ++num;
      if ((backing.DEF_v__h9589) != DEF_v__h9589)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9589, 8u);
	backing.DEF_v__h9589 = DEF_v__h9589;
      }
      ++num;
      if ((backing.DEF_x__h10681) != DEF_x__h10681)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10681, 2u);
	backing.DEF_x__h10681 = DEF_x__h10681;
      }
      ++num;
      if ((backing.DEF_x__h11131) != DEF_x__h11131)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11131, 32u);
	backing.DEF_x__h11131 = DEF_x__h11131;
      }
      ++num;
      if ((backing.DEF_x__h11663) != DEF_x__h11663)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11663, 32u);
	backing.DEF_x__h11663 = DEF_x__h11663;
      }
      ++num;
      if ((backing.DEF_x__h11810) != DEF_x__h11810)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11810, 32u);
	backing.DEF_x__h11810 = DEF_x__h11810;
      }
      ++num;
      if ((backing.DEF_x__h9946) != DEF_x__h9946)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9946, 2u);
	backing.DEF_x__h9946 = DEF_x__h9946;
      }
      ++num;
      if ((backing.DEF_x_first__h8031) != DEF_x_first__h8031)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h8031, 8u);
	backing.DEF_x_first__h8031 = DEF_x_first__h8031;
      }
      ++num;
      if ((backing.DEF_x_wget__h3246) != DEF_x_wget__h3246)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h3246, 8u);
	backing.DEF_x_wget__h3246 = DEF_x_wget__h3246;
      }
      ++num;
      if ((backing.DEF_x_wget__h8332) != DEF_x_wget__h8332)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h8332, 2u);
	backing.DEF_x_wget__h8332 = DEF_x_wget__h8332;
      }
      ++num;
      if ((backing.DEF_x_wget__h8708) != DEF_x_wget__h8708)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h8708, 2u);
	backing.DEF_x_wget__h8708 = DEF_x_wget__h8708;
      }
      ++num;
      if ((backing.DEF_x_wget__h9082) != DEF_x_wget__h9082)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h9082, 4u);
	backing.DEF_x_wget__h9082 = DEF_x_wget__h9082;
      }
      ++num;
      if ((backing.DEF_x_wget__h9459) != DEF_x_wget__h9459)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h9459, 8u);
	backing.DEF_x_wget__h9459 = DEF_x_wget__h9459;
      }
      ++num;
      if ((backing.DEF_y__h11580) != DEF_y__h11580)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h11580, 8u);
	backing.DEF_y__h11580 = DEF_y__h11580;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117 = DEF_IF_m_randomA_zaz_whas__1_THEN_m_randomA_zaz_wg_ETC___d117;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145 = DEF_IF_m_randomB_zaz_whas__8_THEN_m_randomB_zaz_wg_ETC___d145;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18, 2u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18 = DEF_IF_m_ref_fifo_wires_0_1_whas__5_THEN_m_ref_fif_ETC___d18;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33 = DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d33;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40 = DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8, 9u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d8;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_empty_46___d147, 1u);
      backing.DEF_NOT_fifo_empty_46___d147 = DEF_NOT_fifo_empty_46___d147;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_full_18___d119, 1u);
      backing.DEF_NOT_fifo_full_18___d119 = DEF_NOT_fifo_full_18___d119;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__20_21_AND_ETC___d122;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__48_49_AND_ETC___d150;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__read__h174, 8u);
      backing.DEF__read__h174 = DEF__read__h174;
      vcd_write_val(sim_hdl, num++, DEF__read__h200, 8u);
      backing.DEF__read__h200 = DEF__read__h200;
      vcd_write_val(sim_hdl, num++, DEF__read__h226, 8u);
      backing.DEF__read__h226 = DEF__read__h226;
      vcd_write_val(sim_hdl, num++, DEF_def__h11014, 8u);
      backing.DEF_def__h11014 = DEF_def__h11014;
      vcd_write_val(sim_hdl, num++, DEF_def__h3734, 8u);
      backing.DEF_def__h3734 = DEF_def__h3734;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty__h10550, 1u);
      backing.DEF_fifo_empty__h10550 = DEF_fifo_empty__h10550;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full__h9897, 1u);
      backing.DEF_fifo_full__h9897 = DEF_fifo_full__h9897;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_27_EQ_1024___d185, 1u);
      backing.DEF_m_input_count_27_EQ_1024___d185 = DEF_m_input_count_27_EQ_1024___d185;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61 = DEF_m_ref_fifo_ehrReg_1_7_BIT_1___d61;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1___d17, 2u);
      backing.DEF_m_ref_fifo_ehrReg_1___d17 = DEF_m_ref_fifo_ehrReg_1___d17;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_3__h4658, 1u);
      backing.DEF_m_ref_fifo_ehrReg_3__h4658 = DEF_m_ref_fifo_ehrReg_3__h4658;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_4__h5487, 1u);
      backing.DEF_m_ref_fifo_ehrReg_4__h5487 = DEF_m_ref_fifo_ehrReg_4__h5487;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_BIT_8___d50, 1u);
      backing.DEF_m_ref_fifo_ehrReg_BIT_8___d50 = DEF_m_ref_fifo_ehrReg_BIT_8___d50;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg___d7, 9u);
      backing.DEF_m_ref_fifo_ehrReg___d7 = DEF_m_ref_fifo_ehrReg___d7;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_1_read____d58, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d58 = DEF_m_ref_fifo_virtual_reg_1_1_read____d58;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_read____d47, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_read____d47 = DEF_m_ref_fifo_virtual_reg_1_read____d47;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_1_read____d57, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d57 = DEF_m_ref_fifo_virtual_reg_2_1_read____d57;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_read____d46, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_read____d46 = DEF_m_ref_fifo_virtual_reg_2_read____d46;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59 = DEF_m_ref_fifo_wires_0_1_wget__6_BIT_1___d59;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget____d16, 2u);
      backing.DEF_m_ref_fifo_wires_0_1_wget____d16 = DEF_m_ref_fifo_wires_0_1_wget____d16;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_whas____d15, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_whas____d15 = DEF_m_ref_fifo_wires_0_1_whas____d15;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget_BIT_8___d48, 1u);
      backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d48 = DEF_m_ref_fifo_wires_0_wget_BIT_8___d48;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget____d6, 9u);
      backing.DEF_m_ref_fifo_wires_0_wget____d6 = DEF_m_ref_fifo_wires_0_wget____d6;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_whas____d5, 1u);
      backing.DEF_m_ref_fifo_wires_0_whas____d5 = DEF_m_ref_fifo_wires_0_whas____d5;
      vcd_write_val(sim_hdl, num++, DEF_v__h8389, 32u);
      backing.DEF_v__h8389 = DEF_v__h8389;
      vcd_write_val(sim_hdl, num++, DEF_v__h8462, 2u);
      backing.DEF_v__h8462 = DEF_v__h8462;
      vcd_write_val(sim_hdl, num++, DEF_v__h8765, 32u);
      backing.DEF_v__h8765 = DEF_v__h8765;
      vcd_write_val(sim_hdl, num++, DEF_v__h8838, 2u);
      backing.DEF_v__h8838 = DEF_v__h8838;
      vcd_write_val(sim_hdl, num++, DEF_v__h9139, 32u);
      backing.DEF_v__h9139 = DEF_v__h9139;
      vcd_write_val(sim_hdl, num++, DEF_v__h9212, 4u);
      backing.DEF_v__h9212 = DEF_v__h9212;
      vcd_write_val(sim_hdl, num++, DEF_v__h9516, 32u);
      backing.DEF_v__h9516 = DEF_v__h9516;
      vcd_write_val(sim_hdl, num++, DEF_v__h9589, 8u);
      backing.DEF_v__h9589 = DEF_v__h9589;
      vcd_write_val(sim_hdl, num++, DEF_x__h10681, 2u);
      backing.DEF_x__h10681 = DEF_x__h10681;
      vcd_write_val(sim_hdl, num++, DEF_x__h11131, 32u);
      backing.DEF_x__h11131 = DEF_x__h11131;
      vcd_write_val(sim_hdl, num++, DEF_x__h11663, 32u);
      backing.DEF_x__h11663 = DEF_x__h11663;
      vcd_write_val(sim_hdl, num++, DEF_x__h11810, 32u);
      backing.DEF_x__h11810 = DEF_x__h11810;
      vcd_write_val(sim_hdl, num++, DEF_x__h9946, 2u);
      backing.DEF_x__h9946 = DEF_x__h9946;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h8031, 8u);
      backing.DEF_x_first__h8031 = DEF_x_first__h8031;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h3246, 8u);
      backing.DEF_x_wget__h3246 = DEF_x_wget__h3246;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h8332, 2u);
      backing.DEF_x_wget__h8332 = DEF_x_wget__h8332;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h8708, 2u);
      backing.DEF_x_wget__h8708 = DEF_x_wget__h8708;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h9082, 4u);
      backing.DEF_x_wget__h9082 = DEF_x_wget__h9082;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h9459, 8u);
      backing.DEF_x_wget__h9459 = DEF_x_wget__h9459;
      vcd_write_val(sim_hdl, num++, DEF_y__h11580, 8u);
      backing.DEF_y__h11580 = DEF_y__h11580;
    }
}

void MOD_mkTbConflictFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbConflictFunctional &backing)
{
  INST_fifo_data_0.dump_VCD(dt, backing.INST_fifo_data_0);
  INST_fifo_data_1.dump_VCD(dt, backing.INST_fifo_data_1);
  INST_fifo_data_2.dump_VCD(dt, backing.INST_fifo_data_2);
  INST_fifo_deqP.dump_VCD(dt, backing.INST_fifo_deqP);
  INST_fifo_empty.dump_VCD(dt, backing.INST_fifo_empty);
  INST_fifo_enqP.dump_VCD(dt, backing.INST_fifo_enqP);
  INST_fifo_full.dump_VCD(dt, backing.INST_fifo_full);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg);
  INST_m_ref_fifo_ehrReg_1.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_1);
  INST_m_ref_fifo_ehrReg_2.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_2);
  INST_m_ref_fifo_ehrReg_3.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_3);
  INST_m_ref_fifo_ehrReg_4.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_4);
  INST_m_ref_fifo_ignored_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0);
  INST_m_ref_fifo_ignored_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_ignored_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_ignored_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_ignored_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_ignored_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1);
  INST_m_ref_fifo_ignored_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_ignored_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_ignored_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_ignored_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_ignored_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2);
  INST_m_ref_fifo_ignored_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_ref_noncf_fifo.dump_VCD(dt, backing.INST_m_ref_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_virtual_reg_0.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0);
  INST_m_ref_fifo_virtual_reg_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_virtual_reg_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_virtual_reg_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_virtual_reg_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_virtual_reg_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1);
  INST_m_ref_fifo_virtual_reg_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_virtual_reg_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_virtual_reg_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_virtual_reg_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_virtual_reg_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2);
  INST_m_ref_fifo_virtual_reg_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0);
  INST_m_ref_fifo_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_1);
  INST_m_ref_fifo_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_2);
  INST_m_ref_fifo_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_3);
  INST_m_ref_fifo_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_4);
  INST_m_ref_fifo_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1);
  INST_m_ref_fifo_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_1);
  INST_m_ref_fifo_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_2);
  INST_m_ref_fifo_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_3);
  INST_m_ref_fifo_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_4);
  INST_m_ref_fifo_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2);
  INST_m_ref_fifo_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2_1);
}
