$date
	Thu Jul 25 14:54:05 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module single_cycle_processor_tb $end
$var reg 1 ! clock $end
$var reg 1 " reset $end

$scope module BUT1 $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 32 % pc_next [31:0] $end
$var reg 32 & mechine_code [31:0] $end
$var reg 32 ' distination_data [31:0] $end
$var reg 32 ( data_1 [31:0] $end
$var reg 32 ) data_2 [31:0] $end
$var reg 32 * immediate [31:0] $end
$var reg 32 + mux2_1_out [31:0] $end
$var reg 1 , write_enable $end
$var reg 1 - mux2_1_enable $end
$var reg 4 . operations [3:0] $end

$scope module uut1 $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 32 / pc_next [31:0] $end
$upscope $end

$scope module uut2 $end
$var wire 1 0 mem_adress [31] $end
$var wire 1 1 mem_adress [30] $end
$var wire 1 2 mem_adress [29] $end
$var wire 1 3 mem_adress [28] $end
$var wire 1 4 mem_adress [27] $end
$var wire 1 5 mem_adress [26] $end
$var wire 1 6 mem_adress [25] $end
$var wire 1 7 mem_adress [24] $end
$var wire 1 8 mem_adress [23] $end
$var wire 1 9 mem_adress [22] $end
$var wire 1 : mem_adress [21] $end
$var wire 1 ; mem_adress [20] $end
$var wire 1 < mem_adress [19] $end
$var wire 1 = mem_adress [18] $end
$var wire 1 > mem_adress [17] $end
$var wire 1 ? mem_adress [16] $end
$var wire 1 @ mem_adress [15] $end
$var wire 1 A mem_adress [14] $end
$var wire 1 B mem_adress [13] $end
$var wire 1 C mem_adress [12] $end
$var wire 1 D mem_adress [11] $end
$var wire 1 E mem_adress [10] $end
$var wire 1 F mem_adress [9] $end
$var wire 1 G mem_adress [8] $end
$var wire 1 H mem_adress [7] $end
$var wire 1 I mem_adress [6] $end
$var wire 1 J mem_adress [5] $end
$var wire 1 K mem_adress [4] $end
$var wire 1 L mem_adress [3] $end
$var wire 1 M mem_adress [2] $end
$var wire 1 N mem_adress [1] $end
$var wire 1 O mem_adress [0] $end
$var reg 32 P mechine_code [31:0] $end
$upscope $end

$scope module uut3 $end
$var wire 1 Q rs1 [4] $end
$var wire 1 R rs1 [3] $end
$var wire 1 S rs1 [2] $end
$var wire 1 T rs1 [1] $end
$var wire 1 U rs1 [0] $end
$var wire 1 V rs2 [4] $end
$var wire 1 W rs2 [3] $end
$var wire 1 X rs2 [2] $end
$var wire 1 Y rs2 [1] $end
$var wire 1 Z rs2 [0] $end
$var wire 1 [ rd [4] $end
$var wire 1 \ rd [3] $end
$var wire 1 ] rd [2] $end
$var wire 1 ^ rd [1] $end
$var wire 1 _ rd [0] $end
$var wire 1 ` distination_data [31] $end
$var wire 1 a distination_data [30] $end
$var wire 1 b distination_data [29] $end
$var wire 1 c distination_data [28] $end
$var wire 1 d distination_data [27] $end
$var wire 1 e distination_data [26] $end
$var wire 1 f distination_data [25] $end
$var wire 1 g distination_data [24] $end
$var wire 1 h distination_data [23] $end
$var wire 1 i distination_data [22] $end
$var wire 1 j distination_data [21] $end
$var wire 1 k distination_data [20] $end
$var wire 1 l distination_data [19] $end
$var wire 1 m distination_data [18] $end
$var wire 1 n distination_data [17] $end
$var wire 1 o distination_data [16] $end
$var wire 1 p distination_data [15] $end
$var wire 1 q distination_data [14] $end
$var wire 1 r distination_data [13] $end
$var wire 1 s distination_data [12] $end
$var wire 1 t distination_data [11] $end
$var wire 1 u distination_data [10] $end
$var wire 1 v distination_data [9] $end
$var wire 1 w distination_data [8] $end
$var wire 1 x distination_data [7] $end
$var wire 1 y distination_data [6] $end
$var wire 1 z distination_data [5] $end
$var wire 1 { distination_data [4] $end
$var wire 1 | distination_data [3] $end
$var wire 1 } distination_data [2] $end
$var wire 1 ~ distination_data [1] $end
$var wire 1 !! distination_data [0] $end
$var wire 1 "! write_enable $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 32 #! data_1 [31:0] $end
$var reg 32 $! data_2 [31:0] $end
$upscope $end

$scope module uut4 $end
$var wire 1 %! instructions [31] $end
$var wire 1 &! instructions [30] $end
$var wire 1 '! instructions [29] $end
$var wire 1 (! instructions [28] $end
$var wire 1 )! instructions [27] $end
$var wire 1 *! instructions [26] $end
$var wire 1 +! instructions [25] $end
$var wire 1 ,! instructions [24] $end
$var wire 1 -! instructions [23] $end
$var wire 1 .! instructions [22] $end
$var wire 1 /! instructions [21] $end
$var wire 1 0! instructions [20] $end
$var wire 1 1! instructions [19] $end
$var wire 1 2! instructions [18] $end
$var wire 1 3! instructions [17] $end
$var wire 1 4! instructions [16] $end
$var wire 1 5! instructions [15] $end
$var wire 1 6! instructions [14] $end
$var wire 1 7! instructions [13] $end
$var wire 1 8! instructions [12] $end
$var wire 1 9! instructions [11] $end
$var wire 1 :! instructions [10] $end
$var wire 1 ;! instructions [9] $end
$var wire 1 <! instructions [8] $end
$var wire 1 =! instructions [7] $end
$var wire 1 >! instructions [6] $end
$var wire 1 ?! instructions [5] $end
$var wire 1 @! instructions [4] $end
$var wire 1 A! instructions [3] $end
$var wire 1 B! instructions [2] $end
$var wire 1 C! instructions [1] $end
$var wire 1 D! instructions [0] $end
$var reg 4 E! operations [3:0] $end
$var reg 1 F! write_enable $end
$var reg 1 G! mux2_1_enable $end
$var reg 3 H! f3 [2:0] $end
$var reg 7 I! f7 [6:0] $end
$var reg 7 J! opcode [6:0] $end
$upscope $end

$scope module uut5 $end
$var wire 1 K! a [31] $end
$var wire 1 L! a [30] $end
$var wire 1 M! a [29] $end
$var wire 1 N! a [28] $end
$var wire 1 O! a [27] $end
$var wire 1 P! a [26] $end
$var wire 1 Q! a [25] $end
$var wire 1 R! a [24] $end
$var wire 1 S! a [23] $end
$var wire 1 T! a [22] $end
$var wire 1 U! a [21] $end
$var wire 1 V! a [20] $end
$var wire 1 W! a [19] $end
$var wire 1 X! a [18] $end
$var wire 1 Y! a [17] $end
$var wire 1 Z! a [16] $end
$var wire 1 [! a [15] $end
$var wire 1 \! a [14] $end
$var wire 1 ]! a [13] $end
$var wire 1 ^! a [12] $end
$var wire 1 _! a [11] $end
$var wire 1 `! a [10] $end
$var wire 1 a! a [9] $end
$var wire 1 b! a [8] $end
$var wire 1 c! a [7] $end
$var wire 1 d! a [6] $end
$var wire 1 e! a [5] $end
$var wire 1 f! a [4] $end
$var wire 1 g! a [3] $end
$var wire 1 h! a [2] $end
$var wire 1 i! a [1] $end
$var wire 1 j! a [0] $end
$var wire 1 k! b [31] $end
$var wire 1 l! b [30] $end
$var wire 1 m! b [29] $end
$var wire 1 n! b [28] $end
$var wire 1 o! b [27] $end
$var wire 1 p! b [26] $end
$var wire 1 q! b [25] $end
$var wire 1 r! b [24] $end
$var wire 1 s! b [23] $end
$var wire 1 t! b [22] $end
$var wire 1 u! b [21] $end
$var wire 1 v! b [20] $end
$var wire 1 w! b [19] $end
$var wire 1 x! b [18] $end
$var wire 1 y! b [17] $end
$var wire 1 z! b [16] $end
$var wire 1 {! b [15] $end
$var wire 1 |! b [14] $end
$var wire 1 }! b [13] $end
$var wire 1 ~! b [12] $end
$var wire 1 !" b [11] $end
$var wire 1 "" b [10] $end
$var wire 1 #" b [9] $end
$var wire 1 $" b [8] $end
$var wire 1 %" b [7] $end
$var wire 1 &" b [6] $end
$var wire 1 '" b [5] $end
$var wire 1 (" b [4] $end
$var wire 1 )" b [3] $end
$var wire 1 *" b [2] $end
$var wire 1 +" b [1] $end
$var wire 1 ," b [0] $end
$var wire 1 -" operations [3] $end
$var wire 1 ." operations [2] $end
$var wire 1 /" operations [1] $end
$var wire 1 0" operations [0] $end
$var reg 32 1" distination_data [31:0] $end
$var reg 33 2" ini_out [32:0] $end
$var reg 1 3" carry $end
$upscope $end

$scope module uut6 $end
$var wire 1 4" mux2_1_x1 [31] $end
$var wire 1 5" mux2_1_x1 [30] $end
$var wire 1 6" mux2_1_x1 [29] $end
$var wire 1 7" mux2_1_x1 [28] $end
$var wire 1 8" mux2_1_x1 [27] $end
$var wire 1 9" mux2_1_x1 [26] $end
$var wire 1 :" mux2_1_x1 [25] $end
$var wire 1 ;" mux2_1_x1 [24] $end
$var wire 1 <" mux2_1_x1 [23] $end
$var wire 1 =" mux2_1_x1 [22] $end
$var wire 1 >" mux2_1_x1 [21] $end
$var wire 1 ?" mux2_1_x1 [20] $end
$var wire 1 @" mux2_1_x1 [19] $end
$var wire 1 A" mux2_1_x1 [18] $end
$var wire 1 B" mux2_1_x1 [17] $end
$var wire 1 C" mux2_1_x1 [16] $end
$var wire 1 D" mux2_1_x1 [15] $end
$var wire 1 E" mux2_1_x1 [14] $end
$var wire 1 F" mux2_1_x1 [13] $end
$var wire 1 G" mux2_1_x1 [12] $end
$var wire 1 H" mux2_1_x1 [11] $end
$var wire 1 I" mux2_1_x1 [10] $end
$var wire 1 J" mux2_1_x1 [9] $end
$var wire 1 K" mux2_1_x1 [8] $end
$var wire 1 L" mux2_1_x1 [7] $end
$var wire 1 M" mux2_1_x1 [6] $end
$var wire 1 N" mux2_1_x1 [5] $end
$var wire 1 O" mux2_1_x1 [4] $end
$var wire 1 P" mux2_1_x1 [3] $end
$var wire 1 Q" mux2_1_x1 [2] $end
$var wire 1 R" mux2_1_x1 [1] $end
$var wire 1 S" mux2_1_x1 [0] $end
$var wire 1 T" mux2_1_x2 [31] $end
$var wire 1 U" mux2_1_x2 [30] $end
$var wire 1 V" mux2_1_x2 [29] $end
$var wire 1 W" mux2_1_x2 [28] $end
$var wire 1 X" mux2_1_x2 [27] $end
$var wire 1 Y" mux2_1_x2 [26] $end
$var wire 1 Z" mux2_1_x2 [25] $end
$var wire 1 [" mux2_1_x2 [24] $end
$var wire 1 \" mux2_1_x2 [23] $end
$var wire 1 ]" mux2_1_x2 [22] $end
$var wire 1 ^" mux2_1_x2 [21] $end
$var wire 1 _" mux2_1_x2 [20] $end
$var wire 1 `" mux2_1_x2 [19] $end
$var wire 1 a" mux2_1_x2 [18] $end
$var wire 1 b" mux2_1_x2 [17] $end
$var wire 1 c" mux2_1_x2 [16] $end
$var wire 1 d" mux2_1_x2 [15] $end
$var wire 1 e" mux2_1_x2 [14] $end
$var wire 1 f" mux2_1_x2 [13] $end
$var wire 1 g" mux2_1_x2 [12] $end
$var wire 1 h" mux2_1_x2 [11] $end
$var wire 1 i" mux2_1_x2 [10] $end
$var wire 1 j" mux2_1_x2 [9] $end
$var wire 1 k" mux2_1_x2 [8] $end
$var wire 1 l" mux2_1_x2 [7] $end
$var wire 1 m" mux2_1_x2 [6] $end
$var wire 1 n" mux2_1_x2 [5] $end
$var wire 1 o" mux2_1_x2 [4] $end
$var wire 1 p" mux2_1_x2 [3] $end
$var wire 1 q" mux2_1_x2 [2] $end
$var wire 1 r" mux2_1_x2 [1] $end
$var wire 1 s" mux2_1_x2 [0] $end
$var wire 1 t" mux2_1_enable $end
$var reg 32 u" mux2_1_y [31:0] $end
$upscope $end

$scope module uut7 $end
$var wire 1 v" immediate_in [11] $end
$var wire 1 w" immediate_in [10] $end
$var wire 1 x" immediate_in [9] $end
$var wire 1 y" immediate_in [8] $end
$var wire 1 z" immediate_in [7] $end
$var wire 1 {" immediate_in [6] $end
$var wire 1 |" immediate_in [5] $end
$var wire 1 }" immediate_in [4] $end
$var wire 1 ~" immediate_in [3] $end
$var wire 1 !# immediate_in [2] $end
$var wire 1 "# immediate_in [1] $end
$var wire 1 ## immediate_in [0] $end
$var reg 32 $# immediate_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 %
b0 &
b0 '
b0 (
b0 )
b0 *
b0 +
0,
1-
bx .
b0 /
b0 P
b0 #!
b0 $!
bx E!
0F!
1G!
b0 H!
b0 I!
b0 J!
b0 1"
b0 2"
03"
b0 u"
b0 $#
0#
1$
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0"!
0U
0T
0S
0R
0Q
0Z
0Y
0X
0W
0V
0_
0^
0]
0\
0[
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
x0"
x/"
x."
x-"
1t"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
$end
#1
1!
1#
#2
0"
0!
0$
0#
#3
1!
1#
b100 /
b100 %
1M
b1000001000000110110011 P
b1000001000000110110011 &
1_
1^
1"#
1Y
1U
1D!
1C!
1@!
1?!
1=!
1<!
15!
1/!
b110011 J!
1F!
b0 E!
b100 #!
b110 $!
b10 $#
b10 *
b110 )
b100 (
b0 .
1,
1"!
00"
0/"
0."
0-"
1Q"
1+"
1*"
1r"
b100 u"
b110 2"
b110 1"
b110 '
b100 +
1~
1}
1h!
b1010 2"
b1010 1"
b1010 '
0}
1|
#4
0!
0#
#5
1!
1#
b1000 /
b1000 %
0M
1L
b1000000001100001000001000110011 P
b1000000001100001000001000110011 &
0_
0^
1]
1##
1w"
1Z
0=!
0<!
1;!
10!
1&!
b100000 I!
b1 E!
b1010 $!
b10000000011 $#
b10000000011 *
b1010 )
b1 .
10"
0*"
1)"
1s"
1i"
b110 2"
b110 1"
b110 '
1}
0|
#6
0!
0#
#7
1!
1#
b1100 /
b1100 %
1M
b10000011111001010110011 P
b10000011111001010110011 &
1_
0##
0"#
1!#
0w"
0Z
0Y
1X
1T
1=!
18!
17!
16!
14!
00!
0/!
1.!
0&!
b111 H!
b0 I!
b1001 E!
b1010 #!
b110 $!
b100 $#
b100 *
b110 )
b1010 (
b1001 .
1-"
1R"
0Q"
1P"
1*"
0)"
0s"
0r"
1q"
0i"
b1010 u"
b100 2"
b100 1"
b100 '
b1010 +
0~
1i!
0h!
1g!
b10 2"
b10 1"
b10 '
1~
0}
#8
0!
0#
#9
1!
1#
b10000 /
b10000 %
0M
0L
1K
b10000101110001100110011 P
b10000101110001100110011 &
0_
1^
0T
1S
0=!
1<!
08!
04!
13!
b110 H!
b1000 E!
b10 #!
b10 (
b1000 .
00"
0P"
b10 u"
b1110 2"
b1110 1"
b1110 '
b10 +
1}
1|
0g!
b110 2"
b110 1"
b110 '
0|
#10
0!
0#
#11
1!
1#
b10100 /
b10100 %
1M
b10100110010001110110011 P
b10100110010001110110011 &
1_
1##
1Z
0U
1T
1=!
06!
05!
14!
10!
b10 H!
b11 E!
b110 #!
b10 $!
b101 $#
b101 *
b10 )
b110 (
b11 .
10"
1/"
0-"
1Q"
0*"
1s"
b110 u"
b0 2"
b0 1"
b0 '
b110 +
0~
0}
1h!
b1 2"
b1 1"
b1 '
1!!
#12
0!
0#
#13
1!
1#
b11000 /
b11000 %
0M
1L
b11000010000000110010011 P
b11000010000000110010011 &
0]
0##
1"#
0Z
1Y
0S
0?!
0;!
07!
03!
00!
1/!
b10011 J!
b0 H!
b0 E!
0G!
b110 $!
b110 $#
b110 *
b110 )
0-
b0 .
0t"
00"
0/"
1*"
0s"
1r"
b1100 2"
b1100 1"
b1100 '
0!!
1}
1|
#14
0!
0#
#15
1!
1#
b11100 /
b11100 %
1M
b1000111010010000010011 P
b1000111010010000010011 &
0_
0^
1\
0!#
0X
1U
1S
0=!
0<!
1:!
17!
15!
13!
0.!
b10 H!
b11 E!
b1 #!
b10 $#
b10 *
b1 (
b11 .
10"
1/"
1S"
0R"
0Q"
0q"
b10 u"
b0 2"
b0 1"
b0 '
b10 +
0}
0|
0h!
#16
0!
0#
#17
1!
1#
b100000 /
b100000 %
0M
0L
0K
1J
b1101000011010010010011 P
b1101000011010010010011 &
1_
1##
1Z
0U
0T
0S
1R
1=!
18!
05!
04!
03!
12!
10!
b11 H!
b100 E!
b0 #!
b1100 $!
b11 $#
b11 *
b1100 )
b0 (
b100 .
00"
0/"
1."
0S"
0+"
1)"
1s"
b11 u"
b11 +
1j!
#18
0!
0#
#19
1!
1#
b100100 /
b100100 %
1M
b10001001100010100010011 P
b10001001100010100010011 &
0_
1^
0##
0"#
1!#
0Z
0Y
1X
1U
0=!
1<!
08!
07!
16!
15!
00!
0/!
1.!
b100 H!
b101 E!
b110 $!
b100 $#
b100 *
b110 )
b101 .
10"
1+"
0)"
0s"
0r"
1q"
b100 u"
b101 2"
b101 1"
b101 '
b100 +
1!!
1}
0j!
0i!
1h!
b10 2"
b10 1"
b10 '
0!!
1~
0}
#20
0!
0#
#21
1!
1#
b101000 /
b101000 %
0M
1L
b0 P
b0 &
0^
0\
0!#
0X
0U
0R
0D!
0C!
0@!
0<!
0:!
06!
05!
02!
0.!
b0 J!
b0 H!
0F!
1G!
b0 $!
b0 $#
b0 *
b0 )
1-
0,
0"!
0+"
0*"
0q"
1t"
b0 u"
b100 2"
b100 1"
b100 '
b0 +
0~
1}
0h!
b0 2"
b0 1"
b0 '
0}
#22
1"
0!
1$
0#
#23
1!
1#
b0 /
b0 %
0L
0J
#24
0!
0#
#25
1!
1#
#26
0!
0#
