INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/add_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/and_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/of_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module of_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
