

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Fri May 24 13:42:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2_fu_121  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_129_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_memory_addr_0_idx = alloca i32 1"   --->   Operation 5 'alloca' 'in_memory_addr_0_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 6 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 32, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode" [userdma.cpp:110]   --->   Operation 9 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory" [userdma.cpp:110]   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.95ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %kernel_mode_read, i2 0"   --->   Operation 11 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.95ns)   --->   "%icmp_ln1065_3 = icmp_eq  i2 %kernel_mode_read, i2 1"   --->   Operation 12 'icmp' 'icmp_ln1065_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.97ns)   --->   "%even = or i1 %icmp_ln1065, i1 %icmp_ln1065_3" [userdma.cpp:117]   --->   Operation 13 'or' 'even' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln119 = select i1 %even, i12 2048, i12 1024" [userdma.cpp:119]   --->   Operation 14 'select' 'select_ln119' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%select_ln119_1 = select i1 %even, i32 2048, i32 1024" [userdma.cpp:119]   --->   Operation 15 'select' 'select_ln119_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.95ns)   --->   "%icmp_ln123 = icmp_eq  i2 %kernel_mode_read, i2 2" [userdma.cpp:123]   --->   Operation 16 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%select_ln123 = select i1 %icmp_ln1065_3, i3 5, i3 6" [userdma.cpp:123]   --->   Operation 17 'select' 'select_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%or_ln123 = or i1 %icmp_ln1065_3, i1 %icmp_ln123" [userdma.cpp:123]   --->   Operation 18 'or' 'or_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node out_val_data_filed_V)   --->   "%select_ln123_1 = select i1 %or_ln123, i3 %select_ln123, i3 7" [userdma.cpp:123]   --->   Operation 19 'select' 'select_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.98ns) (out node of the LUT)   --->   "%out_val_data_filed_V = select i1 %icmp_ln1065, i3 4, i3 %select_ln123_1"   --->   Operation 20 'select' 'out_val_data_filed_V' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i3 %out_val_data_filed_V" [userdma.cpp:112]   --->   Operation 21 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %zext_ln112" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:161]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %in_memory_read" [userdma.cpp:142]   --->   Operation 26 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.96ns)   --->   "%xor_ln142 = xor i3 %trunc_ln142, i3 4" [userdma.cpp:142]   --->   Operation 27 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln142_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln142, i3 0" [userdma.cpp:142]   --->   Operation 28 'bitconcatenate' 'shl_ln142_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 %select_ln119_1, i32 %count" [userdma.cpp:129]   --->   Operation 29 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln129 = store i64 0, i64 %in_memory_addr_0_idx" [userdma.cpp:129]   --->   Operation 30 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln129 = br void %do.body" [userdma.cpp:129]   --->   Operation 31 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%final_m2s_len_3 = load i32 %count"   --->   Operation 32 'load' 'final_m2s_len_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln130 = icmp_sgt  i32 %final_m2s_len_3, i32 32" [userdma.cpp:130]   --->   Operation 33 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln130, i32 32, i32 %final_m2s_len_3" [userdma.cpp:130]   --->   Operation 34 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %final_m2s_len_3, i32 5, i32 31"   --->   Operation 35 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.45ns)   --->   "%icmp = icmp_slt  i27 %tmp_5, i27 1"   --->   Operation 36 'icmp' 'icmp' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln162 = sub i32 0, i32 %count_3" [userdma.cpp:162]   --->   Operation 38 'sub' 'sub_ln162' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln162_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln162, i32 1, i32 31" [userdma.cpp:162]   --->   Operation 39 'partselect' 'lshr_ln162_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_memory_load = load i64 %in_memory_addr_0_idx" [userdma.cpp:116]   --->   Operation 40 'load' 'in_memory_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i64 %in_memory_load" [userdma.cpp:116]   --->   Operation 41 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%sub50 = add i32 %count_3, i32 4294967295" [userdma.cpp:130]   --->   Operation 42 'add' 'sub50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%select_ln138 = select i1 %icmp, i32 %final_m2s_len_3, i32 32" [userdma.cpp:138]   --->   Operation 43 'select' 'select_ln138' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln138" [userdma.cpp:138]   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.47ns)   --->   "%empty_45 = icmp_sgt  i32 %select_ln138, i32 0" [userdma.cpp:138]   --->   Operation 45 'icmp' 'empty_45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.18ns)   --->   "%smax1 = select i1 %empty_45, i6 %empty, i6 0" [userdma.cpp:138]   --->   Operation 46 'select' 'smax1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i6 %smax1" [userdma.cpp:116]   --->   Operation 47 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%final_m2s_len = sub i32 %final_m2s_len_3, i32 %zext_ln116" [userdma.cpp:116]   --->   Operation 48 'sub' 'final_m2s_len' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (1.58ns)   --->   "%call_ln130 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2, i32 %final_m2s_len_3, i32 %count_3, i1 %even, i32 %sub50, i12 %select_ln119, i35 %outbuf, i61 %trunc_ln116, i64 %in_memory_read, i64 %gmem1, i6 %shl_ln142_1" [userdma.cpp:130]   --->   Operation 49 'call' 'call_ln130' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %count_3, i32 31" [userdma.cpp:162]   --->   Operation 50 'bitselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i31 %lshr_ln162_1" [userdma.cpp:162]   --->   Operation 51 'zext' 'zext_ln162' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%sub_ln162_1 = sub i32 0, i32 %zext_ln162" [userdma.cpp:162]   --->   Operation 52 'sub' 'sub_ln162_1' <Predicate = (!tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%lshr_ln162_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %count_3, i32 1, i32 31" [userdma.cpp:162]   --->   Operation 53 'partselect' 'lshr_ln162_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%zext_ln162_1 = zext i31 %lshr_ln162_2" [userdma.cpp:162]   --->   Operation 54 'zext' 'zext_ln162_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%select_ln162 = select i1 %tmp_6, i32 %sub_ln162_1, i32 %zext_ln162_1" [userdma.cpp:162]   --->   Operation 55 'select' 'select_ln162' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%select_ln161 = select i1 %tmp, i32 %count_3, i32 %select_ln162" [userdma.cpp:161]   --->   Operation 56 'select' 'select_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node in_memory_addr_1_idx)   --->   "%sext_ln164 = sext i32 %select_ln161" [userdma.cpp:164]   --->   Operation 57 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.52ns) (out node of the LUT)   --->   "%in_memory_addr_1_idx = add i64 %sext_ln164, i64 %in_memory_load" [userdma.cpp:164]   --->   Operation 58 'add' 'in_memory_addr_1_idx' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln166 = icmp_eq  i32 %final_m2s_len_3, i32 %zext_ln116" [userdma.cpp:166]   --->   Operation 59 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [userdma.cpp:116]   --->   Operation 60 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln130 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2, i32 %final_m2s_len_3, i32 %count_3, i1 %even, i32 %sub50, i12 %select_ln119, i35 %outbuf, i61 %trunc_ln116, i64 %in_memory_read, i64 %gmem1, i6 %shl_ln142_1" [userdma.cpp:130]   --->   Operation 61 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %do.body.do.body_crit_edge, void %do.end" [userdma.cpp:166]   --->   Operation 62 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln166 = store i32 %final_m2s_len, i32 %count" [userdma.cpp:166]   --->   Operation 63 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln166 = store i64 %in_memory_addr_1_idx, i64 %in_memory_addr_0_idx" [userdma.cpp:166]   --->   Operation 64 'store' 'store_ln166' <Predicate = (!icmp_ln166)> <Delay = 1.58>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln166 = br void %do.body" [userdma.cpp:166]   --->   Operation 65 'br' 'br_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [userdma.cpp:167]   --->   Operation 66 'ret' 'ret_ln167' <Predicate = (icmp_ln166)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_memory_addr_0_idx (alloca        ) [ 01111]
count                (alloca        ) [ 01111]
specinterface_ln0    (specinterface ) [ 00000]
specinterface_ln0    (specinterface ) [ 00000]
kernel_mode_read     (read          ) [ 00000]
in_memory_read       (read          ) [ 00111]
icmp_ln1065          (icmp          ) [ 00000]
icmp_ln1065_3        (icmp          ) [ 00000]
even                 (or            ) [ 00111]
select_ln119         (select        ) [ 00111]
select_ln119_1       (select        ) [ 00000]
icmp_ln123           (icmp          ) [ 00000]
select_ln123         (select        ) [ 00000]
or_ln123             (or            ) [ 00000]
select_ln123_1       (select        ) [ 00000]
out_val_data_filed_V (select        ) [ 00000]
zext_ln112           (zext          ) [ 00000]
or_ln                (bitconcatenate) [ 00000]
zext_ln174           (zext          ) [ 00000]
write_ln174          (write         ) [ 00000]
tmp                  (bitselect     ) [ 00111]
trunc_ln142          (trunc         ) [ 00000]
xor_ln142            (xor           ) [ 00000]
shl_ln142_1          (bitconcatenate) [ 00111]
store_ln129          (store         ) [ 00000]
store_ln129          (store         ) [ 00000]
br_ln129             (br            ) [ 00000]
final_m2s_len_3      (load          ) [ 00011]
icmp_ln130           (icmp          ) [ 00000]
count_3              (select        ) [ 00011]
tmp_5                (partselect    ) [ 00000]
icmp                 (icmp          ) [ 00010]
empty_46             (wait          ) [ 00000]
sub_ln162            (sub           ) [ 00000]
lshr_ln162_1         (partselect    ) [ 00010]
in_memory_load       (load          ) [ 00000]
trunc_ln116          (trunc         ) [ 00001]
sub50                (add           ) [ 00001]
select_ln138         (select        ) [ 00000]
empty                (trunc         ) [ 00000]
empty_45             (icmp          ) [ 00000]
smax1                (select        ) [ 00000]
zext_ln116           (zext          ) [ 00000]
final_m2s_len        (sub           ) [ 00001]
tmp_6                (bitselect     ) [ 00000]
zext_ln162           (zext          ) [ 00000]
sub_ln162_1          (sub           ) [ 00000]
lshr_ln162_2         (partselect    ) [ 00000]
zext_ln162_1         (zext          ) [ 00000]
select_ln162         (select        ) [ 00000]
select_ln161         (select        ) [ 00000]
sext_ln164           (sext          ) [ 00000]
in_memory_addr_1_idx (add           ) [ 00001]
icmp_ln166           (icmp          ) [ 00001]
specloopname_ln116   (specloopname  ) [ 00000]
call_ln130           (call          ) [ 00000]
br_ln166             (br            ) [ 00000]
store_ln166          (store         ) [ 00000]
store_ln166          (store         ) [ 00000]
br_ln166             (br            ) [ 00000]
ret_ln167            (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_mode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="in_memory_addr_0_idx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_memory_addr_0_idx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="count_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_mode_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_memory_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="35" slack="0"/>
<pin id="117" dir="0" index="2" bw="33" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="2"/>
<pin id="126" dir="0" index="4" bw="32" slack="0"/>
<pin id="127" dir="0" index="5" bw="12" slack="2"/>
<pin id="128" dir="0" index="6" bw="35" slack="0"/>
<pin id="129" dir="0" index="7" bw="61" slack="0"/>
<pin id="130" dir="0" index="8" bw="64" slack="2"/>
<pin id="131" dir="0" index="9" bw="64" slack="0"/>
<pin id="132" dir="0" index="10" bw="6" slack="2"/>
<pin id="133" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln1065_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln1065_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_3/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="even_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="even/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln119_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="12" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln119_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln123_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln123_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln123_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln123_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="out_val_data_filed_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_val_data_filed_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln112_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="33" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln174_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="33" slack="0"/>
<pin id="221" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln142_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln142_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln142_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln142_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln129_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln129_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="final_m2s_len_3_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_m2s_len_3/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln130_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="count_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="27" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="27" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln162_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln162/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="lshr_ln162_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln162_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="in_memory_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_memory_load/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln116_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub50_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub50/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln138_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="empty_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="empty_45_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_45/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="smax1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln116_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="final_m2s_len_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="final_m2s_len/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln162_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln162_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln162_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="lshr_ln162_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln162_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln162_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln162_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="31" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln161_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="2"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln164_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="in_memory_addr_1_idx_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_memory_addr_1_idx/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln166_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln166_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="3"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln166_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="0" index="1" bw="64" slack="3"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/4 "/>
</bind>
</comp>

<comp id="422" class="1005" name="in_memory_addr_0_idx_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="in_memory_addr_0_idx "/>
</bind>
</comp>

<comp id="429" class="1005" name="count_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="436" class="1005" name="in_memory_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="2"/>
<pin id="438" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="even_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="2"/>
<pin id="443" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="even "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln119_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="2"/>
<pin id="448" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="select_ln119 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="456" class="1005" name="shl_ln142_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="2"/>
<pin id="458" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln142_1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="count_3_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="478" class="1005" name="lshr_ln162_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="1"/>
<pin id="480" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln162_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="trunc_ln116_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="61" slack="1"/>
<pin id="485" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116 "/>
</bind>
</comp>

<comp id="488" class="1005" name="sub50_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub50 "/>
</bind>
</comp>

<comp id="493" class="1005" name="final_m2s_len_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_m2s_len "/>
</bind>
</comp>

<comp id="498" class="1005" name="in_memory_addr_1_idx_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_addr_1_idx "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln166_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln166 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="121" pin=6"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="121" pin=9"/></net>

<net id="141"><net_src comp="102" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="102" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="149" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="102" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="143" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="143" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="171" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="177" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="137" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="191" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="102" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="108" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="163" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="260" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="260" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="74" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="269" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="82" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="121" pin=7"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="322"><net_src comp="317" pin="2"/><net_sink comp="121" pin=4"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="323" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="329" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="84" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="88" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="76" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="384"><net_src comp="372" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="356" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="366" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="393" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="309" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="347" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="425"><net_src comp="94" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="432"><net_src comp="98" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="439"><net_src comp="108" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="121" pin=8"/></net>

<net id="444"><net_src comp="149" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="449"><net_src comp="155" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="121" pin=5"/></net>

<net id="454"><net_src comp="224" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="459"><net_src comp="242" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="121" pin=10"/></net>

<net id="467"><net_src comp="269" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="476"><net_src comp="287" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="481"><net_src comp="299" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="486"><net_src comp="312" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="121" pin=7"/></net>

<net id="491"><net_src comp="317" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="496"><net_src comp="351" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="501"><net_src comp="403" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="506"><net_src comp="409" pin="2"/><net_sink comp="503" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {1 3 4 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : kernel_mode | {1 }
  - Chain level:
	State 1
		even : 1
		select_ln119 : 1
		select_ln119_1 : 1
		select_ln123 : 1
		or_ln123 : 1
		select_ln123_1 : 1
		out_val_data_filed_V : 2
		zext_ln112 : 3
		or_ln : 4
		zext_ln174 : 5
		write_ln174 : 6
		xor_ln142 : 1
		shl_ln142_1 : 1
		store_ln129 : 2
		store_ln129 : 1
	State 2
		icmp_ln130 : 1
		count_3 : 2
		tmp_5 : 1
		icmp : 2
		sub_ln162 : 3
		lshr_ln162_1 : 4
	State 3
		trunc_ln116 : 1
		empty : 1
		empty_45 : 1
		smax1 : 2
		zext_ln116 : 3
		final_m2s_len : 4
		call_ln130 : 2
		sub_ln162_1 : 1
		zext_ln162_1 : 1
		select_ln162 : 2
		select_ln161 : 3
		sext_ln164 : 4
		in_memory_addr_1_idx : 5
		icmp_ln166 : 4
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2_fu_121 |  4.764  |   930   |   760   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                       select_ln119_fu_155                      |    0    |    0    |    12   |
|          |                      select_ln119_1_fu_163                     |    0    |    0    |    13   |
|          |                       select_ln123_fu_177                      |    0    |    0    |    3    |
|          |                      select_ln123_1_fu_191                     |    0    |    0    |    3    |
|  select  |                   out_val_data_filed_V_fu_199                  |    0    |    0    |    3    |
|          |                         count_3_fu_269                         |    0    |    0    |    32   |
|          |                       select_ln138_fu_323                      |    0    |    0    |    32   |
|          |                          smax1_fu_339                          |    0    |    0    |    6    |
|          |                       select_ln162_fu_385                      |    0    |    0    |    32   |
|          |                       select_ln161_fu_393                      |    0    |    0    |    32   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                        sub_ln162_fu_293                        |    0    |    0    |    39   |
|    sub   |                      final_m2s_len_fu_351                      |    0    |    0    |    39   |
|          |                       sub_ln162_1_fu_366                       |    0    |    0    |    38   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    add   |                          sub50_fu_317                          |    0    |    0    |    39   |
|          |                   in_memory_addr_1_idx_fu_403                  |    0    |    0    |    71   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln1065_fu_137                       |    0    |    0    |    8    |
|          |                      icmp_ln1065_3_fu_143                      |    0    |    0    |    8    |
|          |                        icmp_ln123_fu_171                       |    0    |    0    |    8    |
|   icmp   |                        icmp_ln130_fu_263                       |    0    |    0    |    18   |
|          |                           icmp_fu_287                          |    0    |    0    |    16   |
|          |                         empty_45_fu_333                        |    0    |    0    |    18   |
|          |                        icmp_ln166_fu_409                       |    0    |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    or    |                           even_fu_149                          |    0    |    0    |    2    |
|          |                         or_ln123_fu_185                        |    0    |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    xor   |                        xor_ln142_fu_236                        |    0    |    0    |    3    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   read   |                  kernel_mode_read_read_fu_102                  |    0    |    0    |    0    |
|          |                   in_memory_read_read_fu_108                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln174_write_fu_114                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                        zext_ln112_fu_207                       |    0    |    0    |    0    |
|          |                        zext_ln174_fu_219                       |    0    |    0    |    0    |
|   zext   |                        zext_ln116_fu_347                       |    0    |    0    |    0    |
|          |                        zext_ln162_fu_363                       |    0    |    0    |    0    |
|          |                       zext_ln162_1_fu_381                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                          or_ln_fu_211                          |    0    |    0    |    0    |
|          |                       shl_ln142_1_fu_242                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_224                           |    0    |    0    |    0    |
|          |                          tmp_6_fu_356                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                       trunc_ln142_fu_232                       |    0    |    0    |    0    |
|   trunc  |                       trunc_ln116_fu_312                       |    0    |    0    |    0    |
|          |                          empty_fu_329                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                          tmp_5_fu_277                          |    0    |    0    |    0    |
|partselect|                       lshr_ln162_1_fu_299                      |    0    |    0    |    0    |
|          |                       lshr_ln162_2_fu_372                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln164_fu_399                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |  4.764  |   930   |   1255  |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       count_3_reg_464      |   32   |
|        count_reg_429       |   32   |
|        even_reg_441        |    1   |
|    final_m2s_len_reg_493   |   32   |
|     icmp_ln166_reg_503     |    1   |
|        icmp_reg_473        |    1   |
|in_memory_addr_0_idx_reg_422|   64   |
|in_memory_addr_1_idx_reg_498|   64   |
|   in_memory_read_reg_436   |   64   |
|    lshr_ln162_1_reg_478    |   31   |
|    select_ln119_reg_446    |   12   |
|     shl_ln142_1_reg_456    |    6   |
|        sub50_reg_488       |   32   |
|         tmp_reg_451        |    1   |
|     trunc_ln116_reg_483    |   61   |
+----------------------------+--------+
|            Total           |   434  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2_fu_121 |  p4  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_138_2_fu_121 |  p7  |   2  |  61  |   122  ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   186  ||  3.176  ||    18   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   930  |  1255  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   434  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1364  |  1273  |
+-----------+--------+--------+--------+
