{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:25:50 2024 " "Info: Processing started: Tue May 07 21:25:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_bank -c reg_bank " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_bank -c reg_bank" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch1 " "Info: Found design unit 1: reg_bank-arch1" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_bank " "Info: Elaborating entity \"reg_bank\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "reg_bank.vhd(55) " "Warning (10027): Verilog HDL or VHDL warning at the reg_bank.vhd(55): index expression is not wide enough to address all of the elements in the array" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_reg reg_bank.vhd(49) " "Warning (10631): VHDL Process Statement warning at reg_bank.vhd(49): inferring latch(es) for signal or variable \"mem_reg\", which holds its previous value in one or more paths through the process" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[0\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[0\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[1\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[1\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[2\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[2\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[3\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[3\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[4\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[4\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[5\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[5\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[6\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[6\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\]\[7\] reg_bank.vhd(49) " "Info (10041): Inferred latch for \"mem_reg\[3\]\[7\]\" at reg_bank.vhd(49)" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_wr_sel\[2\] " "Warning (15610): No output dependent on input pin \"regn_wr_sel\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_rd_sel_a\[2\] " "Warning (15610): No output dependent on input pin \"regn_rd_sel_a\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regn_rd_sel_b\[2\] " "Warning (15610): No output dependent on input pin \"regn_rd_sel_b\[2\]\"" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:25:51 2024 " "Info: Processing ended: Tue May 07 21:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:25:53 2024 " "Info: Processing started: Tue May 07 21:25:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "reg_bank EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"reg_bank\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "Critical Warning: No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_wr_sel\[2\] " "Info: Pin regn_wr_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_wr_sel[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_a\[2\] " "Info: Pin regn_rd_sel_a\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_a[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_b\[2\] " "Info: Pin regn_rd_sel_b\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_b[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 15 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[0\] " "Info: Pin regn_do_a\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[1\] " "Info: Pin regn_do_a\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[2\] " "Info: Pin regn_do_a\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[3\] " "Info: Pin regn_do_a\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[3] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[4\] " "Info: Pin regn_do_a\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[4] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[5\] " "Info: Pin regn_do_a\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[5] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[6\] " "Info: Pin regn_do_a\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[6] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_a\[7\] " "Info: Pin regn_do_a\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_a[7] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[0\] " "Info: Pin regn_do_b\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[1\] " "Info: Pin regn_do_b\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[2\] " "Info: Pin regn_do_b\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[3\] " "Info: Pin regn_do_b\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[3] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[4\] " "Info: Pin regn_do_b\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[4] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[5\] " "Info: Pin regn_do_b\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[5] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[6\] " "Info: Pin regn_do_b\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[6] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_do_b\[7\] " "Info: Pin regn_do_b\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_do_b[7] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 24 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_do_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_flag_out " "Info: Pin c_flag_out not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { c_flag_out } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 25 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_flag_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_flag_out " "Info: Pin z_flag_out not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { z_flag_out } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 26 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_flag_out " "Info: Pin v_flag_out not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { v_flag_out } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 27 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_flag_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_a\[1\] " "Info: Pin regn_rd_sel_a\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_a[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_a\[0\] " "Info: Pin regn_rd_sel_a\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_a[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_b\[1\] " "Info: Pin regn_rd_sel_b\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_b[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 15 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_rd_sel_b\[0\] " "Info: Pin regn_rd_sel_b\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_rd_sel_b[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 15 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[0\] " "Info: Pin regn_di\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 10 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_wr_sel\[1\] " "Info: Pin regn_wr_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_wr_sel[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_wr_ena " "Info: Pin regn_wr_ena not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_wr_ena } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 13 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_wr_sel\[0\] " "Info: Pin regn_wr_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_wr_sel[0] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 12 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[1\] " "Info: Pin regn_di\[1\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[1] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[2\] " "Info: Pin regn_di\[2\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[2] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[3\] " "Info: Pin regn_di\[3\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[3] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[4\] " "Info: Pin regn_di\[4\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[4] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[5\] " "Info: Pin regn_di\[5\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[5] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[6\] " "Info: Pin regn_di\[6\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[6] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regn_di\[7\] " "Info: Pin regn_di\[7\] not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { regn_di[7] } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 11 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_flag_in " "Info: Pin c_flag_in not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { c_flag_in } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 16 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_flag_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_flag_wr_ena " "Info: Pin c_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { c_flag_wr_ena } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 19 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_flag_in " "Info: Pin z_flag_in not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { z_flag_in } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 17 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_flag_wr_ena " "Info: Pin z_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { z_flag_wr_ena } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 20 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_flag_in " "Info: Pin v_flag_in not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { v_flag_in } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 18 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_flag_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_flag_wr_ena " "Info: Pin v_flag_wr_ena not assigned to an exact location on the device" {  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { v_flag_wr_ena } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 21 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_flag_wr_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/portable/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 10 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/git/VHDL_TP2/reg_bank/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 24 19 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 24 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.575 ns register register " "Info: Estimated most critical path is register to register delay of 0.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[7\]\[0\] 1 REG LAB_X16_Y34 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y34; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.071 ns) + CELL(0.420 ns) 0.491 ns mem_reg\[7\]\[0\]~0 2 COMB LAB_X16_Y34 1 " "Info: 2: + IC(0.071 ns) + CELL(0.420 ns) = 0.491 ns; Loc. = LAB_X16_Y34; Fanout = 1; COMB Node = 'mem_reg\[7\]\[0\]~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { mem_reg[7][0] mem_reg[7][0]~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.575 ns mem_reg\[7\]\[0\] 3 REG LAB_X16_Y34 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.575 ns; Loc. = LAB_X16_Y34; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 87.65 % ) " "Info: Total cell delay = 0.504 ns ( 87.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.071 ns ( 12.35 % ) " "Info: Total interconnect delay = 0.071 ns ( 12.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { mem_reg[7][0] mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y24 X43_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[0\] 0 " "Info: Pin \"regn_do_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[1\] 0 " "Info: Pin \"regn_do_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[2\] 0 " "Info: Pin \"regn_do_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[3\] 0 " "Info: Pin \"regn_do_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[4\] 0 " "Info: Pin \"regn_do_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[5\] 0 " "Info: Pin \"regn_do_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[6\] 0 " "Info: Pin \"regn_do_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_a\[7\] 0 " "Info: Pin \"regn_do_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[0\] 0 " "Info: Pin \"regn_do_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[1\] 0 " "Info: Pin \"regn_do_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[2\] 0 " "Info: Pin \"regn_do_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[3\] 0 " "Info: Pin \"regn_do_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[4\] 0 " "Info: Pin \"regn_do_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[5\] 0 " "Info: Pin \"regn_do_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[6\] 0 " "Info: Pin \"regn_do_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regn_do_b\[7\] 0 " "Info: Pin \"regn_do_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_flag_out 0 " "Info: Pin \"c_flag_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_flag_out 0 " "Info: Pin \"z_flag_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_flag_out 0 " "Info: Pin \"v_flag_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:25:57 2024 " "Info: Processing ended: Tue May 07 21:25:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:25:58 2024 " "Info: Processing started: Tue May 07 21:25:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:25:59 2024 " "Info: Processing ended: Tue May 07 21:25:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 21:26:00 2024 " "Info: Processing started: Tue May 07 21:26:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register mem_reg\[7\]\[0\] mem_reg\[7\]\[0\] 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"mem_reg\[7\]\[0\]\" and destination register \"mem_reg\[7\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[7\]\[0\] 1 REG LCFF_X16_Y34_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns mem_reg\[7\]\[0\]~0 2 COMB LCCOMB_X16_Y34_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y34_N24; Fanout = 1; COMB Node = 'mem_reg\[7\]\[0\]~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { mem_reg[7][0] mem_reg[7][0]~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { mem_reg[7][0] mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { mem_reg[7][0] {} mem_reg[7][0]~0 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns mem_reg\[7\]\[0\] 3 REG LCFF_X16_Y34_N25 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y34_N25; Fanout = 2; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { mem_reg[7][0] mem_reg[7][0]~0 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { mem_reg[7][0] {} mem_reg[7][0]~0 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mem_reg[7][0] {} } {  } {  } "" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[0\]\[0\] regn_wr_ena clk_in 4.980 ns register " "Info: tsu for register \"mem_reg\[0\]\[0\]\" (data pin = \"regn_wr_ena\", clock pin = \"clk_in\") is 4.980 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.698 ns + Longest pin register " "Info: + Longest pin to register delay is 7.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns regn_wr_ena 1 PIN PIN_D23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_D23; Fanout = 3; PIN Node = 'regn_wr_ena'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_ena } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.150 ns) 6.386 ns Decoder0~1 2 COMB LCCOMB_X42_Y35_N20 8 " "Info: 2: + IC(5.384 ns) + CELL(0.150 ns) = 6.386 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 8; COMB Node = 'Decoder0~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { regn_wr_ena Decoder0~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.660 ns) 7.698 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(0.652 ns) + CELL(0.660 ns) = 7.698 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 21.59 % ) " "Info: Total cell delay = 1.662 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.036 ns ( 78.41 % ) " "Info: Total interconnect delay = 6.036 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { regn_wr_ena Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { regn_wr_ena {} regn_wr_ena~combout {} Decoder0~1 {} mem_reg[0][0] {} } { 0.000ns 0.000ns 5.384ns 0.652ns } { 0.000ns 0.852ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { regn_wr_ena Decoder0~1 mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { regn_wr_ena {} regn_wr_ena~combout {} Decoder0~1 {} mem_reg[0][0] {} } { 0.000ns 0.000ns 5.384ns 0.652ns } { 0.000ns 0.852ns 0.150ns 0.660ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in regn_do_a\[0\] mem_reg\[0\]\[0\] 11.278 ns register " "Info: tco from clock \"clk_in\" to destination pin \"regn_do_a\[0\]\" through register \"mem_reg\[0\]\[0\]\" is 11.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns mem_reg\[0\]\[0\] 3 REG LCFF_X40_Y35_N11 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.346 ns + Longest register pin " "Info: + Longest register to pin delay is 8.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[0\]\[0\] 1 REG LCFF_X40_Y35_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y35_N11; Fanout = 2; REG Node = 'mem_reg\[0\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[0][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.416 ns) 1.145 ns Mux7~0 2 COMB LCCOMB_X40_Y35_N16 1 " "Info: 2: + IC(0.729 ns) + CELL(0.416 ns) = 1.145 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { mem_reg[0][0] Mux7~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.420 ns) 2.464 ns Mux7~1 3 COMB LCCOMB_X41_Y35_N16 1 " "Info: 3: + IC(0.899 ns) + CELL(0.420 ns) = 2.464 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.094 ns) + CELL(2.788 ns) 8.346 ns regn_do_a\[0\] 4 PIN PIN_AD16 0 " "Info: 4: + IC(3.094 ns) + CELL(2.788 ns) = 8.346 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'regn_do_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.624 ns ( 43.42 % ) " "Info: Total cell delay = 3.624 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.722 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.722 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { mem_reg[0][0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { mem_reg[0][0] {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.729ns 0.899ns 3.094ns } { 0.000ns 0.416ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk_in clk_in~clkctrl mem_reg[0][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0][0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.346 ns" { mem_reg[0][0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.346 ns" { mem_reg[0][0] {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.729ns 0.899ns 3.094ns } { 0.000ns 0.416ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "regn_rd_sel_a\[0\] regn_do_a\[0\] 13.317 ns Longest " "Info: Longest tpd from source pin \"regn_rd_sel_a\[0\]\" to destination pin \"regn_do_a\[0\]\" is 13.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns regn_rd_sel_a\[0\] 1 PIN PIN_D16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 16; PIN Node = 'regn_rd_sel_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.878 ns) + CELL(0.398 ns) 6.116 ns Mux7~0 2 COMB LCCOMB_X40_Y35_N16 1 " "Info: 2: + IC(4.878 ns) + CELL(0.398 ns) = 6.116 ns; Loc. = LCCOMB_X40_Y35_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { regn_rd_sel_a[0] Mux7~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.420 ns) 7.435 ns Mux7~1 3 COMB LCCOMB_X41_Y35_N16 1 " "Info: 3: + IC(0.899 ns) + CELL(0.420 ns) = 7.435 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.094 ns) + CELL(2.788 ns) 13.317 ns regn_do_a\[0\] 4 PIN PIN_AD16 0 " "Info: 4: + IC(3.094 ns) + CELL(2.788 ns) = 13.317 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'regn_do_a\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 33.39 % ) " "Info: Total cell delay = 4.446 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.871 ns ( 66.61 % ) " "Info: Total interconnect delay = 8.871 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.317 ns" { regn_rd_sel_a[0] Mux7~0 Mux7~1 regn_do_a[0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.317 ns" { regn_rd_sel_a[0] {} regn_rd_sel_a[0]~combout {} Mux7~0 {} Mux7~1 {} regn_do_a[0] {} } { 0.000ns 0.000ns 4.878ns 0.899ns 3.094ns } { 0.000ns 0.840ns 0.398ns 0.420ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem_reg\[7\]\[1\] z_flag_in clk_in -2.634 ns register " "Info: th for register \"mem_reg\[7\]\[1\]\" (data pin = \"z_flag_in\", clock pin = \"clk_in\") is -2.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns mem_reg\[7\]\[1\] 3 REG LCFF_X64_Y32_N1 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X64_Y32_N1; Fanout = 2; REG Node = 'mem_reg\[7\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.584 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns z_flag_in 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'z_flag_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_flag_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.150 ns) 5.500 ns mem_reg\[7\]\[1\]~1 2 COMB LCCOMB_X64_Y32_N0 1 " "Info: 2: + IC(4.468 ns) + CELL(0.150 ns) = 5.500 ns; Loc. = LCCOMB_X64_Y32_N0; Fanout = 1; COMB Node = 'mem_reg\[7\]\[1\]~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { z_flag_in mem_reg[7][1]~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.584 ns mem_reg\[7\]\[1\] 3 REG LCFF_X64_Y32_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.584 ns; Loc. = LCFF_X64_Y32_N1; Fanout = 2; REG Node = 'mem_reg\[7\]\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 19.99 % ) " "Info: Total cell delay = 1.116 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 80.01 % ) " "Info: Total interconnect delay = 4.468 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { z_flag_in mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { z_flag_in {} z_flag_in~combout {} mem_reg[7][1]~1 {} mem_reg[7][1] {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { z_flag_in mem_reg[7][1]~1 mem_reg[7][1] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.584 ns" { z_flag_in {} z_flag_in~combout {} mem_reg[7][1]~1 {} mem_reg[7][1] {} } { 0.000ns 0.000ns 4.468ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 21:26:00 2024 " "Info: Processing ended: Tue May 07 21:26:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
