
---------- Begin Simulation Statistics ----------
final_tick                               513827116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727948                       # Number of bytes of host memory used
host_op_rate                                   261015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   705.78                       # Real time elapsed on the host
host_tick_rate                              728023776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.513827                       # Number of seconds simulated
sim_ticks                                513827116000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.276542                       # CPI: cycles per instruction
system.cpu.discardedOps                          4308                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       805966943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097309                       # IPC: instructions per cycle
system.cpu.numCycles                       1027654232                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       221687289                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10494479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658350                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650092                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650405                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649075                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987512                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2700                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75858327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75858327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75858358                       # number of overall hits
system.cpu.dcache.overall_hits::total        75858358                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523874                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523874                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 876755015499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 876755015499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 876755015499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 876755015499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382161                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83311.368794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83311.368794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83311.052137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83311.052137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          336                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262021                       # number of writebacks
system.cpu.dcache.writebacks::total           5262021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263319                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431922085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431922085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431924753500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431924753500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82063.214323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82063.214323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82063.191211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82063.191211                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262296                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23463500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76929.508197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76929.508197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75722.807018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75722.807018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73814731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73814731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 876731551999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876731551999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83311.553757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83311.553757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431900504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431900504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82063.557667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82063.557667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2668500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2668500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78485.294118                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78485.294118                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.633791                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81121745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.633791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         350792520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        350792520                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45069716                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086149                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32133974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32133974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32133974                       # number of overall hits
system.cpu.icache.overall_hits::total        32133974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          629                       # number of overall misses
system.cpu.icache.overall_misses::total           629                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48068500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48068500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48068500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48068500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32134603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32134603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32134603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32134603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76420.508744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76420.508744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76420.508744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76420.508744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47439500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47439500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75420.508744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75420.508744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75420.508744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75420.508744                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32133974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32133974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           629                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48068500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48068500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32134603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32134603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76420.508744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76420.508744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75420.508744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75420.508744                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.060994                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32134603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51088.399046                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.060994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64269835                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64269835                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 513827116000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   55                       # number of demand (read+write) hits
system.l2.demand_hits::total                      107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                  55                       # number of overall hits
system.l2.overall_hits::total                     107                       # number of overall hits
system.l2.demand_misses::.cpu.inst                577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263265                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263842                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               577                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263265                       # number of overall misses
system.l2.overall_misses::total               5263842                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 424029269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424075198000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45929000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 424029269000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424075198000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263949                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263949                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79599.653380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80563.921634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80563.815935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79599.653380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80563.921634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80563.815935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230253                       # number of writebacks
system.l2.writebacks::total                   5230253                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371396397500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371436397500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371396397500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371436397500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.914149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.914149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69565.217391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70563.933178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70563.824082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69565.217391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70563.933178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70563.824082                       # average overall mshr miss latency
system.l2.replacements                        5231167                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          208                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5262990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5262990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 424005898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424005898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80563.690697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80563.690697                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371375998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371375998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70563.690697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70563.690697                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45929000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45929000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79599.653380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79599.653380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.914149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69565.217391                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69565.217391                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84983.636364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84983.636364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20399000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20399000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.846875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75273.062731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75273.062731                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32510.812194                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.570241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.965519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32505.276434                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22475                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89475175                       # Number of tag accesses
system.l2.tags.data_accesses                 89475175                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000504626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326831                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15551286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4914036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230253                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263836                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230253                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.925094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326829    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326831                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.092018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326518     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              306      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326831                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336885504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334736192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  513827097000                       # Total gap between requests
system.mem_ctrls.avgGap                      48963.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336848704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334734336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71619.419945131900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655568173.634495377541                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 651453233.153230547905                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          575                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263261                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230253                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16432250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 156845226500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12557286505500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28577.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29800.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2400894.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336848704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336885504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334736192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334736192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          575                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263261                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5230253                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5230253                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        71619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655568174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655639793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        71619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        71619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    651456845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       651456845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    651456845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        71619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655568174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1307096638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263836                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230224                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       328945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       328970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       326964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326956                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58164733750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       156861658750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11049.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29799.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834865                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4857453                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       801741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   837.700794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   720.782561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.029408                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        28206      3.52%      3.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39545      4.93%      8.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        35260      4.40%     12.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        37239      4.64%     17.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        31082      3.88%     21.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        36935      4.61%     25.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        28232      3.52%     29.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        43189      5.39%     34.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       522053     65.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       801741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336885504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334734336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.639793                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              651.453233                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2862861540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1521643200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18793815180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13652069580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40560708240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123056051130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93683464320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  294130613190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.431084                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 239742327750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17157660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 256927128250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2861576340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1520963895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789973860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649699700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40560708240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 122984204910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93743966400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  294111093345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.393095                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 239898351750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17157660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 256771104250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                846                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230253                       # Transaction distribution
system.membus.trans_dist::CleanEvict              390                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5262990                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5262990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           846                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15758315                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15758315                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671621696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671621696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263836                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31438176000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27685786250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15788936                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15790409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673621824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673675840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5231167                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334736192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10494537     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    579      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495116                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 513827116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10525466000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            944498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7894981996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
