module Fetch_tb();
  
	  logic clk,reset;
	  logic  PCSrcE;
	  logic [31:0] PCTargetE;
	  logic [31:0] InstrD, PCD,PCPlus4D;
	 
	 
	 //Se instancia el m√≥dulo
	 
	 Fetch fetch(
	    .clk(clk),
		 .reset(reset),
		 .PCSrcE(PCSrcE),
		 .PCTargetE(PCTargetE),
		 .InstrD(InstrD),
		 .PCD(PCD),
		 .PCPlus4D(PCPlus4D)
	 );
	 
	 
	 initial begin
	 reset = 1'b0;
	
	 clk = 0;
	 #5;
	 
	 reset = 1'b1;
	 PCSrcE = 1'b0;
	 PCTargetE = 32'h0;
	 
	 #40;
	 $finish;
	 
	 end
	 
	 
	 always begin
	
		clk = ~clk; #5;
	end

endmodule