#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov  9 16:18:20 2024
# Process ID: 13479
# Current directory: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1
# Command line: vivado -log TopLevelDesign_Simple_MMap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign_Simple_MMap_0_0.tcl
# Log file: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/TopLevelDesign_Simple_MMap_0_0.vds
# Journal file: /home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/vivado.jou
# Running On        :p7810456-desktop-ubuntu
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor
# CPU Frequency     :3952.821 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :33566 MB
# Swap memory       :2147 MB
# Total Virtual     :35713 MB
# Available Virtual :29253 MB
#-----------------------------------------------------------
source TopLevelDesign_Simple_MMap_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.363 ; gain = 25.836 ; free physical = 17843 ; free virtual = 27501
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/p7810456/FPGADesign/ip_repo/Simple_MMap_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/p7810456/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: TopLevelDesign_Simple_MMap_0_0
Command: synth_design -top TopLevelDesign_Simple_MMap_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13546
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.328 ; gain = 414.652 ; free physical = 16672 ; free virtual = 26330
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'led_reg', assumed default net type 'wire' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:108]
WARNING: [Synth 8-8895] 'led_reg' is already implicitly declared on line 108 [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:147]
INFO: [Synth 8-11241] undeclared symbol 'led_4bits_tri_o', assumed default net type 'wire' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:149]
INFO: [Synth 8-6157] synthesizing module 'TopLevelDesign_Simple_MMap_0_0' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/synth/TopLevelDesign_Simple_MMap_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:4]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap_slave_lite_v1_0_S00_AXI' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:157]
INFO: [Synth 8-226] default block is never used [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:243]
INFO: [Synth 8-155] case statement is not full and has no default [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:392]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap_slave_lite_v1_0_S00_AXI' (0#1) [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR' [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR' (0#1) [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Simple_MMap' (0#1) [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TopLevelDesign_Simple_MMap_0_0' (0#1) [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ip/TopLevelDesign_Simple_MMap_0_0/synth/TopLevelDesign_Simple_MMap_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:227]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:229]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:234]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:235]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:237]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_v1_0_S00_AXI.v:238]
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR.v:512]
WARNING: [Synth 8-3848] Net leds_4bits_tri_o in module/entity Simple_MMap does not have driver. [/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.gen/sources_1/bd/TopLevelDesign/ipshared/53bf/hdl/Simple_MMap.v:28]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Simple_MMap_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[3] in module Simple_MMap is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[2] in module Simple_MMap is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[1] in module Simple_MMap is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[0] in module Simple_MMap is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2322.297 ; gain = 502.621 ; free physical = 16572 ; free virtual = 26232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.141 ; gain = 517.465 ; free physical = 16571 ; free virtual = 26231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2337.141 ; gain = 517.465 ; free physical = 16571 ; free virtual = 26231
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.141 ; gain = 0.000 ; free physical = 16570 ; free virtual = 26230
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.891 ; gain = 0.000 ; free physical = 16562 ; free virtual = 26221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2475.891 ; gain = 0.000 ; free physical = 16562 ; free virtual = 26221
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.891 ; gain = 656.215 ; free physical = 16562 ; free virtual = 26222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16562 ; free virtual = 26222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16562 ; free virtual = 26222
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'Simple_MMap_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'Simple_MMap_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'Simple_MMap_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'Simple_MMap_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16560 ; free virtual = 26221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	  16 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[3] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds_4bits_tri_o[0] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_awprot[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_awprot[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_awprot[0] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[31] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[30] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[29] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[28] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[27] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[26] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[25] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[24] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[23] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[22] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[21] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[20] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[19] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[18] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[17] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[16] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[15] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[14] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[13] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[12] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[11] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[10] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[9] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[8] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[7] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[6] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[5] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[4] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[3] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wdata[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wstrb[3] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wstrb[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wstrb[1] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_wstrb[0] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_intr_arprot[2] in module TopLevelDesign_Simple_MMap_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16556 ; free virtual = 26217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16547 ; free virtual = 26215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16547 ; free virtual = 26215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    22|
|3     |LUT3 |    36|
|4     |LUT4 |    11|
|5     |LUT5 |     7|
|6     |LUT6 |    51|
|7     |FDRE |   168|
|8     |FDSE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.895 ; gain = 664.219 ; free physical = 16550 ; free virtual = 26219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.895 ; gain = 525.469 ; free physical = 16549 ; free virtual = 26218
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.902 ; gain = 664.219 ; free physical = 16549 ; free virtual = 26218
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.902 ; gain = 0.000 ; free physical = 16940 ; free virtual = 26608
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.922 ; gain = 0.000 ; free physical = 16939 ; free virtual = 26607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e8d69688
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2539.922 ; gain = 1074.746 ; free physical = 16939 ; free virtual = 26608
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2071.782; main = 1650.110; forked = 485.174
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3579.523; main = 2539.926; forked = 1095.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.934 ; gain = 0.000 ; free physical = 16939 ; free virtual = 26607
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/TopLevelDesign_Simple_MMap_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TopLevelDesign_Simple_MMap_0_0, cache-ID = 255a2dad091a2dac
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.934 ; gain = 0.000 ; free physical = 16955 ; free virtual = 26624
INFO: [Common 17-1381] The checkpoint '/home/p7810456/FPGADesign/Simple_MemmapPeriph/Simple_MemmapPeriph.runs/TopLevelDesign_Simple_MMap_0_0_synth_1/TopLevelDesign_Simple_MMap_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopLevelDesign_Simple_MMap_0_0_utilization_synth.rpt -pb TopLevelDesign_Simple_MMap_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 16:18:55 2024...
