// Seed: 1717521471
module module_0 #(
    parameter id_5 = 32'd51,
    parameter id_6 = 32'd37
) ();
  wire id_2, id_3;
  module_2(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_2, id_2, id_3, id_2
  );
  wire id_4;
  defparam id_5.id_6 = id_5;
  wire id_7;
endmodule
module module_1;
  reg id_1;
  module_0();
  always @(negedge id_1 or posedge 1) begin
    id_1 <= 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
