#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec  4 23:40:56 2023
# Process ID: 5000
# Current directory: C:/Users/13151/Desktop/五级流水CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12360 C:\Users\13151\Desktop\五级流水CPU\CPU.xpr
# Log file: C:/Users/13151/Desktop/五级流水CPU/vivado.log
# Journal file: C:/Users/13151/Desktop/五级流水CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13151/Desktop/五级流水CPU/CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/13151/Desktop/CPU3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 809.570 ; gain = 85.020
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/五级流水CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 851.945 ; gain = 24.992
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 23:41:30 2023...
