#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jun 13 19:01:00 2020
# Process ID: 10500
# Current directory: E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 290.695 ; gain = 80.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.051 ; gain = 117.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.051 ; gain = 117.914
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:56]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 607.805 ; gain = 397.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 607.805 ; gain = 397.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
|4     |IBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    13|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 617.453 ; gain = 132.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 635.863 ; gain = 424.719
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 635.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 19:01:38 2020...
