<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>microblaze Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>microblaze.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>microblaze</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\platgen.log'>Platgen Log File</A></TD><TD>周六 8月 19 09:28:14 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>17 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\simgen.log'>Simgen Log File</A></TD><TD>周五 8月 18 10:26:58 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\__xps/ise/_xmsgs/simgen.xmsgs?&DataKey=Warning'>1 Warning (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\__xps/ise/_xmsgs/simgen.xmsgs?&DataKey=Info'>45 Infos (45 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\bitinit.log'>BitInit Log File</A></TD><TD>周六 8月 19 09:33:41 2017</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\__xps/ise/_xmsgs/bitinit.xmsgs?&DataKey=Info'>17 Infos (2 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze\microblaze.log'>System Log File</A></TD><TD>周六 8月 19 09:34:40 2017</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_xst.srp'>microblaze</A></TD><TD>周六 8月 19 09:28:51 2017</TD><TD ALIGN=RIGHT>2784</TD><TD ALIGN=RIGHT>3731</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_xps_gpio_0_wrapper_xst.srp'>microblaze_xps_gpio_0_wrapper</A></TD><TD>周六 8月 19 09:28:05 2017</TD><TD ALIGN=RIGHT>265</TD><TD ALIGN=RIGHT>186</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_plb_dac_0_wrapper_xst.srp'>microblaze_plb_dac_0_wrapper</A></TD><TD>周六 8月 19 09:27:47 2017</TD><TD ALIGN=RIGHT>225</TD><TD ALIGN=RIGHT>164</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_clock_generator_0_wrapper_xst.srp'>microblaze_clock_generator_0_wrapper</A></TD><TD>周六 8月 19 09:27:29 2017</TD><TD ALIGN=RIGHT>4</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_mb_plb_wrapper_xst.srp'>microblaze_mb_plb_wrapper</A></TD><TD>周六 8月 19 09:27:23 2017</TD><TD ALIGN=RIGHT>155</TD><TD ALIGN=RIGHT>405</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_xps_iic_0_wrapper_xst.srp'>microblaze_xps_iic_0_wrapper</A></TD><TD>周三 8月 9 09:26:12 2017</TD><TD ALIGN=RIGHT>398</TD><TD ALIGN=RIGHT>589</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_xps_intc_0_wrapper_xst.srp'>microblaze_xps_intc_0_wrapper</A></TD><TD>周三 8月 9 09:25:38 2017</TD><TD ALIGN=RIGHT>120</TD><TD ALIGN=RIGHT>105</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_proc_sys_reset_0_wrapper_xst.srp'>microblaze_proc_sys_reset_0_wrapper</A></TD><TD>周三 8月 9 09:25:21 2017</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>54</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_mdm_0_wrapper_xst.srp'>microblaze_mdm_0_wrapper</A></TD><TD>周三 8月 9 09:25:15 2017</TD><TD ALIGN=RIGHT>126</TD><TD ALIGN=RIGHT>149</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_rs232_wrapper_xst.srp'>microblaze_rs232_wrapper</A></TD><TD>周三 8月 9 09:24:57 2017</TD><TD ALIGN=RIGHT>147</TD><TD ALIGN=RIGHT>137</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_lmb_bram_wrapper_xst.srp'>microblaze_lmb_bram_wrapper</A></TD><TD>周三 8月 9 09:24:35 2017</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_ilmb_cntlr_wrapper_xst.srp'>microblaze_ilmb_cntlr_wrapper</A></TD><TD>周三 8月 9 09:24:20 2017</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_dlmb_cntlr_wrapper_xst.srp'>microblaze_dlmb_cntlr_wrapper</A></TD><TD>周三 8月 9 09:24:14 2017</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_dlmb_wrapper_xst.srp'>microblaze_dlmb_wrapper</A></TD><TD>周三 8月 9 09:24:07 2017</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_ilmb_wrapper_xst.srp'>microblaze_ilmb_wrapper</A></TD><TD>周三 8月 9 09:24:02 2017</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/synthesis\microblaze_microblaze_0_wrapper_xst.srp'>microblaze_microblaze_0_wrapper</A></TD><TD>周三 8月 9 09:23:09 2017</TD><TD ALIGN=RIGHT>1667</TD><TD ALIGN=RIGHT>2518</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date 