{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 14:51:08 2020 " "Info: Processing started: Thu Oct 08 14:51:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gestion_anemometre -c gestion_anemometre " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gestion_anemometre -c gestion_anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/tp_vhdl_g2_b5/be/state_machine/state_machine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vhdl/tp_vhdl_g2_b5/be/state_machine/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-arch " "Info: Found design unit 1: state_machine-arch" {  } { { "../state_machine/state_machine.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/state_machine/state_machine.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "../state_machine/state_machine.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/state_machine/state_machine.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/tp_vhdl_g2_b5/be/counter/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vhdl/tp_vhdl_g2_b5/be/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-bcd " "Info: Found design unit 1: counter-bcd" {  } { { "../counter/counter.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/counter/counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../counter/counter.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/counter/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/tp_vhdl_g2_b5/be/freq_divider/freq_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vhdl/tp_vhdl_g2_b5/be/freq_divider/freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_divider-div_arch " "Info: Found design unit 1: freq_divider-div_arch" {  } { { "../freq_divider/freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Info: Found entity 1: freq_divider" {  } { { "../freq_divider/freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_anemometre.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gestion_anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_anemometre-arch " "Info: Found design unit 1: gestion_anemometre-arch" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gestion_anemometre " "Info: Found entity 1: gestion_anemometre" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "gestion_anemometre " "Info: Elaborating entity \"gestion_anemometre\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:divider " "Info: Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:divider\"" {  } { { "gestion_anemometre.vhd" "divider" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp freq_divider.vhd(32) " "Warning (10492): VHDL Process Statement warning at freq_divider.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../freq_divider/freq_divider.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/freq_divider/freq_divider.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter0 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:counter0\"" {  } { { "gestion_anemometre.vhd" "counter0" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_freq_anemometre counter.vhd(32) " "Warning (10492): VHDL Process Statement warning at counter.vhd(32): signal \"in_freq_anemometre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../counter/counter.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/counter/counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:mae " "Info: Elaborating entity \"state_machine\" for hierarchy \"state_machine:mae\"" {  } { { "gestion_anemometre.vhd" "mae" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data_valid GND " "Warning (13410): Pin \"data_valid\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[0\] GND " "Warning (13410): Pin \"Data_anemometre\[0\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[1\] GND " "Warning (13410): Pin \"Data_anemometre\[1\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[2\] GND " "Warning (13410): Pin \"Data_anemometre\[2\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[3\] GND " "Warning (13410): Pin \"Data_anemometre\[3\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[4\] GND " "Warning (13410): Pin \"Data_anemometre\[4\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[5\] GND " "Warning (13410): Pin \"Data_anemometre\[5\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[6\] GND " "Warning (13410): Pin \"Data_anemometre\[6\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_anemometre\[7\] GND " "Warning (13410): Pin \"Data_anemometre\[7\]\" is stuck at GND" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 57 " "Info: 57 registers lost all their fanouts during netlist optimizations. The first 57 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[7\] " "Info: Register \"counter:counter0\|temp1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[6\] " "Info: Register \"counter:counter0\|temp1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[5\] " "Info: Register \"counter:counter0\|temp1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[4\] " "Info: Register \"counter:counter0\|temp1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[3\] " "Info: Register \"counter:counter0\|temp1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[2\] " "Info: Register \"counter:counter0\|temp1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[1\] " "Info: Register \"counter:counter0\|temp1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp1\[0\] " "Info: Register \"counter:counter0\|temp1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[7\] " "Info: Register \"counter:counter0\|temp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[6\] " "Info: Register \"counter:counter0\|temp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[5\] " "Info: Register \"counter:counter0\|temp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[4\] " "Info: Register \"counter:counter0\|temp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[3\] " "Info: Register \"counter:counter0\|temp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[2\] " "Info: Register \"counter:counter0\|temp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[1\] " "Info: Register \"counter:counter0\|temp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp\[0\] " "Info: Register \"counter:counter0\|temp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[7\] " "Info: Register \"counter:counter0\|temp2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[6\] " "Info: Register \"counter:counter0\|temp2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[5\] " "Info: Register \"counter:counter0\|temp2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[4\] " "Info: Register \"counter:counter0\|temp2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[3\] " "Info: Register \"counter:counter0\|temp2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[2\] " "Info: Register \"counter:counter0\|temp2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[1\] " "Info: Register \"counter:counter0\|temp2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:counter0\|temp2\[0\] " "Info: Register \"counter:counter0\|temp2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|tmp " "Info: Register \"freq_divider:divider\|tmp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[31\] " "Info: Register \"freq_divider:divider\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[30\] " "Info: Register \"freq_divider:divider\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[29\] " "Info: Register \"freq_divider:divider\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[28\] " "Info: Register \"freq_divider:divider\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[27\] " "Info: Register \"freq_divider:divider\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[26\] " "Info: Register \"freq_divider:divider\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[25\] " "Info: Register \"freq_divider:divider\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[24\] " "Info: Register \"freq_divider:divider\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[23\] " "Info: Register \"freq_divider:divider\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[22\] " "Info: Register \"freq_divider:divider\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[21\] " "Info: Register \"freq_divider:divider\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[20\] " "Info: Register \"freq_divider:divider\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[19\] " "Info: Register \"freq_divider:divider\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[18\] " "Info: Register \"freq_divider:divider\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[17\] " "Info: Register \"freq_divider:divider\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[16\] " "Info: Register \"freq_divider:divider\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[15\] " "Info: Register \"freq_divider:divider\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[14\] " "Info: Register \"freq_divider:divider\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[13\] " "Info: Register \"freq_divider:divider\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[12\] " "Info: Register \"freq_divider:divider\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[11\] " "Info: Register \"freq_divider:divider\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[10\] " "Info: Register \"freq_divider:divider\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[9\] " "Info: Register \"freq_divider:divider\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[8\] " "Info: Register \"freq_divider:divider\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[7\] " "Info: Register \"freq_divider:divider\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[6\] " "Info: Register \"freq_divider:divider\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[5\] " "Info: Register \"freq_divider:divider\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[4\] " "Info: Register \"freq_divider:divider\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[3\] " "Info: Register \"freq_divider:divider\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[2\] " "Info: Register \"freq_divider:divider\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[1\] " "Info: Register \"freq_divider:divider\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "freq_divider:divider\|count\[0\] " "Info: Register \"freq_divider:divider\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_50M " "Warning (15610): No output dependent on input pin \"Clk_50M\"" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_freq_anemometre " "Warning (15610): No output dependent on input pin \"in_freq_anemometre\"" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "continu " "Warning (15610): No output dependent on input pin \"continu\"" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "Warning (15610): No output dependent on input pin \"start_stop\"" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz_n " "Warning (15610): No output dependent on input pin \"raz_n\"" {  } { { "gestion_anemometre.vhd" "" { Text "D:/vhdl/tp_VHDL_G2_B5/BE/gestion_anemometre/gestion_anemometre.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 14:51:09 2020 " "Info: Processing ended: Thu Oct 08 14:51:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
