// Seed: 3320938596
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output id_13,
    input id_14
    , id_16,
    input logic id_15
);
  assign id_1 = id_4;
  assign id_6 = 1'b0;
  logic id_17;
  logic id_18;
  logic id_19 = id_12, id_20, id_21, id_22, id_23 = id_10;
endmodule
