// Seed: 1594075424
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
  assign {1'b0, 1} = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_15,
    output tri0 id_4
    , id_16,
    output wor id_5,
    output supply0 id_6,
    input wire id_7,
    output tri1 id_8,
    input wand id_9
    , id_17,
    output supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    inout supply1 id_13
);
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17
  );
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  always @(negedge id_15) begin : LABEL_0$display
    ;
  end
endmodule
