

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'
================================================================
* Date:           Fri Dec  8 11:43:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.167 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |i_1_out_blk_n            |   9|          2|    1|          2|
    |input_out_blk_n          |   9|          2|    1|          2|
    |output_length_out_blk_n  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |send_data_out_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_346_2.entry3|  return value|
|input_r                   |   in|   64|     ap_none|                                   input_r|        scalar|
|send_data                 |   in|   64|     ap_none|                                 send_data|        scalar|
|i_1                       |   in|    7|     ap_none|                                       i_1|        scalar|
|output_length             |   in|   64|     ap_none|                             output_length|        scalar|
|input_out_din             |  out|   64|     ap_fifo|                                 input_out|       pointer|
|input_out_full_n          |   in|    1|     ap_fifo|                                 input_out|       pointer|
|input_out_write           |  out|    1|     ap_fifo|                                 input_out|       pointer|
|send_data_out_din         |  out|   64|     ap_fifo|                             send_data_out|       pointer|
|send_data_out_full_n      |   in|    1|     ap_fifo|                             send_data_out|       pointer|
|send_data_out_write       |  out|    1|     ap_fifo|                             send_data_out|       pointer|
|i_1_out_din               |  out|    7|     ap_fifo|                                   i_1_out|       pointer|
|i_1_out_full_n            |   in|    1|     ap_fifo|                                   i_1_out|       pointer|
|i_1_out_write             |  out|    1|     ap_fifo|                                   i_1_out|       pointer|
|output_length_out_din     |  out|   64|     ap_fifo|                         output_length_out|       pointer|
|output_length_out_full_n  |   in|    1|     ap_fifo|                         output_length_out|       pointer|
|output_length_out_write   |  out|    1|     ap_fifo|                         output_length_out|       pointer|
+--------------------------+-----+-----+------------+------------------------------------------+--------------+

