
*** Running vivado
    with args -log us_arm_control_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source us_arm_control_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source us_arm_control_wrapper.tcl -notrace
Command: synth_design -top us_arm_control_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22453 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.152 ; gain = 0.000 ; free physical = 447 ; free virtual = 3150
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'us_arm_control_wrapper' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:1]
	Parameter THRESHOLD bound to: 58309 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arm_controller' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:34]
	Parameter FULL_PERIOD bound to: 64'b0000000000000000000000000000000000000000000111101000010010000000 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:34]
INFO: [Synth 8-6157] synthesizing module 'rotate_arm' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:55]
	Parameter DELAY_30MS bound to: 64'b0000000000000000000000000000000000000000000000000000011111010000 
	Parameter ANGLE_0 bound to: 64'b0000000000000000000000000000000000000000000000001001110001000000 
	Parameter ANGLE_180 bound to: 64'b0000000000000000000000000000000000000000000001001011101011110000 
	Parameter A bound to: 2'b00 
	Parameter B bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:88]
INFO: [Synth 8-6155] done synthesizing module 'rotate_arm' (2#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:55]
INFO: [Synth 8-6155] done synthesizing module 'arm_controller' (3#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'us_sensor' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:1]
	Parameter A bound to: 2'b00 
	Parameter B bound to: 2'b01 
	Parameter C bound to: 2'b10 
	Parameter D bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'us_sensor' (4#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:1]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/disp_hex_mux.v:2]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/disp_hex_mux.v:34]
INFO: [Synth 8-226] default block is never used [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/disp_hex_mux.v:70]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (5#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/disp_hex_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'us_arm_control_wrapper' (6#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.551 ; gain = 16.398 ; free physical = 457 ; free virtual = 3162
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.551 ; gain = 16.398 ; free physical = 456 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.551 ; gain = 16.398 ; free physical = 456 ; free virtual = 3161
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'pulse_LED[0]'. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pulse_LED[1]'. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pulse_LED[2]'. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pulse_LED[3]'. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/us_arm_control_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/us_arm_control_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.582 ; gain = 0.000 ; free physical = 182 ; free virtual = 2887
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.582 ; gain = 0.000 ; free physical = 183 ; free virtual = 2888
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.582 ; gain = 0.000 ; free physical = 183 ; free virtual = 2888
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.582 ; gain = 0.000 ; free physical = 183 ; free virtual = 2888
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 261 ; free virtual = 2966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 261 ; free virtual = 2966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 262 ; free virtual = 2968
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter_out" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'rotate_arm'
INFO: [Synth 8-5544] ROM "delay_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'us_sensor'
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "echo_pulse_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'pwm_hightime_nxt_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                                0 |                               00
                       B |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'rotate_arm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nxt_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'delay_nxt_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/arm_controller.v:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                               00 |                               00
                       B |                               01 |                               01
                       C |                               10 |                               10
                       D |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'us_sensor'
WARNING: [Synth 8-327] inferring latch for variable 'trig_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'echo_pulse_nxt_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 251 ; free virtual = 2958
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rotate_arm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module arm_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module us_sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "arm_controller_i/counter_i/counter_out" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design us_arm_control_wrapper has port seven_seg[7] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arm_controller_i/rotate_arm_i/delay_nxt_reg[63] )
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[11]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[12]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[12]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[13]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[13]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[14]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[14]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[15]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[15]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[16]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[16]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[17]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[17]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[18]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[18]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[19]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[20]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[21]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[21]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[22]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[22]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[23]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[23]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[24]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[24]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[25]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[25]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[26]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[26]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[27]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[27]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[28]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[28]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[29]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[29]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[30]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[31]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[31]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[32]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[32]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[33]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[33]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[34]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[34]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[35]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[35]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[36]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[36]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[37]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[37]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[38]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[38]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[39]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[39]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[40]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[40]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[41]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[41]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[42]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[42]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[43]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[43]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[44]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[45]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[45]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[46]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[46]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[47]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[47]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[48]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[48]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[49]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[49]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[50]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[50]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[51]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[51]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[52]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[52]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[53]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[53]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[54]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[54]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[55]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[55]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[56]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[56]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[57]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[57]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[58]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[58]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[59]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[59]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[60]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[60]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[61]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[61]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[62]'
INFO: [Synth 8-3886] merging instance 'arm_controller_i/rotate_arm_i/delay_ff_reg[62]' (FDC) to 'arm_controller_i/rotate_arm_i/delay_ff_reg[63]'
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[63]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[62]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[61]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[60]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[59]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[58]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[57]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[56]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[55]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[54]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[53]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[52]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[51]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[50]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[49]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[48]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[47]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[46]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[45]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[44]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[43]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[42]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[41]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[40]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[39]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[38]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[37]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[36]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[35]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[34]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[33]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[32]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[31]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[30]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[29]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[28]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[27]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[26]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[25]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[24]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[23]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[22]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[21]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[20]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[19]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[18]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[17]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[16]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[15]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[14]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[13]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[12]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[11]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[10]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[9]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[8]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[7]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[6]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[5]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[4]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[3]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[2]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[1]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/pwm_hightime_nxt_reg[0]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/FSM_sequential_state_nxt_reg) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[63]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[62]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[61]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[60]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[59]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[58]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[57]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[56]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[55]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[54]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[53]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[52]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[51]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[50]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[49]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[48]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[47]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[46]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[45]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[44]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[43]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[42]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[41]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[40]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[39]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[38]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[37]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[36]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[35]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[34]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[33]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[32]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[31]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[30]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (arm_controller_i/rotate_arm_i/delay_nxt_reg[29]) is unused and will be removed from module us_arm_control_wrapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 222 ; free virtual = 2930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1750.582 ; gain = 366.430 ; free physical = 127 ; free virtual = 2795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 157 ; free virtual = 2788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   100|
|3     |LUT1   |    11|
|4     |LUT2   |   193|
|5     |LUT3   |    66|
|6     |LUT4   |   175|
|7     |LUT5   |     6|
|8     |LUT6   |    71|
|9     |FDCE   |   187|
|10    |FDPE   |     5|
|11    |FDRE   |    65|
|12    |LD     |    17|
|13    |IBUF   |     3|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   914|
|2     |  arm_controller_i |arm_controller |   532|
|3     |    counter_i      |counter        |   163|
|4     |    rotate_arm_i   |rotate_arm     |   360|
|5     |  display          |disp_hex_mux   |    28|
|6     |  us_sensor_i      |us_sensor      |   336|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.598 ; gain = 395.445 ; free physical = 155 ; free virtual = 2786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 183 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1779.598 ; gain = 45.414 ; free physical = 211 ; free virtual = 2842
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.605 ; gain = 395.445 ; free physical = 211 ; free virtual = 2842
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.605 ; gain = 0.000 ; free physical = 154 ; free virtual = 2785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 110 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.605 ; gain = 395.555 ; free physical = 209 ; free virtual = 2840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.605 ; gain = 0.000 ; free physical = 209 ; free virtual = 2840
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.runs/synth_1/us_arm_control_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file us_arm_control_wrapper_utilization_synth.rpt -pb us_arm_control_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  3 17:49:02 2021...
