
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032018                       # Number of seconds simulated
sim_ticks                                 32018489316                       # Number of ticks simulated
final_tick                               603521412435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73931                       # Simulator instruction rate (inst/s)
host_op_rate                                    99745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2151952                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907828                       # Number of bytes of host memory used
host_seconds                                 14878.81                       # Real time elapsed on the host
sim_insts                                  1100000007                       # Number of instructions simulated
sim_ops                                    1484089557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       465920                       # Number of bytes read from this memory
system.physmem.bytes_read::total               467712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       467584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            467584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3640                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3654                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3653                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3653                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        55968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     14551592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14607560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        55968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14603562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14603562                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14603562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        55968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     14551592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29211122                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 76782949                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         28419577                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     24848546                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1801060                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      14086455                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         13655695                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2042343                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        56740                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     33492638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              158098048                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            28419577                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15698038                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32540292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8832241                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3267015                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16509725                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        715323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     76320904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.384527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.177281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43780612     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1614600      2.12%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2950683      3.87%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2759647      3.62%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4551180      5.96%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4742319      6.21%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1124822      1.47%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           847237      1.11%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13949804     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     76320904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.370129                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.059025                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         34517896                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3164220                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31495653                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        127372                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7015753                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3096109                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5208                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      176910327                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1379                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7015753                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35960580                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          852170                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       400428                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          30156991                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1934973                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      172233131                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         690256                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        733628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    228714996                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     783912281                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    783912281                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896166                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         79818785                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        20332                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5281717                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26460041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5758945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        95585                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1788869                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          162986879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         137584101                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       182000                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     48935204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    134169223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     76320904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.802705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.843981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     26105633     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14307559     18.75%     52.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12393808     16.24%     69.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7695921     10.08%     79.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8048440     10.55%     89.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4736005      6.21%     96.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2090636      2.74%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       559654      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       383248      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     76320904                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          542817     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         174403     21.31%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        101301     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     107925074     78.44%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1085323      0.79%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23660823     17.20%     96.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4902960      3.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      137584101                       # Type of FU issued
system.switch_cpus.iq.rate                   1.791857                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              818521                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005949                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    352489625                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    211942348                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133082187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138402622                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       339489                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7529970                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1405590                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7015753                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          381609                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         44650                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163006734                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       191512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26460041                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5758945                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9930                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          30374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       956663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1064074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2020737                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135001712                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      22739736                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2582387                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             27522008                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20405189                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4782272                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.758225                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133232505                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133082187                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81815892                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         199679733                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.733226                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409736                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     49395715                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1805809                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     69305151                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.639295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.325677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31498270     45.45%     45.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14847031     21.42%     66.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8308539     11.99%     78.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2817185      4.06%     82.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2685054      3.87%     86.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1117539      1.61%     88.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3004574      4.34%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       875102      1.26%     94.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4151857      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     69305151                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789106                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179499                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4151857                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            228160598                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           333036607                       # The number of ROB writes
system.switch_cpus.timesIdled                   20318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  462045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.767829                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.767829                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.302373                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.302373                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        624435367                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       174442371                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       182306721                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           3654                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           416209                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134726                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.089300                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         110324.277182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.991766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1835.180542                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           18691.550510                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.841707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.014001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001579                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142605                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        45864                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45865                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21814                       # number of Writeback hits
system.l2.Writeback_hits::total                 21814                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         45864                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45865                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        45864                       # number of overall hits
system.l2.overall_hits::total                   45865                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3640                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3654                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3640                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3654                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3640                       # number of overall misses
system.l2.overall_misses::total                  3654                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       913771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    204671713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       205585484                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       913771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    204671713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        205585484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       913771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    204671713                       # number of overall miss cycles
system.l2.overall_miss_latency::total       205585484                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49519                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21814                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21814                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49519                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49519                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073790                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073790                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073790                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65269.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56228.492582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56263.131910                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65269.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56228.492582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56263.131910                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65269.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56228.492582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56263.131910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3653                       # number of writebacks
system.l2.writebacks::total                      3653                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3640                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3654                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3654                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       830952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    182905973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    183736925                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       830952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    182905973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    183736925                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       830952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    182905973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    183736925                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073790                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073790                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50248.893681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50283.778051                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50248.893681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50283.778051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50248.893681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50283.778051                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.991420                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016541823                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1875538.418819                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.991420                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024025                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868576                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16509709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16509709                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16509709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16509709                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16509709                       # number of overall hits
system.cpu.icache.overall_hits::total        16509709                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1018301                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1018301                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1018301                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1018301                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1018301                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1018301                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16509725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16509725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16509725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16509725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16509725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16509725                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63643.812500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63643.812500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63643.812500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63643.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63643.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63643.812500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       934048                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       934048                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       934048                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       934048                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       934048                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       934048                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62269.866667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62269.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62269.866667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49504                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                246463354                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49760                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4953.041680                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.115820                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.884180                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.824671                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.175329                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20680596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20680596                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9928                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     25014088                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25014088                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     25014088                       # number of overall hits
system.cpu.dcache.overall_hits::total        25014088                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       116010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116010                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       116010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       116010                       # number of overall misses
system.cpu.dcache.overall_misses::total        116010                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2978627166                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2978627166                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2978627166                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2978627166                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2978627166                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2978627166                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     20796606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20796606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     25130098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25130098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     25130098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25130098                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005578                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005578                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004616                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004616                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25675.606982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25675.606982                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25675.606982                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25675.606982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25675.606982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25675.606982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21814                       # number of writebacks
system.cpu.dcache.writebacks::total             21814                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        66506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66506                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        66506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        66506                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66506                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49504                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49504                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    513785857                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    513785857                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    513785857                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    513785857                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    513785857                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    513785857                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10378.673582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10378.673582                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10378.673582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10378.673582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10378.673582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10378.673582                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
