#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1cf6910 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x1dec2f0_0 .net "carryout", 0 0, L_0x1e47b90;  1 drivers
v0x1dec3e0_0 .var "command", 2 0;
v0x1dec4b0_0 .var "operandA", 31 0;
v0x1dec5b0_0 .var "operandB", 31 0;
v0x1dec680_0 .net "overflow", 0 0, L_0x1e495a0;  1 drivers
v0x1dec770_0 .net "result", 31 0, L_0x1e498b0;  1 drivers
v0x1dec810_0 .net "zero", 0 0, L_0x1e4a730;  1 drivers
S_0x1cdf2a0 .scope module, "alu" "alu" 2 14, 3 121 0, S_0x1cf6910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1e45180/d .functor OR 1, L_0x1e45240, L_0x1e47620, C4<0>, C4<0>;
L_0x1e45180 .delay 1 (5000,5000,5000) L_0x1e45180/d;
L_0x1e47a80/d .functor OR 1, L_0x1e45180, L_0x1e45180, C4<0>, C4<0>;
L_0x1e47a80 .delay 1 (5000,5000,5000) L_0x1e47a80/d;
L_0x1e47b90/d .functor OR 1, L_0x1e47cf0, L_0x1e47e50, C4<0>, C4<0>;
L_0x1e47b90 .delay 1 (5000,5000,5000) L_0x1e47b90/d;
L_0x1e497f0/d .functor NOT 1, L_0x1e48770, C4<0>, C4<0>, C4<0>;
L_0x1e497f0 .delay 1 (5000,5000,5000) L_0x1e497f0/d;
L_0x1e488d0/d .functor NOT 1, L_0x1e495a0, C4<0>, C4<0>, C4<0>;
L_0x1e488d0 .delay 1 (5000,5000,5000) L_0x1e488d0/d;
L_0x1e489d0/d .functor AND 1, L_0x1e497f0, L_0x1e48b30, L_0x1e4a010, C4<1>;
L_0x1e489d0 .delay 1 (5000,5000,5000) L_0x1e489d0/d;
L_0x1e4a100/d .functor NOT 1, L_0x1e489d0, C4<0>, C4<0>, C4<0>;
L_0x1e4a100 .delay 1 (5000,5000,5000) L_0x1e4a100/d;
L_0x1e45cd0/d .functor AND 1, L_0x1e4a5d0, L_0x1e488d0, L_0x1e489d0, C4<1>;
L_0x1e45cd0 .delay 1 (5000,5000,5000) L_0x1e45cd0/d;
L_0x1e4b300/d .functor OR 1, L_0x1e4b460, L_0x1e45cd0, C4<0>, C4<0>;
L_0x1e4b300 .delay 1 (5000,5000,5000) L_0x1e4b300/d;
L_0x1e4a730/d .functor NOR 1, L_0x1e4a8a0, C4<0>, C4<0>, C4<0>;
L_0x1e4a730 .delay 1 (5000,5000,5000) L_0x1e4a730/d;
v0x1dbaba0_0 .net "SLTval", 0 0, L_0x1e45cd0;  1 drivers
v0x1dbac80_0 .net *"_s321", 0 0, L_0x1e41e60;  1 drivers
v0x1dbad60_0 .net *"_s324", 0 0, L_0x1e403d0;  1 drivers
v0x1dbae20_0 .net *"_s327", 0 0, L_0x1e40580;  1 drivers
v0x1de91c0_0 .net *"_s330", 0 0, L_0x1e434e0;  1 drivers
v0x1de92a0_0 .net *"_s333", 0 0, L_0x1e436d0;  1 drivers
v0x1de9380_0 .net *"_s336", 0 0, L_0x1e43ca0;  1 drivers
v0x1de9460_0 .net *"_s339", 0 0, L_0x1e43ec0;  1 drivers
v0x1de9540_0 .net *"_s342", 0 0, L_0x1e43450;  1 drivers
v0x1de96b0_0 .net *"_s345", 0 0, L_0x1e44b20;  1 drivers
v0x1de9790_0 .net *"_s348", 0 0, L_0x1e44320;  1 drivers
v0x1de9870_0 .net *"_s351", 0 0, L_0x1e44540;  1 drivers
v0x1de9950_0 .net *"_s354", 0 0, L_0x1e44760;  1 drivers
v0x1de9a30_0 .net *"_s357", 0 0, L_0x1e45400;  1 drivers
v0x1de9b10_0 .net *"_s360", 0 0, L_0x1e44d40;  1 drivers
v0x1de9bf0_0 .net *"_s363", 0 0, L_0x1e44f60;  1 drivers
v0x1de9cd0_0 .net *"_s366", 0 0, L_0x1e440e0;  1 drivers
v0x1de9e80_0 .net *"_s369", 0 0, L_0x1e45e70;  1 drivers
v0x1de9f20_0 .net *"_s372", 0 0, L_0x1e455d0;  1 drivers
v0x1dea000_0 .net *"_s375", 0 0, L_0x1e457f0;  1 drivers
v0x1dea0e0_0 .net *"_s378", 0 0, L_0x1e45a10;  1 drivers
v0x1dea1c0_0 .net *"_s381", 0 0, L_0x1e46740;  1 drivers
v0x1dea2a0_0 .net *"_s384", 0 0, L_0x1e46090;  1 drivers
v0x1dea380_0 .net *"_s387", 0 0, L_0x1e462b0;  1 drivers
v0x1dea460_0 .net *"_s390", 0 0, L_0x1e464d0;  1 drivers
v0x1dea540_0 .net *"_s393", 0 0, L_0x1e46630;  1 drivers
v0x1dea620_0 .net *"_s396", 0 0, L_0x1e46960;  1 drivers
v0x1dea700_0 .net *"_s399", 0 0, L_0x1e46b80;  1 drivers
v0x1dea7e0_0 .net *"_s402", 0 0, L_0x1e46da0;  1 drivers
v0x1dea8c0_0 .net *"_s405", 0 0, L_0x1e46f00;  1 drivers
v0x1dea9a0_0 .net *"_s408", 0 0, L_0x1e471e0;  1 drivers
v0x1deaa80_0 .net *"_s411", 0 0, L_0x1e47400;  1 drivers
v0x1deab60_0 .net *"_s416", 0 0, L_0x1e45240;  1 drivers
v0x1de9db0_0 .net *"_s418", 0 0, L_0x1e47620;  1 drivers
v0x1deae30_0 .net *"_s420", 0 0, L_0x1e47a80;  1 drivers
v0x1deaf10_0 .net *"_s425", 0 0, L_0x1e47cf0;  1 drivers
v0x1deaff0_0 .net *"_s427", 0 0, L_0x1e47e50;  1 drivers
v0x1deb0d0_0 .net *"_s436", 0 0, L_0x1e48770;  1 drivers
v0x1deb1b0_0 .net *"_s440", 0 0, L_0x1e48b30;  1 drivers
v0x1deb290_0 .net *"_s442", 0 0, L_0x1e4a010;  1 drivers
v0x1deb370_0 .net *"_s446", 0 0, L_0x1e4a5d0;  1 drivers
v0x1deb450_0 .net *"_s448", 0 0, L_0x1e4b300;  1 drivers
v0x1deb530_0 .net *"_s452", 0 0, L_0x1e4b460;  1 drivers
v0x1deb610_0 .net *"_s455", 0 0, L_0x1e4a8a0;  1 drivers
v0x1deb6f0_0 .net "carryOut", 32 0, L_0x1e47710;  1 drivers
v0x1deb7d0_0 .net "carryout", 0 0, L_0x1e47b90;  alias, 1 drivers
v0x1deb890_0 .net "command", 2 0, v0x1dec3e0_0;  1 drivers
v0x1deb970_0 .net "initialResult", 31 0, L_0x1e425e0;  1 drivers
v0x1deba50_0 .net "isSLT", 0 0, L_0x1e489d0;  1 drivers
v0x1debb10_0 .net "isSLTinv", 0 0, L_0x1e4a100;  1 drivers
v0x1debbd0_0 .net "isSubtract", 0 0, L_0x1e45180;  1 drivers
v0x1debc70_0 .net "operandA", 31 0, v0x1dec4b0_0;  1 drivers
v0x1debd50_0 .net "operandB", 31 0, v0x1dec5b0_0;  1 drivers
v0x1debe30_0 .net "overflow", 0 0, L_0x1e495a0;  alias, 1 drivers
v0x1debed0_0 .net "overflowInv", 0 0, L_0x1e488d0;  1 drivers
v0x1debf70_0 .net "result", 31 0, L_0x1e498b0;  alias, 1 drivers
v0x1dec050_0 .net "s2inv", 0 0, L_0x1e497f0;  1 drivers
v0x1dec110_0 .net "zero", 0 0, L_0x1e4a730;  alias, 1 drivers
L_0x1def050 .part v0x1dec4b0_0, 0, 1;
L_0x1def1b0 .part v0x1dec5b0_0, 0, 1;
L_0x1def360 .part L_0x1e47710, 0, 1;
L_0x1def490 .part v0x1dec3e0_0, 0, 1;
L_0x1def530 .part v0x1dec3e0_0, 1, 1;
L_0x1def5d0 .part v0x1dec3e0_0, 2, 1;
L_0x1df1ba0 .part v0x1dec4b0_0, 1, 1;
L_0x1df1d00 .part v0x1dec5b0_0, 1, 1;
L_0x1df1eb0 .part L_0x1e47710, 1, 1;
L_0x1df1f50 .part v0x1dec3e0_0, 0, 1;
L_0x1df1ff0 .part v0x1dec3e0_0, 1, 1;
L_0x1df2090 .part v0x1dec3e0_0, 2, 1;
L_0x1df4620 .part v0x1dec4b0_0, 2, 1;
L_0x1df4810 .part v0x1dec5b0_0, 2, 1;
L_0x1df49c0 .part L_0x1e47710, 2, 1;
L_0x1df4af0 .part v0x1dec3e0_0, 0, 1;
L_0x1df4ca0 .part v0x1dec3e0_0, 1, 1;
L_0x1df4d40 .part v0x1dec3e0_0, 2, 1;
L_0x1df7190 .part v0x1dec4b0_0, 3, 1;
L_0x1df72f0 .part v0x1dec5b0_0, 3, 1;
L_0x1df4de0 .part L_0x1e47710, 3, 1;
L_0x1df75e0 .part v0x1dec3e0_0, 0, 1;
L_0x1df74a0 .part v0x1dec3e0_0, 1, 1;
L_0x1df7740 .part v0x1dec3e0_0, 2, 1;
L_0x1df9c60 .part v0x1dec4b0_0, 4, 1;
L_0x1df9dc0 .part v0x1dec5b0_0, 4, 1;
L_0x1df77e0 .part L_0x1e47710, 4, 1;
L_0x1dfa050 .part v0x1dec3e0_0, 0, 1;
L_0x1df9f70 .part v0x1dec3e0_0, 1, 1;
L_0x1dfa1e0 .part v0x1dec3e0_0, 2, 1;
L_0x1dfc890 .part v0x1dec4b0_0, 5, 1;
L_0x1dfc9f0 .part v0x1dec5b0_0, 5, 1;
L_0x1dfcba0 .part L_0x1e47710, 5, 1;
L_0x1dfcc40 .part v0x1dec3e0_0, 0, 1;
L_0x1df4b90 .part v0x1dec3e0_0, 1, 1;
L_0x1dfce00 .part v0x1dec3e0_0, 2, 1;
L_0x1dff310 .part v0x1dec4b0_0, 6, 1;
L_0x1dff580 .part v0x1dec5b0_0, 6, 1;
L_0x1dfcea0 .part L_0x1e47710, 6, 1;
L_0x1dff980 .part v0x1dec3e0_0, 0, 1;
L_0x1dff840 .part v0x1dec3e0_0, 1, 1;
L_0x1dff8e0 .part v0x1dec3e0_0, 2, 1;
L_0x1e01ed0 .part v0x1dec4b0_0, 7, 1;
L_0x1e02030 .part v0x1dec5b0_0, 7, 1;
L_0x1dffa20 .part L_0x1e47710, 7, 1;
L_0x1dffac0 .part v0x1dec3e0_0, 0, 1;
L_0x1e021e0 .part v0x1dec3e0_0, 1, 1;
L_0x1e02280 .part v0x1dec3e0_0, 2, 1;
L_0x1e049f0 .part v0x1dec4b0_0, 8, 1;
L_0x1e04b50 .part v0x1dec5b0_0, 8, 1;
L_0x1e02860 .part L_0x1e47710, 8, 1;
L_0x1e024f0 .part v0x1dec3e0_0, 0, 1;
L_0x1e04eb0 .part v0x1dec3e0_0, 1, 1;
L_0x1e04f50 .part v0x1dec3e0_0, 2, 1;
L_0x1e07450 .part v0x1dec4b0_0, 9, 1;
L_0x1e075b0 .part v0x1dec5b0_0, 9, 1;
L_0x1e05270 .part L_0x1e47710, 9, 1;
L_0x1e05080 .part v0x1dec3e0_0, 0, 1;
L_0x1e07940 .part v0x1dec3e0_0, 1, 1;
L_0x1e079e0 .part v0x1dec3e0_0, 2, 1;
L_0x1e09e40 .part v0x1dec4b0_0, 10, 1;
L_0x1e09fa0 .part v0x1dec5b0_0, 10, 1;
L_0x1e07d30 .part L_0x1e47710, 10, 1;
L_0x1e07b10 .part v0x1dec3e0_0, 0, 1;
L_0x1e07bb0 .part v0x1dec3e0_0, 1, 1;
L_0x1e0a150 .part v0x1dec3e0_0, 2, 1;
L_0x1e0ca70 .part v0x1dec4b0_0, 11, 1;
L_0x1e0cbd0 .part v0x1dec5b0_0, 11, 1;
L_0x1dfa390 .part L_0x1e47710, 11, 1;
L_0x1e0a7f0 .part v0x1dec3e0_0, 0, 1;
L_0x1e0a890 .part v0x1dec3e0_0, 1, 1;
L_0x1e0cfc0 .part v0x1dec3e0_0, 2, 1;
L_0x1e0f470 .part v0x1dec4b0_0, 12, 1;
L_0x1e0f5d0 .part v0x1dec5b0_0, 12, 1;
L_0x1e0d300 .part L_0x1e47710, 12, 1;
L_0x1e0d0f0 .part v0x1dec3e0_0, 0, 1;
L_0x1e0d190 .part v0x1dec3e0_0, 1, 1;
L_0x1e0f9f0 .part v0x1dec3e0_0, 2, 1;
L_0x1e11e50 .part v0x1dec4b0_0, 13, 1;
L_0x1e11fb0 .part v0x1dec5b0_0, 13, 1;
L_0x1e0fa90 .part L_0x1e47710, 13, 1;
L_0x1e0fb30 .part v0x1dec3e0_0, 0, 1;
L_0x1e0fbd0 .part v0x1dec3e0_0, 1, 1;
L_0x1e0fc70 .part v0x1dec3e0_0, 2, 1;
L_0x1e14890 .part v0x1dec4b0_0, 14, 1;
L_0x1dff470 .part v0x1dec5b0_0, 14, 1;
L_0x1dff730 .part L_0x1e47710, 14, 1;
L_0x1e12160 .part v0x1dec3e0_0, 0, 1;
L_0x1e12200 .part v0x1dec3e0_0, 1, 1;
L_0x1e122a0 .part v0x1dec3e0_0, 2, 1;
L_0x1e174c0 .part v0x1dec4b0_0, 15, 1;
L_0x1e17620 .part v0x1dec5b0_0, 15, 1;
L_0x1e14f20 .part L_0x1e47710, 15, 1;
L_0x1e02350 .part v0x1dec3e0_0, 0, 1;
L_0x1e17ad0 .part v0x1dec3e0_0, 1, 1;
L_0x1e17b70 .part v0x1dec3e0_0, 2, 1;
L_0x1e1a030 .part v0x1dec4b0_0, 16, 1;
L_0x1e1a190 .part v0x1dec5b0_0, 16, 1;
L_0x1e1a340 .part L_0x1e47710, 16, 1;
L_0x1e1a470 .part v0x1dec3e0_0, 0, 1;
L_0x1e17c10 .part v0x1dec3e0_0, 1, 1;
L_0x1e17cb0 .part v0x1dec3e0_0, 2, 1;
L_0x1e1cbb0 .part v0x1dec4b0_0, 17, 1;
L_0x1e1cd10 .part v0x1dec5b0_0, 17, 1;
L_0x1e1a510 .part L_0x1e47710, 17, 1;
L_0x1e1a5b0 .part v0x1dec3e0_0, 0, 1;
L_0x1e1a650 .part v0x1dec3e0_0, 1, 1;
L_0x1e1a6f0 .part v0x1dec3e0_0, 2, 1;
L_0x1e1f6f0 .part v0x1dec4b0_0, 18, 1;
L_0x1e1f850 .part v0x1dec5b0_0, 18, 1;
L_0x1e1cec0 .part L_0x1e47710, 18, 1;
L_0x1e1cf60 .part v0x1dec3e0_0, 0, 1;
L_0x1e1d000 .part v0x1dec3e0_0, 1, 1;
L_0x1e1d0a0 .part v0x1dec3e0_0, 2, 1;
L_0x1e22120 .part v0x1dec4b0_0, 19, 1;
L_0x1e22280 .part v0x1dec5b0_0, 19, 1;
L_0x1e1fa00 .part L_0x1e47710, 19, 1;
L_0x1e1faa0 .part v0x1dec3e0_0, 0, 1;
L_0x1e1fb40 .part v0x1dec3e0_0, 1, 1;
L_0x1e1fbe0 .part v0x1dec3e0_0, 2, 1;
L_0x1e24b50 .part v0x1dec4b0_0, 20, 1;
L_0x1e24cb0 .part v0x1dec5b0_0, 20, 1;
L_0x1e22430 .part L_0x1e47710, 20, 1;
L_0x1e224d0 .part v0x1dec3e0_0, 0, 1;
L_0x1e22570 .part v0x1dec3e0_0, 1, 1;
L_0x1e22610 .part v0x1dec3e0_0, 2, 1;
L_0x1e27980 .part v0x1dec4b0_0, 21, 1;
L_0x1e27ae0 .part v0x1dec5b0_0, 21, 1;
L_0x1e27c90 .part L_0x1e47710, 21, 1;
L_0x1e27d30 .part v0x1dec3e0_0, 0, 1;
L_0x1e0a350 .part v0x1dec3e0_0, 1, 1;
L_0x1e0a3f0 .part v0x1dec3e0_0, 2, 1;
L_0x1e2a370 .part v0x1dec4b0_0, 22, 1;
L_0x1e2a4d0 .part v0x1dec5b0_0, 22, 1;
L_0x1e2a680 .part L_0x1e47710, 22, 1;
L_0x1e2a7b0 .part v0x1dec3e0_0, 0, 1;
L_0x1e27dd0 .part v0x1dec3e0_0, 1, 1;
L_0x1e27e70 .part v0x1dec3e0_0, 2, 1;
L_0x1e2cd70 .part v0x1dec4b0_0, 23, 1;
L_0x1e2ced0 .part v0x1dec5b0_0, 23, 1;
L_0x1e2d080 .part L_0x1e47710, 23, 1;
L_0x1e2d1b0 .part v0x1dec3e0_0, 0, 1;
L_0x1e2a850 .part v0x1dec3e0_0, 1, 1;
L_0x1e2a8f0 .part v0x1dec3e0_0, 2, 1;
L_0x1e2f7f0 .part v0x1dec4b0_0, 24, 1;
L_0x1e2f950 .part v0x1dec5b0_0, 24, 1;
L_0x1e2fb00 .part L_0x1e47710, 24, 1;
L_0x1e2fc30 .part v0x1dec3e0_0, 0, 1;
L_0x1e2d250 .part v0x1dec3e0_0, 1, 1;
L_0x1e2d2f0 .part v0x1dec3e0_0, 2, 1;
L_0x1e32240 .part v0x1dec4b0_0, 25, 1;
L_0x1e323a0 .part v0x1dec5b0_0, 25, 1;
L_0x1e2fcd0 .part L_0x1e47710, 25, 1;
L_0x1e2fd70 .part v0x1dec3e0_0, 0, 1;
L_0x1e2fe10 .part v0x1dec3e0_0, 1, 1;
L_0x1e2feb0 .part v0x1dec3e0_0, 2, 1;
L_0x1e34cc0 .part v0x1dec4b0_0, 26, 1;
L_0x1e34e20 .part v0x1dec5b0_0, 26, 1;
L_0x1e32a90 .part L_0x1e47710, 26, 1;
L_0x1e325e0 .part v0x1dec3e0_0, 0, 1;
L_0x1e32680 .part v0x1dec3e0_0, 1, 1;
L_0x1e32720 .part v0x1dec3e0_0, 2, 1;
L_0x1e376a0 .part v0x1dec4b0_0, 27, 1;
L_0x1e37800 .part v0x1dec5b0_0, 27, 1;
L_0x1e34fd0 .part L_0x1e47710, 27, 1;
L_0x1e35070 .part v0x1dec3e0_0, 0, 1;
L_0x1e35110 .part v0x1dec3e0_0, 1, 1;
L_0x1e351b0 .part v0x1dec3e0_0, 2, 1;
L_0x1e3a0b0 .part v0x1dec4b0_0, 28, 1;
L_0x1e3a210 .part v0x1dec5b0_0, 28, 1;
L_0x1e3a3c0 .part L_0x1e47710, 28, 1;
L_0x1e3a4f0 .part v0x1dec3e0_0, 0, 1;
L_0x1e379b0 .part v0x1dec3e0_0, 1, 1;
L_0x1e37a50 .part v0x1dec3e0_0, 2, 1;
L_0x1e3cc30 .part v0x1dec4b0_0, 29, 1;
L_0x1e3cd90 .part v0x1dec5b0_0, 29, 1;
L_0x1e3a590 .part L_0x1e47710, 29, 1;
L_0x1e3a630 .part v0x1dec3e0_0, 0, 1;
L_0x1e3a6d0 .part v0x1dec3e0_0, 1, 1;
L_0x1e3a770 .part v0x1dec3e0_0, 2, 1;
L_0x1e3f710 .part v0x1dec4b0_0, 30, 1;
L_0x1e149f0 .part v0x1dec5b0_0, 30, 1;
L_0x1e14d10 .part L_0x1e47710, 30, 1;
L_0x1e14e40 .part v0x1dec3e0_0, 0, 1;
L_0x1e3cf40 .part v0x1dec3e0_0, 1, 1;
L_0x1e3cfe0 .part v0x1dec3e0_0, 2, 1;
LS_0x1e425e0_0_0 .concat8 [ 1 1 1 1], L_0x1deec60, L_0x1df17b0, L_0x1df4230, L_0x1df6da0;
LS_0x1e425e0_0_4 .concat8 [ 1 1 1 1], L_0x1df9870, L_0x1dfc4a0, L_0x1dfef20, L_0x1e01ae0;
LS_0x1e425e0_0_8 .concat8 [ 1 1 1 1], L_0x1e04600, L_0x1e07060, L_0x1e09a50, L_0x1e0c680;
LS_0x1e425e0_0_12 .concat8 [ 1 1 1 1], L_0x1e0f080, L_0x1e11a60, L_0x1e144a0, L_0x1e170d0;
LS_0x1e425e0_0_16 .concat8 [ 1 1 1 1], L_0x1e19c40, L_0x1e1c7c0, L_0x1e1f300, L_0x1e21d30;
LS_0x1e425e0_0_20 .concat8 [ 1 1 1 1], L_0x1e24760, L_0x1e27590, L_0x1e29fe0, L_0x1e2c980;
LS_0x1e425e0_0_24 .concat8 [ 1 1 1 1], L_0x1e2f400, L_0x1e31e50, L_0x1e348d0, L_0x1e372b0;
LS_0x1e425e0_0_28 .concat8 [ 1 1 1 1], L_0x1e39cc0, L_0x1e3c840, L_0x1e3f320, L_0x1e421f0;
LS_0x1e425e0_1_0 .concat8 [ 4 4 4 4], LS_0x1e425e0_0_0, LS_0x1e425e0_0_4, LS_0x1e425e0_0_8, LS_0x1e425e0_0_12;
LS_0x1e425e0_1_4 .concat8 [ 4 4 4 4], LS_0x1e425e0_0_16, LS_0x1e425e0_0_20, LS_0x1e425e0_0_24, LS_0x1e425e0_0_28;
L_0x1e425e0 .concat8 [ 16 16 0 0], LS_0x1e425e0_1_0, LS_0x1e425e0_1_4;
L_0x1e43200 .part v0x1dec4b0_0, 31, 1;
L_0x1e40090 .part v0x1dec5b0_0, 31, 1;
L_0x1e40240 .part L_0x1e47710, 31, 1;
L_0x1e14fc0 .part v0x1dec3e0_0, 0, 1;
L_0x1e15060 .part v0x1dec3e0_0, 1, 1;
L_0x1e15100 .part v0x1dec3e0_0, 2, 1;
L_0x1e402e0 .part L_0x1e425e0, 1, 1;
L_0x1e404e0 .part L_0x1e425e0, 2, 1;
L_0x1e432f0 .part L_0x1e425e0, 3, 1;
L_0x1e435e0 .part L_0x1e425e0, 4, 1;
L_0x1e437e0 .part L_0x1e425e0, 5, 1;
L_0x1e43d60 .part L_0x1e425e0, 6, 1;
L_0x1e43f80 .part L_0x1e425e0, 7, 1;
L_0x1e44a80 .part L_0x1e425e0, 8, 1;
L_0x1e44be0 .part L_0x1e425e0, 9, 1;
L_0x1e443e0 .part L_0x1e425e0, 10, 1;
L_0x1e44600 .part L_0x1e425e0, 11, 1;
L_0x1e44820 .part L_0x1e425e0, 12, 1;
L_0x1e45470 .part L_0x1e425e0, 13, 1;
L_0x1e44e00 .part L_0x1e425e0, 14, 1;
L_0x1e45020 .part L_0x1e425e0, 15, 1;
L_0x1e44970 .part L_0x1e425e0, 16, 1;
L_0x1e45f30 .part L_0x1e425e0, 17, 1;
L_0x1e45690 .part L_0x1e425e0, 18, 1;
L_0x1e458b0 .part L_0x1e425e0, 19, 1;
L_0x1e45ad0 .part L_0x1e425e0, 20, 1;
L_0x1e46800 .part L_0x1e425e0, 21, 1;
L_0x1e46150 .part L_0x1e425e0, 22, 1;
L_0x1e46370 .part L_0x1e425e0, 23, 1;
L_0x1e46590 .part L_0x1e425e0, 24, 1;
L_0x1e47080 .part L_0x1e425e0, 25, 1;
L_0x1e46a20 .part L_0x1e425e0, 26, 1;
L_0x1e46c40 .part L_0x1e425e0, 27, 1;
L_0x1e46e60 .part L_0x1e425e0, 28, 1;
L_0x1e47920 .part L_0x1e425e0, 29, 1;
L_0x1e472a0 .part L_0x1e425e0, 30, 1;
L_0x1e474c0 .part L_0x1e425e0, 31, 1;
L_0x1e45240 .part v0x1dec3e0_0, 0, 1;
L_0x1e47620 .part v0x1dec3e0_0, 0, 1;
LS_0x1e47710_0_0 .concat8 [ 1 1 1 1], L_0x1e47a80, L_0x1ded790, L_0x1df0360, L_0x1df2de0;
LS_0x1e47710_0_4 .concat8 [ 1 1 1 1], L_0x1df59c0, L_0x1df8440, L_0x1dfb090, L_0x1dfdb10;
LS_0x1e47710_0_8 .concat8 [ 1 1 1 1], L_0x1e00730, L_0x1e03250, L_0x1e05cb0, L_0x1e08720;
LS_0x1e47710_0_12 .concat8 [ 1 1 1 1], L_0x1e0b2a0, L_0x1e0dc30, L_0x1e10680, L_0x1e13050;
LS_0x1e47710_0_16 .concat8 [ 1 1 1 1], L_0x1e15cf0, L_0x1e18860, L_0x1e1b3a0, L_0x1e1de90;
LS_0x1e47710_0_20 .concat8 [ 1 1 1 1], L_0x1e20950, L_0x1e233b0, L_0x1e26160, L_0x1e28b40;
LS_0x1e47710_0_24 .concat8 [ 1 1 1 1], L_0x1e2b5a0, L_0x1e2e020, L_0x1e30a20, L_0x1e33480;
LS_0x1e47710_0_28 .concat8 [ 1 1 1 1], L_0x1e35ed0, L_0x1e388e0, L_0x1e3b370, L_0x1e3de80;
LS_0x1e47710_0_32 .concat8 [ 1 0 0 0], L_0x1e40d50;
LS_0x1e47710_1_0 .concat8 [ 4 4 4 4], LS_0x1e47710_0_0, LS_0x1e47710_0_4, LS_0x1e47710_0_8, LS_0x1e47710_0_12;
LS_0x1e47710_1_4 .concat8 [ 4 4 4 4], LS_0x1e47710_0_16, LS_0x1e47710_0_20, LS_0x1e47710_0_24, LS_0x1e47710_0_28;
LS_0x1e47710_1_8 .concat8 [ 1 0 0 0], LS_0x1e47710_0_32;
L_0x1e47710 .concat8 [ 16 16 1 0], LS_0x1e47710_1_0, LS_0x1e47710_1_4, LS_0x1e47710_1_8;
L_0x1e47cf0 .part L_0x1e47710, 32, 1;
L_0x1e47e50 .part L_0x1e47710, 32, 1;
L_0x1e49750 .part v0x1dec4b0_0, 31, 1;
L_0x1e48590 .part v0x1dec5b0_0, 31, 1;
L_0x1e48680 .part L_0x1e425e0, 31, 1;
L_0x1e48770 .part v0x1dec3e0_0, 2, 1;
L_0x1e48b30 .part v0x1dec3e0_0, 0, 1;
L_0x1e4a010 .part v0x1dec3e0_0, 1, 1;
L_0x1e4a5d0 .part L_0x1e425e0, 31, 1;
LS_0x1e498b0_0_0 .concat8 [ 1 1 1 1], L_0x1e4b300, L_0x1e41e60, L_0x1e403d0, L_0x1e40580;
LS_0x1e498b0_0_4 .concat8 [ 1 1 1 1], L_0x1e434e0, L_0x1e436d0, L_0x1e43ca0, L_0x1e43ec0;
LS_0x1e498b0_0_8 .concat8 [ 1 1 1 1], L_0x1e43450, L_0x1e44b20, L_0x1e44320, L_0x1e44540;
LS_0x1e498b0_0_12 .concat8 [ 1 1 1 1], L_0x1e44760, L_0x1e45400, L_0x1e44d40, L_0x1e44f60;
LS_0x1e498b0_0_16 .concat8 [ 1 1 1 1], L_0x1e440e0, L_0x1e45e70, L_0x1e455d0, L_0x1e457f0;
LS_0x1e498b0_0_20 .concat8 [ 1 1 1 1], L_0x1e45a10, L_0x1e46740, L_0x1e46090, L_0x1e462b0;
LS_0x1e498b0_0_24 .concat8 [ 1 1 1 1], L_0x1e464d0, L_0x1e46630, L_0x1e46960, L_0x1e46b80;
LS_0x1e498b0_0_28 .concat8 [ 1 1 1 1], L_0x1e46da0, L_0x1e46f00, L_0x1e471e0, L_0x1e47400;
LS_0x1e498b0_1_0 .concat8 [ 4 4 4 4], LS_0x1e498b0_0_0, LS_0x1e498b0_0_4, LS_0x1e498b0_0_8, LS_0x1e498b0_0_12;
LS_0x1e498b0_1_4 .concat8 [ 4 4 4 4], LS_0x1e498b0_0_16, LS_0x1e498b0_0_20, LS_0x1e498b0_0_24, LS_0x1e498b0_0_28;
L_0x1e498b0 .concat8 [ 16 16 0 0], LS_0x1e498b0_1_0, LS_0x1e498b0_1_4;
L_0x1e4b460 .part L_0x1e425e0, 0, 1;
L_0x1e4a8a0 .part L_0x1e498b0, 1, 1;
S_0x1cd9580 .scope generate, "genblk1[0]" "genblk1[0]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d4e040 .param/l "i" 0 3 141, +C4<00>;
S_0x1cd3de0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1cd9580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1dec8b0/d .functor AND 1, L_0x1def050, L_0x1def1b0, C4<1>, C4<1>;
L_0x1dec8b0 .delay 1 (5000,5000,5000) L_0x1dec8b0/d;
L_0x1deca40/d .functor NAND 1, L_0x1def050, L_0x1def1b0, C4<1>, C4<1>;
L_0x1deca40 .delay 1 (5000,5000,5000) L_0x1deca40/d;
L_0x1decba0/d .functor OR 1, L_0x1def050, L_0x1def1b0, C4<0>, C4<0>;
L_0x1decba0 .delay 1 (5000,5000,5000) L_0x1decba0/d;
L_0x1decd30/d .functor NOR 1, L_0x1def050, L_0x1def1b0, C4<0>, C4<0>;
L_0x1decd30 .delay 1 (5000,5000,5000) L_0x1decd30/d;
L_0x1dece20/d .functor XOR 1, L_0x1def050, L_0x1def1b0, C4<0>, C4<0>;
L_0x1dece20 .delay 1 (5000,5000,5000) L_0x1dece20/d;
L_0x1ded990/d .functor NOT 1, L_0x1def490, C4<0>, C4<0>, C4<0>;
L_0x1ded990 .delay 1 (5000,5000,5000) L_0x1ded990/d;
L_0x1dedaf0/d .functor NOT 1, L_0x1def530, C4<0>, C4<0>, C4<0>;
L_0x1dedaf0 .delay 1 (5000,5000,5000) L_0x1dedaf0/d;
L_0x1dedbb0/d .functor NOT 1, L_0x1def5d0, C4<0>, C4<0>, C4<0>;
L_0x1dedbb0 .delay 1 (5000,5000,5000) L_0x1dedbb0/d;
L_0x1dedd60/d .functor AND 1, L_0x1ded2b0, L_0x1ded990, L_0x1dedaf0, L_0x1dedbb0;
L_0x1dedd60 .delay 1 (5000,5000,5000) L_0x1dedd60/d;
L_0x1dedf40/d .functor AND 1, L_0x1ded2b0, L_0x1def490, L_0x1dedaf0, L_0x1dedbb0;
L_0x1dedf40 .delay 1 (5000,5000,5000) L_0x1dedf40/d;
L_0x1dee150/d .functor AND 1, L_0x1dece20, L_0x1ded990, L_0x1def530, L_0x1dedbb0;
L_0x1dee150 .delay 1 (5000,5000,5000) L_0x1dee150/d;
L_0x1dee330/d .functor AND 1, L_0x1ded2b0, L_0x1def490, L_0x1def530, L_0x1dedbb0;
L_0x1dee330 .delay 1 (5000,5000,5000) L_0x1dee330/d;
L_0x1dee500/d .functor AND 1, L_0x1dec8b0, L_0x1ded990, L_0x1dedaf0, L_0x1def5d0;
L_0x1dee500 .delay 1 (5000,5000,5000) L_0x1dee500/d;
L_0x1dee6e0/d .functor AND 1, L_0x1deca40, L_0x1def490, L_0x1dedaf0, L_0x1def5d0;
L_0x1dee6e0 .delay 1 (5000,5000,5000) L_0x1dee6e0/d;
L_0x1dee490/d .functor AND 1, L_0x1decd30, L_0x1ded990, L_0x1def530, L_0x1def5d0;
L_0x1dee490 .delay 1 (5000,5000,5000) L_0x1dee490/d;
L_0x1deeac0/d .functor AND 1, L_0x1decba0, L_0x1def490, L_0x1def530, L_0x1def5d0;
L_0x1deeac0 .delay 1 (5000,5000,5000) L_0x1deeac0/d;
L_0x1deec60/0/0 .functor OR 1, L_0x1dedd60, L_0x1dedf40, L_0x1dee150, L_0x1dee500;
L_0x1deec60/0/4 .functor OR 1, L_0x1dee6e0, L_0x1dee490, L_0x1deeac0, L_0x1dee330;
L_0x1deec60/d .functor OR 1, L_0x1deec60/0/0, L_0x1deec60/0/4, C4<0>, C4<0>;
L_0x1deec60 .delay 1 (5000,5000,5000) L_0x1deec60/d;
v0x1d94200_0 .net "a", 0 0, L_0x1def050;  1 drivers
v0x1d942c0_0 .net "addSub", 0 0, L_0x1ded2b0;  1 drivers
v0x1d94390_0 .net "andRes", 0 0, L_0x1dec8b0;  1 drivers
v0x1d94460_0 .net "b", 0 0, L_0x1def1b0;  1 drivers
v0x1d94530_0 .net "carryIn", 0 0, L_0x1def360;  1 drivers
v0x1d945d0_0 .net "carryOut", 0 0, L_0x1ded790;  1 drivers
v0x1d946a0_0 .net "initialResult", 0 0, L_0x1deec60;  1 drivers
v0x1d94740_0 .net "isAdd", 0 0, L_0x1dedd60;  1 drivers
v0x1d947e0_0 .net "isAnd", 0 0, L_0x1dee500;  1 drivers
v0x1d94910_0 .net "isNand", 0 0, L_0x1dee6e0;  1 drivers
v0x1d949b0_0 .net "isNor", 0 0, L_0x1dee490;  1 drivers
v0x1d94a50_0 .net "isOr", 0 0, L_0x1deeac0;  1 drivers
v0x1d94b10_0 .net "isSLT", 0 0, L_0x1dee330;  1 drivers
v0x1d94bd0_0 .net "isSub", 0 0, L_0x1dedf40;  1 drivers
v0x1d94c90_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d94d60_0 .net "isXor", 0 0, L_0x1dee150;  1 drivers
v0x1d94e00_0 .net "nandRes", 0 0, L_0x1deca40;  1 drivers
v0x1d94fb0_0 .net "norRes", 0 0, L_0x1decd30;  1 drivers
v0x1d95050_0 .net "orRes", 0 0, L_0x1decba0;  1 drivers
v0x1d950f0_0 .net "s0", 0 0, L_0x1def490;  1 drivers
v0x1d95190_0 .net "s0inv", 0 0, L_0x1ded990;  1 drivers
v0x1d95250_0 .net "s1", 0 0, L_0x1def530;  1 drivers
v0x1d95310_0 .net "s1inv", 0 0, L_0x1dedaf0;  1 drivers
v0x1d953d0_0 .net "s2", 0 0, L_0x1def5d0;  1 drivers
v0x1d95490_0 .net "s2inv", 0 0, L_0x1dedbb0;  1 drivers
v0x1d95550_0 .net "xorRes", 0 0, L_0x1dece20;  1 drivers
S_0x1cc1f20 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1cd3de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1decfa0/d .functor XOR 1, L_0x1def1b0, L_0x1e45180, C4<0>, C4<0>;
L_0x1decfa0 .delay 1 (5000,5000,5000) L_0x1decfa0/d;
L_0x1ded100/d .functor XOR 1, L_0x1def050, L_0x1decfa0, C4<0>, C4<0>;
L_0x1ded100 .delay 1 (5000,5000,5000) L_0x1ded100/d;
L_0x1ded2b0/d .functor XOR 1, L_0x1ded100, L_0x1def360, C4<0>, C4<0>;
L_0x1ded2b0 .delay 1 (5000,5000,5000) L_0x1ded2b0/d;
L_0x1ded4b0/d .functor AND 1, L_0x1def050, L_0x1decfa0, C4<1>, C4<1>;
L_0x1ded4b0 .delay 1 (5000,5000,5000) L_0x1ded4b0/d;
L_0x1ded720/d .functor AND 1, L_0x1ded100, L_0x1def360, C4<1>, C4<1>;
L_0x1ded720 .delay 1 (5000,5000,5000) L_0x1ded720/d;
L_0x1ded790/d .functor OR 1, L_0x1ded4b0, L_0x1ded720, C4<0>, C4<0>;
L_0x1ded790 .delay 1 (5000,5000,5000) L_0x1ded790/d;
v0x1cb6aa0_0 .net "AandB", 0 0, L_0x1ded4b0;  1 drivers
v0x1d93950_0 .net "BxorSub", 0 0, L_0x1decfa0;  1 drivers
v0x1d93a10_0 .net "a", 0 0, L_0x1def050;  alias, 1 drivers
v0x1d93ae0_0 .net "b", 0 0, L_0x1def1b0;  alias, 1 drivers
v0x1d93ba0_0 .net "carryin", 0 0, L_0x1def360;  alias, 1 drivers
v0x1d93cb0_0 .net "carryout", 0 0, L_0x1ded790;  alias, 1 drivers
v0x1d93d70_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d93e30_0 .net "res", 0 0, L_0x1ded2b0;  alias, 1 drivers
v0x1d93ef0_0 .net "xAorB", 0 0, L_0x1ded100;  1 drivers
v0x1d94040_0 .net "xAorBandCin", 0 0, L_0x1ded720;  1 drivers
S_0x1d95730 .scope generate, "genblk1[1]" "genblk1[1]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d958f0 .param/l "i" 0 3 141, +C4<01>;
S_0x1d959b0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1d95730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1def700/d .functor AND 1, L_0x1df1ba0, L_0x1df1d00, C4<1>, C4<1>;
L_0x1def700 .delay 1 (5000,5000,5000) L_0x1def700/d;
L_0x1def810/d .functor NAND 1, L_0x1df1ba0, L_0x1df1d00, C4<1>, C4<1>;
L_0x1def810 .delay 1 (5000,5000,5000) L_0x1def810/d;
L_0x1dee8d0/d .functor OR 1, L_0x1df1ba0, L_0x1df1d00, C4<0>, C4<0>;
L_0x1dee8d0 .delay 1 (5000,5000,5000) L_0x1dee8d0/d;
L_0x1defa90/d .functor NOR 1, L_0x1df1ba0, L_0x1df1d00, C4<0>, C4<0>;
L_0x1defa90 .delay 1 (5000,5000,5000) L_0x1defa90/d;
L_0x1defb50/d .functor XOR 1, L_0x1df1ba0, L_0x1df1d00, C4<0>, C4<0>;
L_0x1defb50 .delay 1 (5000,5000,5000) L_0x1defb50/d;
L_0x1df0560/d .functor NOT 1, L_0x1df1f50, C4<0>, C4<0>, C4<0>;
L_0x1df0560 .delay 1 (5000,5000,5000) L_0x1df0560/d;
L_0x1df06c0/d .functor NOT 1, L_0x1df1ff0, C4<0>, C4<0>, C4<0>;
L_0x1df06c0 .delay 1 (5000,5000,5000) L_0x1df06c0/d;
L_0x1df0780/d .functor NOT 1, L_0x1df2090, C4<0>, C4<0>, C4<0>;
L_0x1df0780 .delay 1 (5000,5000,5000) L_0x1df0780/d;
L_0x1df0930/d .functor AND 1, L_0x1defe80, L_0x1df0560, L_0x1df06c0, L_0x1df0780;
L_0x1df0930 .delay 1 (5000,5000,5000) L_0x1df0930/d;
L_0x1df0ae0/d .functor AND 1, L_0x1defe80, L_0x1df1f50, L_0x1df06c0, L_0x1df0780;
L_0x1df0ae0 .delay 1 (5000,5000,5000) L_0x1df0ae0/d;
L_0x1df0cf0/d .functor AND 1, L_0x1defb50, L_0x1df0560, L_0x1df1ff0, L_0x1df0780;
L_0x1df0cf0 .delay 1 (5000,5000,5000) L_0x1df0cf0/d;
L_0x1df0ed0/d .functor AND 1, L_0x1defe80, L_0x1df1f50, L_0x1df1ff0, L_0x1df0780;
L_0x1df0ed0 .delay 1 (5000,5000,5000) L_0x1df0ed0/d;
L_0x1df10a0/d .functor AND 1, L_0x1def700, L_0x1df0560, L_0x1df06c0, L_0x1df2090;
L_0x1df10a0 .delay 1 (5000,5000,5000) L_0x1df10a0/d;
L_0x1df1280/d .functor AND 1, L_0x1def810, L_0x1df1f50, L_0x1df06c0, L_0x1df2090;
L_0x1df1280 .delay 1 (5000,5000,5000) L_0x1df1280/d;
L_0x1df1030/d .functor AND 1, L_0x1defa90, L_0x1df0560, L_0x1df1ff0, L_0x1df2090;
L_0x1df1030 .delay 1 (5000,5000,5000) L_0x1df1030/d;
L_0x1df1610/d .functor AND 1, L_0x1dee8d0, L_0x1df1f50, L_0x1df1ff0, L_0x1df2090;
L_0x1df1610 .delay 1 (5000,5000,5000) L_0x1df1610/d;
L_0x1df17b0/0/0 .functor OR 1, L_0x1df0930, L_0x1df0ae0, L_0x1df0cf0, L_0x1df10a0;
L_0x1df17b0/0/4 .functor OR 1, L_0x1df1280, L_0x1df1030, L_0x1df1610, L_0x1df0ed0;
L_0x1df17b0/d .functor OR 1, L_0x1df17b0/0/0, L_0x1df17b0/0/4, C4<0>, C4<0>;
L_0x1df17b0 .delay 1 (5000,5000,5000) L_0x1df17b0/d;
v0x1d96900_0 .net "a", 0 0, L_0x1df1ba0;  1 drivers
v0x1d969c0_0 .net "addSub", 0 0, L_0x1defe80;  1 drivers
v0x1d96a60_0 .net "andRes", 0 0, L_0x1def700;  1 drivers
v0x1d96b30_0 .net "b", 0 0, L_0x1df1d00;  1 drivers
v0x1d96c00_0 .net "carryIn", 0 0, L_0x1df1eb0;  1 drivers
v0x1d96ca0_0 .net "carryOut", 0 0, L_0x1df0360;  1 drivers
v0x1d96d70_0 .net "initialResult", 0 0, L_0x1df17b0;  1 drivers
v0x1d96e10_0 .net "isAdd", 0 0, L_0x1df0930;  1 drivers
v0x1d96eb0_0 .net "isAnd", 0 0, L_0x1df10a0;  1 drivers
v0x1d96fe0_0 .net "isNand", 0 0, L_0x1df1280;  1 drivers
v0x1d97080_0 .net "isNor", 0 0, L_0x1df1030;  1 drivers
v0x1d97120_0 .net "isOr", 0 0, L_0x1df1610;  1 drivers
v0x1d971e0_0 .net "isSLT", 0 0, L_0x1df0ed0;  1 drivers
v0x1d972a0_0 .net "isSub", 0 0, L_0x1df0ae0;  1 drivers
v0x1d97360_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d97400_0 .net "isXor", 0 0, L_0x1df0cf0;  1 drivers
v0x1d974c0_0 .net "nandRes", 0 0, L_0x1def810;  1 drivers
v0x1d97670_0 .net "norRes", 0 0, L_0x1defa90;  1 drivers
v0x1d97710_0 .net "orRes", 0 0, L_0x1dee8d0;  1 drivers
v0x1d977b0_0 .net "s0", 0 0, L_0x1df1f50;  1 drivers
v0x1d97850_0 .net "s0inv", 0 0, L_0x1df0560;  1 drivers
v0x1d97910_0 .net "s1", 0 0, L_0x1df1ff0;  1 drivers
v0x1d979d0_0 .net "s1inv", 0 0, L_0x1df06c0;  1 drivers
v0x1d97a90_0 .net "s2", 0 0, L_0x1df2090;  1 drivers
v0x1d97b50_0 .net "s2inv", 0 0, L_0x1df0780;  1 drivers
v0x1d97c10_0 .net "xorRes", 0 0, L_0x1defb50;  1 drivers
S_0x1d95cb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1d959b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1defcb0/d .functor XOR 1, L_0x1df1d00, L_0x1e45180, C4<0>, C4<0>;
L_0x1defcb0 .delay 1 (5000,5000,5000) L_0x1defcb0/d;
L_0x1defd20/d .functor XOR 1, L_0x1df1ba0, L_0x1defcb0, C4<0>, C4<0>;
L_0x1defd20 .delay 1 (5000,5000,5000) L_0x1defd20/d;
L_0x1defe80/d .functor XOR 1, L_0x1defd20, L_0x1df1eb0, C4<0>, C4<0>;
L_0x1defe80 .delay 1 (5000,5000,5000) L_0x1defe80/d;
L_0x1df0080/d .functor AND 1, L_0x1df1ba0, L_0x1defcb0, C4<1>, C4<1>;
L_0x1df0080 .delay 1 (5000,5000,5000) L_0x1df0080/d;
L_0x1df02f0/d .functor AND 1, L_0x1defd20, L_0x1df1eb0, C4<1>, C4<1>;
L_0x1df02f0 .delay 1 (5000,5000,5000) L_0x1df02f0/d;
L_0x1df0360/d .functor OR 1, L_0x1df0080, L_0x1df02f0, C4<0>, C4<0>;
L_0x1df0360 .delay 1 (5000,5000,5000) L_0x1df0360/d;
v0x1d95f40_0 .net "AandB", 0 0, L_0x1df0080;  1 drivers
v0x1d96020_0 .net "BxorSub", 0 0, L_0x1defcb0;  1 drivers
v0x1d960e0_0 .net "a", 0 0, L_0x1df1ba0;  alias, 1 drivers
v0x1d961b0_0 .net "b", 0 0, L_0x1df1d00;  alias, 1 drivers
v0x1d96270_0 .net "carryin", 0 0, L_0x1df1eb0;  alias, 1 drivers
v0x1d96380_0 .net "carryout", 0 0, L_0x1df0360;  alias, 1 drivers
v0x1d96440_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d96530_0 .net "res", 0 0, L_0x1defe80;  alias, 1 drivers
v0x1d965f0_0 .net "xAorB", 0 0, L_0x1defd20;  1 drivers
v0x1d96740_0 .net "xAorBandCin", 0 0, L_0x1df02f0;  1 drivers
S_0x1d97df0 .scope generate, "genblk1[2]" "genblk1[2]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d97fe0 .param/l "i" 0 3 141, +C4<010>;
S_0x1d98080 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1d97df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1df2130/d .functor AND 1, L_0x1df4620, L_0x1df4810, C4<1>, C4<1>;
L_0x1df2130 .delay 1 (5000,5000,5000) L_0x1df2130/d;
L_0x1df2290/d .functor NAND 1, L_0x1df4620, L_0x1df4810, C4<1>, C4<1>;
L_0x1df2290 .delay 1 (5000,5000,5000) L_0x1df2290/d;
L_0x1df1470/d .functor OR 1, L_0x1df4620, L_0x1df4810, C4<0>, C4<0>;
L_0x1df1470 .delay 1 (5000,5000,5000) L_0x1df1470/d;
L_0x1df2510/d .functor NOR 1, L_0x1df4620, L_0x1df4810, C4<0>, C4<0>;
L_0x1df2510 .delay 1 (5000,5000,5000) L_0x1df2510/d;
L_0x1df25d0/d .functor XOR 1, L_0x1df4620, L_0x1df4810, C4<0>, C4<0>;
L_0x1df25d0 .delay 1 (5000,5000,5000) L_0x1df25d0/d;
L_0x1df2fe0/d .functor NOT 1, L_0x1df4af0, C4<0>, C4<0>, C4<0>;
L_0x1df2fe0 .delay 1 (5000,5000,5000) L_0x1df2fe0/d;
L_0x1df3140/d .functor NOT 1, L_0x1df4ca0, C4<0>, C4<0>, C4<0>;
L_0x1df3140 .delay 1 (5000,5000,5000) L_0x1df3140/d;
L_0x1df3200/d .functor NOT 1, L_0x1df4d40, C4<0>, C4<0>, C4<0>;
L_0x1df3200 .delay 1 (5000,5000,5000) L_0x1df3200/d;
L_0x1df33b0/d .functor AND 1, L_0x1df2900, L_0x1df2fe0, L_0x1df3140, L_0x1df3200;
L_0x1df33b0 .delay 1 (5000,5000,5000) L_0x1df33b0/d;
L_0x1df3560/d .functor AND 1, L_0x1df2900, L_0x1df4af0, L_0x1df3140, L_0x1df3200;
L_0x1df3560 .delay 1 (5000,5000,5000) L_0x1df3560/d;
L_0x1df3770/d .functor AND 1, L_0x1df25d0, L_0x1df2fe0, L_0x1df4ca0, L_0x1df3200;
L_0x1df3770 .delay 1 (5000,5000,5000) L_0x1df3770/d;
L_0x1df3950/d .functor AND 1, L_0x1df2900, L_0x1df4af0, L_0x1df4ca0, L_0x1df3200;
L_0x1df3950 .delay 1 (5000,5000,5000) L_0x1df3950/d;
L_0x1df3b20/d .functor AND 1, L_0x1df2130, L_0x1df2fe0, L_0x1df3140, L_0x1df4d40;
L_0x1df3b20 .delay 1 (5000,5000,5000) L_0x1df3b20/d;
L_0x1df3d00/d .functor AND 1, L_0x1df2290, L_0x1df4af0, L_0x1df3140, L_0x1df4d40;
L_0x1df3d00 .delay 1 (5000,5000,5000) L_0x1df3d00/d;
L_0x1df3ab0/d .functor AND 1, L_0x1df2510, L_0x1df2fe0, L_0x1df4ca0, L_0x1df4d40;
L_0x1df3ab0 .delay 1 (5000,5000,5000) L_0x1df3ab0/d;
L_0x1df4090/d .functor AND 1, L_0x1df1470, L_0x1df4af0, L_0x1df4ca0, L_0x1df4d40;
L_0x1df4090 .delay 1 (5000,5000,5000) L_0x1df4090/d;
L_0x1df4230/0/0 .functor OR 1, L_0x1df33b0, L_0x1df3560, L_0x1df3770, L_0x1df3b20;
L_0x1df4230/0/4 .functor OR 1, L_0x1df3d00, L_0x1df3ab0, L_0x1df4090, L_0x1df3950;
L_0x1df4230/d .functor OR 1, L_0x1df4230/0/0, L_0x1df4230/0/4, C4<0>, C4<0>;
L_0x1df4230 .delay 1 (5000,5000,5000) L_0x1df4230/d;
v0x1d99010_0 .net "a", 0 0, L_0x1df4620;  1 drivers
v0x1d990d0_0 .net "addSub", 0 0, L_0x1df2900;  1 drivers
v0x1d991a0_0 .net "andRes", 0 0, L_0x1df2130;  1 drivers
v0x1d99270_0 .net "b", 0 0, L_0x1df4810;  1 drivers
v0x1d99340_0 .net "carryIn", 0 0, L_0x1df49c0;  1 drivers
v0x1d993e0_0 .net "carryOut", 0 0, L_0x1df2de0;  1 drivers
v0x1d994b0_0 .net "initialResult", 0 0, L_0x1df4230;  1 drivers
v0x1d99550_0 .net "isAdd", 0 0, L_0x1df33b0;  1 drivers
v0x1d995f0_0 .net "isAnd", 0 0, L_0x1df3b20;  1 drivers
v0x1d99720_0 .net "isNand", 0 0, L_0x1df3d00;  1 drivers
v0x1d997c0_0 .net "isNor", 0 0, L_0x1df3ab0;  1 drivers
v0x1d99860_0 .net "isOr", 0 0, L_0x1df4090;  1 drivers
v0x1d99920_0 .net "isSLT", 0 0, L_0x1df3950;  1 drivers
v0x1d999e0_0 .net "isSub", 0 0, L_0x1df3560;  1 drivers
v0x1d99aa0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d99b40_0 .net "isXor", 0 0, L_0x1df3770;  1 drivers
v0x1d99c00_0 .net "nandRes", 0 0, L_0x1df2290;  1 drivers
v0x1d99db0_0 .net "norRes", 0 0, L_0x1df2510;  1 drivers
v0x1d99e50_0 .net "orRes", 0 0, L_0x1df1470;  1 drivers
v0x1d99ef0_0 .net "s0", 0 0, L_0x1df4af0;  1 drivers
v0x1d99f90_0 .net "s0inv", 0 0, L_0x1df2fe0;  1 drivers
v0x1d9a050_0 .net "s1", 0 0, L_0x1df4ca0;  1 drivers
v0x1d9a110_0 .net "s1inv", 0 0, L_0x1df3140;  1 drivers
v0x1d9a1d0_0 .net "s2", 0 0, L_0x1df4d40;  1 drivers
v0x1d9a290_0 .net "s2inv", 0 0, L_0x1df3200;  1 drivers
v0x1d9a350_0 .net "xorRes", 0 0, L_0x1df25d0;  1 drivers
S_0x1d98380 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1d98080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1df2730/d .functor XOR 1, L_0x1df4810, L_0x1e45180, C4<0>, C4<0>;
L_0x1df2730 .delay 1 (5000,5000,5000) L_0x1df2730/d;
L_0x1df27a0/d .functor XOR 1, L_0x1df4620, L_0x1df2730, C4<0>, C4<0>;
L_0x1df27a0 .delay 1 (5000,5000,5000) L_0x1df27a0/d;
L_0x1df2900/d .functor XOR 1, L_0x1df27a0, L_0x1df49c0, C4<0>, C4<0>;
L_0x1df2900 .delay 1 (5000,5000,5000) L_0x1df2900/d;
L_0x1df2b00/d .functor AND 1, L_0x1df4620, L_0x1df2730, C4<1>, C4<1>;
L_0x1df2b00 .delay 1 (5000,5000,5000) L_0x1df2b00/d;
L_0x1df2d70/d .functor AND 1, L_0x1df27a0, L_0x1df49c0, C4<1>, C4<1>;
L_0x1df2d70 .delay 1 (5000,5000,5000) L_0x1df2d70/d;
L_0x1df2de0/d .functor OR 1, L_0x1df2b00, L_0x1df2d70, C4<0>, C4<0>;
L_0x1df2de0 .delay 1 (5000,5000,5000) L_0x1df2de0/d;
v0x1d98610_0 .net "AandB", 0 0, L_0x1df2b00;  1 drivers
v0x1d986f0_0 .net "BxorSub", 0 0, L_0x1df2730;  1 drivers
v0x1d987b0_0 .net "a", 0 0, L_0x1df4620;  alias, 1 drivers
v0x1d98880_0 .net "b", 0 0, L_0x1df4810;  alias, 1 drivers
v0x1d98940_0 .net "carryin", 0 0, L_0x1df49c0;  alias, 1 drivers
v0x1d98a50_0 .net "carryout", 0 0, L_0x1df2de0;  alias, 1 drivers
v0x1d98b10_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d98c40_0 .net "res", 0 0, L_0x1df2900;  alias, 1 drivers
v0x1d98d00_0 .net "xAorB", 0 0, L_0x1df27a0;  1 drivers
v0x1d98e50_0 .net "xAorBandCin", 0 0, L_0x1df2d70;  1 drivers
S_0x1d9a530 .scope generate, "genblk1[3]" "genblk1[3]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d964e0 .param/l "i" 0 3 141, +C4<011>;
S_0x1d9a760 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1d9a530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1df1c40/d .functor AND 1, L_0x1df7190, L_0x1df72f0, C4<1>, C4<1>;
L_0x1df1c40 .delay 1 (5000,5000,5000) L_0x1df1c40/d;
L_0x1df3ef0/d .functor NAND 1, L_0x1df7190, L_0x1df72f0, C4<1>, C4<1>;
L_0x1df3ef0 .delay 1 (5000,5000,5000) L_0x1df3ef0/d;
L_0x1df4e80/d .functor OR 1, L_0x1df7190, L_0x1df72f0, C4<0>, C4<0>;
L_0x1df4e80 .delay 1 (5000,5000,5000) L_0x1df4e80/d;
L_0x1df5070/d .functor NOR 1, L_0x1df7190, L_0x1df72f0, C4<0>, C4<0>;
L_0x1df5070 .delay 1 (5000,5000,5000) L_0x1df5070/d;
L_0x1df5130/d .functor XOR 1, L_0x1df7190, L_0x1df72f0, C4<0>, C4<0>;
L_0x1df5130 .delay 1 (5000,5000,5000) L_0x1df5130/d;
L_0x1df5bc0/d .functor NOT 1, L_0x1df75e0, C4<0>, C4<0>, C4<0>;
L_0x1df5bc0 .delay 1 (5000,5000,5000) L_0x1df5bc0/d;
L_0x1d9bd00/d .functor NOT 1, L_0x1df74a0, C4<0>, C4<0>, C4<0>;
L_0x1d9bd00 .delay 1 (5000,5000,5000) L_0x1d9bd00/d;
L_0x1df5d70/d .functor NOT 1, L_0x1df7740, C4<0>, C4<0>, C4<0>;
L_0x1df5d70 .delay 1 (5000,5000,5000) L_0x1df5d70/d;
L_0x1df5f20/d .functor AND 1, L_0x1df5500, L_0x1df5bc0, L_0x1d9bd00, L_0x1df5d70;
L_0x1df5f20 .delay 1 (5000,5000,5000) L_0x1df5f20/d;
L_0x1df60d0/d .functor AND 1, L_0x1df5500, L_0x1df75e0, L_0x1d9bd00, L_0x1df5d70;
L_0x1df60d0 .delay 1 (5000,5000,5000) L_0x1df60d0/d;
L_0x1df62e0/d .functor AND 1, L_0x1df5130, L_0x1df5bc0, L_0x1df74a0, L_0x1df5d70;
L_0x1df62e0 .delay 1 (5000,5000,5000) L_0x1df62e0/d;
L_0x1df64c0/d .functor AND 1, L_0x1df5500, L_0x1df75e0, L_0x1df74a0, L_0x1df5d70;
L_0x1df64c0 .delay 1 (5000,5000,5000) L_0x1df64c0/d;
L_0x1df6690/d .functor AND 1, L_0x1df1c40, L_0x1df5bc0, L_0x1d9bd00, L_0x1df7740;
L_0x1df6690 .delay 1 (5000,5000,5000) L_0x1df6690/d;
L_0x1df6870/d .functor AND 1, L_0x1df3ef0, L_0x1df75e0, L_0x1d9bd00, L_0x1df7740;
L_0x1df6870 .delay 1 (5000,5000,5000) L_0x1df6870/d;
L_0x1df6620/d .functor AND 1, L_0x1df5070, L_0x1df5bc0, L_0x1df74a0, L_0x1df7740;
L_0x1df6620 .delay 1 (5000,5000,5000) L_0x1df6620/d;
L_0x1df6c00/d .functor AND 1, L_0x1df4e80, L_0x1df75e0, L_0x1df74a0, L_0x1df7740;
L_0x1df6c00 .delay 1 (5000,5000,5000) L_0x1df6c00/d;
L_0x1df6da0/0/0 .functor OR 1, L_0x1df5f20, L_0x1df60d0, L_0x1df62e0, L_0x1df6690;
L_0x1df6da0/0/4 .functor OR 1, L_0x1df6870, L_0x1df6620, L_0x1df6c00, L_0x1df64c0;
L_0x1df6da0/d .functor OR 1, L_0x1df6da0/0/0, L_0x1df6da0/0/4, C4<0>, C4<0>;
L_0x1df6da0 .delay 1 (5000,5000,5000) L_0x1df6da0/d;
v0x1d9b660_0 .net "a", 0 0, L_0x1df7190;  1 drivers
v0x1d9b720_0 .net "addSub", 0 0, L_0x1df5500;  1 drivers
v0x1d9b7f0_0 .net "andRes", 0 0, L_0x1df1c40;  1 drivers
v0x1d9b8c0_0 .net "b", 0 0, L_0x1df72f0;  1 drivers
v0x1d9b990_0 .net "carryIn", 0 0, L_0x1df4de0;  1 drivers
v0x1d9ba30_0 .net "carryOut", 0 0, L_0x1df59c0;  1 drivers
v0x1d9bb00_0 .net "initialResult", 0 0, L_0x1df6da0;  1 drivers
v0x1d9bba0_0 .net "isAdd", 0 0, L_0x1df5f20;  1 drivers
v0x1d9bc40_0 .net "isAnd", 0 0, L_0x1df6690;  1 drivers
v0x1d9bd70_0 .net "isNand", 0 0, L_0x1df6870;  1 drivers
v0x1d9be10_0 .net "isNor", 0 0, L_0x1df6620;  1 drivers
v0x1d9beb0_0 .net "isOr", 0 0, L_0x1df6c00;  1 drivers
v0x1d9bf70_0 .net "isSLT", 0 0, L_0x1df64c0;  1 drivers
v0x1d9c030_0 .net "isSub", 0 0, L_0x1df60d0;  1 drivers
v0x1d9c0f0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d9c190_0 .net "isXor", 0 0, L_0x1df62e0;  1 drivers
v0x1d9c250_0 .net "nandRes", 0 0, L_0x1df3ef0;  1 drivers
v0x1d9c400_0 .net "norRes", 0 0, L_0x1df5070;  1 drivers
v0x1d9c4a0_0 .net "orRes", 0 0, L_0x1df4e80;  1 drivers
v0x1d9c540_0 .net "s0", 0 0, L_0x1df75e0;  1 drivers
v0x1d9c5e0_0 .net "s0inv", 0 0, L_0x1df5bc0;  1 drivers
v0x1d9c6a0_0 .net "s1", 0 0, L_0x1df74a0;  1 drivers
v0x1d9c760_0 .net "s1inv", 0 0, L_0x1d9bd00;  1 drivers
v0x1d9c820_0 .net "s2", 0 0, L_0x1df7740;  1 drivers
v0x1d9c8e0_0 .net "s2inv", 0 0, L_0x1df5d70;  1 drivers
v0x1d9c9a0_0 .net "xorRes", 0 0, L_0x1df5130;  1 drivers
S_0x1d9aa60 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1d9a760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1df5290/d .functor XOR 1, L_0x1df72f0, L_0x1e45180, C4<0>, C4<0>;
L_0x1df5290 .delay 1 (5000,5000,5000) L_0x1df5290/d;
L_0x1df5350/d .functor XOR 1, L_0x1df7190, L_0x1df5290, C4<0>, C4<0>;
L_0x1df5350 .delay 1 (5000,5000,5000) L_0x1df5350/d;
L_0x1df5500/d .functor XOR 1, L_0x1df5350, L_0x1df4de0, C4<0>, C4<0>;
L_0x1df5500 .delay 1 (5000,5000,5000) L_0x1df5500/d;
L_0x1df5700/d .functor AND 1, L_0x1df7190, L_0x1df5290, C4<1>, C4<1>;
L_0x1df5700 .delay 1 (5000,5000,5000) L_0x1df5700/d;
L_0x1df4ef0/d .functor AND 1, L_0x1df5350, L_0x1df4de0, C4<1>, C4<1>;
L_0x1df4ef0 .delay 1 (5000,5000,5000) L_0x1df4ef0/d;
L_0x1df59c0/d .functor OR 1, L_0x1df5700, L_0x1df4ef0, C4<0>, C4<0>;
L_0x1df59c0 .delay 1 (5000,5000,5000) L_0x1df59c0/d;
v0x1d9acf0_0 .net "AandB", 0 0, L_0x1df5700;  1 drivers
v0x1d9add0_0 .net "BxorSub", 0 0, L_0x1df5290;  1 drivers
v0x1d9ae90_0 .net "a", 0 0, L_0x1df7190;  alias, 1 drivers
v0x1d9af60_0 .net "b", 0 0, L_0x1df72f0;  alias, 1 drivers
v0x1d9b020_0 .net "carryin", 0 0, L_0x1df4de0;  alias, 1 drivers
v0x1d9b130_0 .net "carryout", 0 0, L_0x1df59c0;  alias, 1 drivers
v0x1d9b1f0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d9b290_0 .net "res", 0 0, L_0x1df5500;  alias, 1 drivers
v0x1d9b350_0 .net "xAorB", 0 0, L_0x1df5350;  1 drivers
v0x1d9b4a0_0 .net "xAorBandCin", 0 0, L_0x1df4ef0;  1 drivers
S_0x1d9cb80 .scope generate, "genblk1[4]" "genblk1[4]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d9cd90 .param/l "i" 0 3 141, +C4<0100>;
S_0x1d9ce50 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1d9cb80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1df7230/d .functor AND 1, L_0x1df9c60, L_0x1df9dc0, C4<1>, C4<1>;
L_0x1df7230 .delay 1 (5000,5000,5000) L_0x1df7230/d;
L_0x1df6a60/d .functor NAND 1, L_0x1df9c60, L_0x1df9dc0, C4<1>, C4<1>;
L_0x1df6a60 .delay 1 (5000,5000,5000) L_0x1df6a60/d;
L_0x1df7900/d .functor OR 1, L_0x1df9c60, L_0x1df9dc0, C4<0>, C4<0>;
L_0x1df7900 .delay 1 (5000,5000,5000) L_0x1df7900/d;
L_0x1df7af0/d .functor NOR 1, L_0x1df9c60, L_0x1df9dc0, C4<0>, C4<0>;
L_0x1df7af0 .delay 1 (5000,5000,5000) L_0x1df7af0/d;
L_0x1df7bb0/d .functor XOR 1, L_0x1df9c60, L_0x1df9dc0, C4<0>, C4<0>;
L_0x1df7bb0 .delay 1 (5000,5000,5000) L_0x1df7bb0/d;
L_0x1df8640/d .functor NOT 1, L_0x1dfa050, C4<0>, C4<0>, C4<0>;
L_0x1df8640 .delay 1 (5000,5000,5000) L_0x1df8640/d;
L_0x1d9e450/d .functor NOT 1, L_0x1df9f70, C4<0>, C4<0>, C4<0>;
L_0x1d9e450 .delay 1 (5000,5000,5000) L_0x1d9e450/d;
L_0x1df87f0/d .functor NOT 1, L_0x1dfa1e0, C4<0>, C4<0>, C4<0>;
L_0x1df87f0 .delay 1 (5000,5000,5000) L_0x1df87f0/d;
L_0x1df89a0/d .functor AND 1, L_0x1df7f80, L_0x1df8640, L_0x1d9e450, L_0x1df87f0;
L_0x1df89a0 .delay 1 (5000,5000,5000) L_0x1df89a0/d;
L_0x1df8b50/d .functor AND 1, L_0x1df7f80, L_0x1dfa050, L_0x1d9e450, L_0x1df87f0;
L_0x1df8b50 .delay 1 (5000,5000,5000) L_0x1df8b50/d;
L_0x1df8d60/d .functor AND 1, L_0x1df7bb0, L_0x1df8640, L_0x1df9f70, L_0x1df87f0;
L_0x1df8d60 .delay 1 (5000,5000,5000) L_0x1df8d60/d;
L_0x1df8f40/d .functor AND 1, L_0x1df7f80, L_0x1dfa050, L_0x1df9f70, L_0x1df87f0;
L_0x1df8f40 .delay 1 (5000,5000,5000) L_0x1df8f40/d;
L_0x1df9110/d .functor AND 1, L_0x1df7230, L_0x1df8640, L_0x1d9e450, L_0x1dfa1e0;
L_0x1df9110 .delay 1 (5000,5000,5000) L_0x1df9110/d;
L_0x1df92f0/d .functor AND 1, L_0x1df6a60, L_0x1dfa050, L_0x1d9e450, L_0x1dfa1e0;
L_0x1df92f0 .delay 1 (5000,5000,5000) L_0x1df92f0/d;
L_0x1df90a0/d .functor AND 1, L_0x1df7af0, L_0x1df8640, L_0x1df9f70, L_0x1dfa1e0;
L_0x1df90a0 .delay 1 (5000,5000,5000) L_0x1df90a0/d;
L_0x1df96d0/d .functor AND 1, L_0x1df7900, L_0x1dfa050, L_0x1df9f70, L_0x1dfa1e0;
L_0x1df96d0 .delay 1 (5000,5000,5000) L_0x1df96d0/d;
L_0x1df9870/0/0 .functor OR 1, L_0x1df89a0, L_0x1df8b50, L_0x1df8d60, L_0x1df9110;
L_0x1df9870/0/4 .functor OR 1, L_0x1df92f0, L_0x1df90a0, L_0x1df96d0, L_0x1df8f40;
L_0x1df9870/d .functor OR 1, L_0x1df9870/0/0, L_0x1df9870/0/4, C4<0>, C4<0>;
L_0x1df9870 .delay 1 (5000,5000,5000) L_0x1df9870/d;
v0x1d9ddb0_0 .net "a", 0 0, L_0x1df9c60;  1 drivers
v0x1d9de70_0 .net "addSub", 0 0, L_0x1df7f80;  1 drivers
v0x1d9df40_0 .net "andRes", 0 0, L_0x1df7230;  1 drivers
v0x1d9e010_0 .net "b", 0 0, L_0x1df9dc0;  1 drivers
v0x1d9e0e0_0 .net "carryIn", 0 0, L_0x1df77e0;  1 drivers
v0x1d9e180_0 .net "carryOut", 0 0, L_0x1df8440;  1 drivers
v0x1d9e250_0 .net "initialResult", 0 0, L_0x1df9870;  1 drivers
v0x1d9e2f0_0 .net "isAdd", 0 0, L_0x1df89a0;  1 drivers
v0x1d9e390_0 .net "isAnd", 0 0, L_0x1df9110;  1 drivers
v0x1d9e4c0_0 .net "isNand", 0 0, L_0x1df92f0;  1 drivers
v0x1d9e560_0 .net "isNor", 0 0, L_0x1df90a0;  1 drivers
v0x1d9e600_0 .net "isOr", 0 0, L_0x1df96d0;  1 drivers
v0x1d9e6c0_0 .net "isSLT", 0 0, L_0x1df8f40;  1 drivers
v0x1d9e780_0 .net "isSub", 0 0, L_0x1df8b50;  1 drivers
v0x1d9e840_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d9e8e0_0 .net "isXor", 0 0, L_0x1df8d60;  1 drivers
v0x1d9e9a0_0 .net "nandRes", 0 0, L_0x1df6a60;  1 drivers
v0x1d9eb50_0 .net "norRes", 0 0, L_0x1df7af0;  1 drivers
v0x1d9ebf0_0 .net "orRes", 0 0, L_0x1df7900;  1 drivers
v0x1d9ec90_0 .net "s0", 0 0, L_0x1dfa050;  1 drivers
v0x1d9ed30_0 .net "s0inv", 0 0, L_0x1df8640;  1 drivers
v0x1d9edf0_0 .net "s1", 0 0, L_0x1df9f70;  1 drivers
v0x1d9eeb0_0 .net "s1inv", 0 0, L_0x1d9e450;  1 drivers
v0x1d9ef70_0 .net "s2", 0 0, L_0x1dfa1e0;  1 drivers
v0x1d9f030_0 .net "s2inv", 0 0, L_0x1df87f0;  1 drivers
v0x1d9f0f0_0 .net "xorRes", 0 0, L_0x1df7bb0;  1 drivers
S_0x1d9d150 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1d9ce50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1df7d10/d .functor XOR 1, L_0x1df9dc0, L_0x1e45180, C4<0>, C4<0>;
L_0x1df7d10 .delay 1 (5000,5000,5000) L_0x1df7d10/d;
L_0x1df7dd0/d .functor XOR 1, L_0x1df9c60, L_0x1df7d10, C4<0>, C4<0>;
L_0x1df7dd0 .delay 1 (5000,5000,5000) L_0x1df7dd0/d;
L_0x1df7f80/d .functor XOR 1, L_0x1df7dd0, L_0x1df77e0, C4<0>, C4<0>;
L_0x1df7f80 .delay 1 (5000,5000,5000) L_0x1df7f80/d;
L_0x1df8180/d .functor AND 1, L_0x1df9c60, L_0x1df7d10, C4<1>, C4<1>;
L_0x1df8180 .delay 1 (5000,5000,5000) L_0x1df8180/d;
L_0x1df7970/d .functor AND 1, L_0x1df7dd0, L_0x1df77e0, C4<1>, C4<1>;
L_0x1df7970 .delay 1 (5000,5000,5000) L_0x1df7970/d;
L_0x1df8440/d .functor OR 1, L_0x1df8180, L_0x1df7970, C4<0>, C4<0>;
L_0x1df8440 .delay 1 (5000,5000,5000) L_0x1df8440/d;
v0x1d9d3e0_0 .net "AandB", 0 0, L_0x1df8180;  1 drivers
v0x1d9d4c0_0 .net "BxorSub", 0 0, L_0x1df7d10;  1 drivers
v0x1d9d580_0 .net "a", 0 0, L_0x1df9c60;  alias, 1 drivers
v0x1d9d620_0 .net "b", 0 0, L_0x1df9dc0;  alias, 1 drivers
v0x1d9d6e0_0 .net "carryin", 0 0, L_0x1df77e0;  alias, 1 drivers
v0x1d9d7f0_0 .net "carryout", 0 0, L_0x1df8440;  alias, 1 drivers
v0x1d9d8b0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d9da60_0 .net "res", 0 0, L_0x1df7f80;  alias, 1 drivers
v0x1d9db00_0 .net "xAorB", 0 0, L_0x1df7dd0;  1 drivers
v0x1d9dc30_0 .net "xAorBandCin", 0 0, L_0x1df7970;  1 drivers
S_0x1d9f2d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d9f490 .param/l "i" 0 3 141, +C4<0101>;
S_0x1d9f550 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1d9f2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1df9d00/d .functor AND 1, L_0x1dfc890, L_0x1dfc9f0, C4<1>, C4<1>;
L_0x1df9d00 .delay 1 (5000,5000,5000) L_0x1df9d00/d;
L_0x1dfa490/d .functor NAND 1, L_0x1dfc890, L_0x1dfc9f0, C4<1>, C4<1>;
L_0x1dfa490 .delay 1 (5000,5000,5000) L_0x1dfa490/d;
L_0x1dfa550/d .functor OR 1, L_0x1dfc890, L_0x1dfc9f0, C4<0>, C4<0>;
L_0x1dfa550 .delay 1 (5000,5000,5000) L_0x1dfa550/d;
L_0x1dfa740/d .functor NOR 1, L_0x1dfc890, L_0x1dfc9f0, C4<0>, C4<0>;
L_0x1dfa740 .delay 1 (5000,5000,5000) L_0x1dfa740/d;
L_0x1dfa800/d .functor XOR 1, L_0x1dfc890, L_0x1dfc9f0, C4<0>, C4<0>;
L_0x1dfa800 .delay 1 (5000,5000,5000) L_0x1dfa800/d;
L_0x1dfb290/d .functor NOT 1, L_0x1dfcc40, C4<0>, C4<0>, C4<0>;
L_0x1dfb290 .delay 1 (5000,5000,5000) L_0x1dfb290/d;
L_0x1dfb3f0/d .functor NOT 1, L_0x1df4b90, C4<0>, C4<0>, C4<0>;
L_0x1dfb3f0 .delay 1 (5000,5000,5000) L_0x1dfb3f0/d;
L_0x1dfb4b0/d .functor NOT 1, L_0x1dfce00, C4<0>, C4<0>, C4<0>;
L_0x1dfb4b0 .delay 1 (5000,5000,5000) L_0x1dfb4b0/d;
L_0x1dfb660/d .functor AND 1, L_0x1dfabd0, L_0x1dfb290, L_0x1dfb3f0, L_0x1dfb4b0;
L_0x1dfb660 .delay 1 (5000,5000,5000) L_0x1dfb660/d;
L_0x1dfb810/d .functor AND 1, L_0x1dfabd0, L_0x1dfcc40, L_0x1dfb3f0, L_0x1dfb4b0;
L_0x1dfb810 .delay 1 (5000,5000,5000) L_0x1dfb810/d;
L_0x1dfb9c0/d .functor AND 1, L_0x1dfa800, L_0x1dfb290, L_0x1df4b90, L_0x1dfb4b0;
L_0x1dfb9c0 .delay 1 (5000,5000,5000) L_0x1dfb9c0/d;
L_0x1dfbbb0/d .functor AND 1, L_0x1dfabd0, L_0x1dfcc40, L_0x1df4b90, L_0x1dfb4b0;
L_0x1dfbbb0 .delay 1 (5000,5000,5000) L_0x1dfbbb0/d;
L_0x1dfbce0/d .functor AND 1, L_0x1df9d00, L_0x1dfb290, L_0x1dfb3f0, L_0x1dfce00;
L_0x1dfbce0 .delay 1 (5000,5000,5000) L_0x1dfbce0/d;
L_0x1dfbf40/d .functor AND 1, L_0x1dfa490, L_0x1dfcc40, L_0x1dfb3f0, L_0x1dfce00;
L_0x1dfbf40 .delay 1 (5000,5000,5000) L_0x1dfbf40/d;
L_0x1dfbc70/d .functor AND 1, L_0x1dfa740, L_0x1dfb290, L_0x1df4b90, L_0x1dfce00;
L_0x1dfbc70 .delay 1 (5000,5000,5000) L_0x1dfbc70/d;
L_0x1dfc2d0/d .functor AND 1, L_0x1dfa550, L_0x1dfcc40, L_0x1df4b90, L_0x1dfce00;
L_0x1dfc2d0 .delay 1 (5000,5000,5000) L_0x1dfc2d0/d;
L_0x1dfc4a0/0/0 .functor OR 1, L_0x1dfb660, L_0x1dfb810, L_0x1dfb9c0, L_0x1dfbce0;
L_0x1dfc4a0/0/4 .functor OR 1, L_0x1dfbf40, L_0x1dfbc70, L_0x1dfc2d0, L_0x1dfbbb0;
L_0x1dfc4a0/d .functor OR 1, L_0x1dfc4a0/0/0, L_0x1dfc4a0/0/4, C4<0>, C4<0>;
L_0x1dfc4a0 .delay 1 (5000,5000,5000) L_0x1dfc4a0/d;
v0x1da0450_0 .net "a", 0 0, L_0x1dfc890;  1 drivers
v0x1da0510_0 .net "addSub", 0 0, L_0x1dfabd0;  1 drivers
v0x1da05e0_0 .net "andRes", 0 0, L_0x1df9d00;  1 drivers
v0x1da06b0_0 .net "b", 0 0, L_0x1dfc9f0;  1 drivers
v0x1da0780_0 .net "carryIn", 0 0, L_0x1dfcba0;  1 drivers
v0x1da0820_0 .net "carryOut", 0 0, L_0x1dfb090;  1 drivers
v0x1da08f0_0 .net "initialResult", 0 0, L_0x1dfc4a0;  1 drivers
v0x1da0990_0 .net "isAdd", 0 0, L_0x1dfb660;  1 drivers
v0x1da0a30_0 .net "isAnd", 0 0, L_0x1dfbce0;  1 drivers
v0x1da0b60_0 .net "isNand", 0 0, L_0x1dfbf40;  1 drivers
v0x1da0c00_0 .net "isNor", 0 0, L_0x1dfbc70;  1 drivers
v0x1da0ca0_0 .net "isOr", 0 0, L_0x1dfc2d0;  1 drivers
v0x1da0d60_0 .net "isSLT", 0 0, L_0x1dfbbb0;  1 drivers
v0x1da0e20_0 .net "isSub", 0 0, L_0x1dfb810;  1 drivers
v0x1da0ee0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da0f80_0 .net "isXor", 0 0, L_0x1dfb9c0;  1 drivers
v0x1da1040_0 .net "nandRes", 0 0, L_0x1dfa490;  1 drivers
v0x1da11f0_0 .net "norRes", 0 0, L_0x1dfa740;  1 drivers
v0x1da1290_0 .net "orRes", 0 0, L_0x1dfa550;  1 drivers
v0x1da1330_0 .net "s0", 0 0, L_0x1dfcc40;  1 drivers
v0x1da13d0_0 .net "s0inv", 0 0, L_0x1dfb290;  1 drivers
v0x1da1490_0 .net "s1", 0 0, L_0x1df4b90;  1 drivers
v0x1da1550_0 .net "s1inv", 0 0, L_0x1dfb3f0;  1 drivers
v0x1da1610_0 .net "s2", 0 0, L_0x1dfce00;  1 drivers
v0x1da16d0_0 .net "s2inv", 0 0, L_0x1dfb4b0;  1 drivers
v0x1da1790_0 .net "xorRes", 0 0, L_0x1dfa800;  1 drivers
S_0x1d9f850 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1d9f550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1dfa960/d .functor XOR 1, L_0x1dfc9f0, L_0x1e45180, C4<0>, C4<0>;
L_0x1dfa960 .delay 1 (5000,5000,5000) L_0x1dfa960/d;
L_0x1dfaa20/d .functor XOR 1, L_0x1dfc890, L_0x1dfa960, C4<0>, C4<0>;
L_0x1dfaa20 .delay 1 (5000,5000,5000) L_0x1dfaa20/d;
L_0x1dfabd0/d .functor XOR 1, L_0x1dfaa20, L_0x1dfcba0, C4<0>, C4<0>;
L_0x1dfabd0 .delay 1 (5000,5000,5000) L_0x1dfabd0/d;
L_0x1dfadd0/d .functor AND 1, L_0x1dfc890, L_0x1dfa960, C4<1>, C4<1>;
L_0x1dfadd0 .delay 1 (5000,5000,5000) L_0x1dfadd0/d;
L_0x1dfa5c0/d .functor AND 1, L_0x1dfaa20, L_0x1dfcba0, C4<1>, C4<1>;
L_0x1dfa5c0 .delay 1 (5000,5000,5000) L_0x1dfa5c0/d;
L_0x1dfb090/d .functor OR 1, L_0x1dfadd0, L_0x1dfa5c0, C4<0>, C4<0>;
L_0x1dfb090 .delay 1 (5000,5000,5000) L_0x1dfb090/d;
v0x1d9fae0_0 .net "AandB", 0 0, L_0x1dfadd0;  1 drivers
v0x1d9fbc0_0 .net "BxorSub", 0 0, L_0x1dfa960;  1 drivers
v0x1d9fc80_0 .net "a", 0 0, L_0x1dfc890;  alias, 1 drivers
v0x1d9fd50_0 .net "b", 0 0, L_0x1dfc9f0;  alias, 1 drivers
v0x1d9fe10_0 .net "carryin", 0 0, L_0x1dfcba0;  alias, 1 drivers
v0x1d9ff20_0 .net "carryout", 0 0, L_0x1dfb090;  alias, 1 drivers
v0x1d9ffe0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da0080_0 .net "res", 0 0, L_0x1dfabd0;  alias, 1 drivers
v0x1da0140_0 .net "xAorB", 0 0, L_0x1dfaa20;  1 drivers
v0x1da0290_0 .net "xAorBandCin", 0 0, L_0x1dfa5c0;  1 drivers
S_0x1da1970 .scope generate, "genblk1[6]" "genblk1[6]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1da1b30 .param/l "i" 0 3 141, +C4<0110>;
S_0x1da1bf0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1da1970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1dfc930/d .functor AND 1, L_0x1dff310, L_0x1dff580, C4<1>, C4<1>;
L_0x1dfc930 .delay 1 (5000,5000,5000) L_0x1dfc930/d;
L_0x1dfcd80/d .functor NAND 1, L_0x1dff310, L_0x1dff580, C4<1>, C4<1>;
L_0x1dfcd80 .delay 1 (5000,5000,5000) L_0x1dfcd80/d;
L_0x1dfd020/d .functor OR 1, L_0x1dff310, L_0x1dff580, C4<0>, C4<0>;
L_0x1dfd020 .delay 1 (5000,5000,5000) L_0x1dfd020/d;
L_0x1dfd210/d .functor NOR 1, L_0x1dff310, L_0x1dff580, C4<0>, C4<0>;
L_0x1dfd210 .delay 1 (5000,5000,5000) L_0x1dfd210/d;
L_0x1dfd2d0/d .functor XOR 1, L_0x1dff310, L_0x1dff580, C4<0>, C4<0>;
L_0x1dfd2d0 .delay 1 (5000,5000,5000) L_0x1dfd2d0/d;
L_0x1dfdd10/d .functor NOT 1, L_0x1dff980, C4<0>, C4<0>, C4<0>;
L_0x1dfdd10 .delay 1 (5000,5000,5000) L_0x1dfdd10/d;
L_0x1dfde70/d .functor NOT 1, L_0x1dff840, C4<0>, C4<0>, C4<0>;
L_0x1dfde70 .delay 1 (5000,5000,5000) L_0x1dfde70/d;
L_0x1dfdf30/d .functor NOT 1, L_0x1dff8e0, C4<0>, C4<0>, C4<0>;
L_0x1dfdf30 .delay 1 (5000,5000,5000) L_0x1dfdf30/d;
L_0x1dfe0e0/d .functor AND 1, L_0x1dfd650, L_0x1dfdd10, L_0x1dfde70, L_0x1dfdf30;
L_0x1dfe0e0 .delay 1 (5000,5000,5000) L_0x1dfe0e0/d;
L_0x1dfe290/d .functor AND 1, L_0x1dfd650, L_0x1dff980, L_0x1dfde70, L_0x1dfdf30;
L_0x1dfe290 .delay 1 (5000,5000,5000) L_0x1dfe290/d;
L_0x1dfe440/d .functor AND 1, L_0x1dfd2d0, L_0x1dfdd10, L_0x1dff840, L_0x1dfdf30;
L_0x1dfe440 .delay 1 (5000,5000,5000) L_0x1dfe440/d;
L_0x1dfe630/d .functor AND 1, L_0x1dfd650, L_0x1dff980, L_0x1dff840, L_0x1dfdf30;
L_0x1dfe630 .delay 1 (5000,5000,5000) L_0x1dfe630/d;
L_0x1dfe760/d .functor AND 1, L_0x1dfc930, L_0x1dfdd10, L_0x1dfde70, L_0x1dff8e0;
L_0x1dfe760 .delay 1 (5000,5000,5000) L_0x1dfe760/d;
L_0x1dfe9c0/d .functor AND 1, L_0x1dfcd80, L_0x1dff980, L_0x1dfde70, L_0x1dff8e0;
L_0x1dfe9c0 .delay 1 (5000,5000,5000) L_0x1dfe9c0/d;
L_0x1dfe6f0/d .functor AND 1, L_0x1dfd210, L_0x1dfdd10, L_0x1dff840, L_0x1dff8e0;
L_0x1dfe6f0 .delay 1 (5000,5000,5000) L_0x1dfe6f0/d;
L_0x1dfed50/d .functor AND 1, L_0x1dfd020, L_0x1dff980, L_0x1dff840, L_0x1dff8e0;
L_0x1dfed50 .delay 1 (5000,5000,5000) L_0x1dfed50/d;
L_0x1dfef20/0/0 .functor OR 1, L_0x1dfe0e0, L_0x1dfe290, L_0x1dfe440, L_0x1dfe760;
L_0x1dfef20/0/4 .functor OR 1, L_0x1dfe9c0, L_0x1dfe6f0, L_0x1dfed50, L_0x1dfe630;
L_0x1dfef20/d .functor OR 1, L_0x1dfef20/0/0, L_0x1dfef20/0/4, C4<0>, C4<0>;
L_0x1dfef20 .delay 1 (5000,5000,5000) L_0x1dfef20/d;
v0x1da2af0_0 .net "a", 0 0, L_0x1dff310;  1 drivers
v0x1da2bb0_0 .net "addSub", 0 0, L_0x1dfd650;  1 drivers
v0x1da2c80_0 .net "andRes", 0 0, L_0x1dfc930;  1 drivers
v0x1da2d50_0 .net "b", 0 0, L_0x1dff580;  1 drivers
v0x1da2e20_0 .net "carryIn", 0 0, L_0x1dfcea0;  1 drivers
v0x1da2ec0_0 .net "carryOut", 0 0, L_0x1dfdb10;  1 drivers
v0x1da2f90_0 .net "initialResult", 0 0, L_0x1dfef20;  1 drivers
v0x1da3030_0 .net "isAdd", 0 0, L_0x1dfe0e0;  1 drivers
v0x1da30d0_0 .net "isAnd", 0 0, L_0x1dfe760;  1 drivers
v0x1da3200_0 .net "isNand", 0 0, L_0x1dfe9c0;  1 drivers
v0x1da32a0_0 .net "isNor", 0 0, L_0x1dfe6f0;  1 drivers
v0x1da3340_0 .net "isOr", 0 0, L_0x1dfed50;  1 drivers
v0x1da3400_0 .net "isSLT", 0 0, L_0x1dfe630;  1 drivers
v0x1da34c0_0 .net "isSub", 0 0, L_0x1dfe290;  1 drivers
v0x1da3580_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da3620_0 .net "isXor", 0 0, L_0x1dfe440;  1 drivers
v0x1da36e0_0 .net "nandRes", 0 0, L_0x1dfcd80;  1 drivers
v0x1da3890_0 .net "norRes", 0 0, L_0x1dfd210;  1 drivers
v0x1da3930_0 .net "orRes", 0 0, L_0x1dfd020;  1 drivers
v0x1da39d0_0 .net "s0", 0 0, L_0x1dff980;  1 drivers
v0x1da3a70_0 .net "s0inv", 0 0, L_0x1dfdd10;  1 drivers
v0x1da3b30_0 .net "s1", 0 0, L_0x1dff840;  1 drivers
v0x1da3bf0_0 .net "s1inv", 0 0, L_0x1dfde70;  1 drivers
v0x1da3cb0_0 .net "s2", 0 0, L_0x1dff8e0;  1 drivers
v0x1da3d70_0 .net "s2inv", 0 0, L_0x1dfdf30;  1 drivers
v0x1da3e30_0 .net "xorRes", 0 0, L_0x1dfd2d0;  1 drivers
S_0x1da1ef0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1da1bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1dfd430/d .functor XOR 1, L_0x1dff580, L_0x1e45180, C4<0>, C4<0>;
L_0x1dfd430 .delay 1 (5000,5000,5000) L_0x1dfd430/d;
L_0x1dfd4f0/d .functor XOR 1, L_0x1dff310, L_0x1dfd430, C4<0>, C4<0>;
L_0x1dfd4f0 .delay 1 (5000,5000,5000) L_0x1dfd4f0/d;
L_0x1dfd650/d .functor XOR 1, L_0x1dfd4f0, L_0x1dfcea0, C4<0>, C4<0>;
L_0x1dfd650 .delay 1 (5000,5000,5000) L_0x1dfd650/d;
L_0x1dfd850/d .functor AND 1, L_0x1dff310, L_0x1dfd430, C4<1>, C4<1>;
L_0x1dfd850 .delay 1 (5000,5000,5000) L_0x1dfd850/d;
L_0x1dfd090/d .functor AND 1, L_0x1dfd4f0, L_0x1dfcea0, C4<1>, C4<1>;
L_0x1dfd090 .delay 1 (5000,5000,5000) L_0x1dfd090/d;
L_0x1dfdb10/d .functor OR 1, L_0x1dfd850, L_0x1dfd090, C4<0>, C4<0>;
L_0x1dfdb10 .delay 1 (5000,5000,5000) L_0x1dfdb10/d;
v0x1da2180_0 .net "AandB", 0 0, L_0x1dfd850;  1 drivers
v0x1da2260_0 .net "BxorSub", 0 0, L_0x1dfd430;  1 drivers
v0x1da2320_0 .net "a", 0 0, L_0x1dff310;  alias, 1 drivers
v0x1da23f0_0 .net "b", 0 0, L_0x1dff580;  alias, 1 drivers
v0x1da24b0_0 .net "carryin", 0 0, L_0x1dfcea0;  alias, 1 drivers
v0x1da25c0_0 .net "carryout", 0 0, L_0x1dfdb10;  alias, 1 drivers
v0x1da2680_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da2720_0 .net "res", 0 0, L_0x1dfd650;  alias, 1 drivers
v0x1da27e0_0 .net "xAorB", 0 0, L_0x1dfd4f0;  1 drivers
v0x1da2930_0 .net "xAorBandCin", 0 0, L_0x1dfd090;  1 drivers
S_0x1da4010 .scope generate, "genblk1[7]" "genblk1[7]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1da41d0 .param/l "i" 0 3 141, +C4<0111>;
S_0x1da4290 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1da4010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1dff3b0/d .functor AND 1, L_0x1e01ed0, L_0x1e02030, C4<1>, C4<1>;
L_0x1dff3b0 .delay 1 (5000,5000,5000) L_0x1dff3b0/d;
L_0x1dffb80/d .functor NAND 1, L_0x1e01ed0, L_0x1e02030, C4<1>, C4<1>;
L_0x1dffb80 .delay 1 (5000,5000,5000) L_0x1dffb80/d;
L_0x1dffc40/d .functor OR 1, L_0x1e01ed0, L_0x1e02030, C4<0>, C4<0>;
L_0x1dffc40 .delay 1 (5000,5000,5000) L_0x1dffc40/d;
L_0x1dffe30/d .functor NOR 1, L_0x1e01ed0, L_0x1e02030, C4<0>, C4<0>;
L_0x1dffe30 .delay 1 (5000,5000,5000) L_0x1dffe30/d;
L_0x1dffef0/d .functor XOR 1, L_0x1e01ed0, L_0x1e02030, C4<0>, C4<0>;
L_0x1dffef0 .delay 1 (5000,5000,5000) L_0x1dffef0/d;
L_0x1e00930/d .functor NOT 1, L_0x1dffac0, C4<0>, C4<0>, C4<0>;
L_0x1e00930 .delay 1 (5000,5000,5000) L_0x1e00930/d;
L_0x1e00a90/d .functor NOT 1, L_0x1e021e0, C4<0>, C4<0>, C4<0>;
L_0x1e00a90 .delay 1 (5000,5000,5000) L_0x1e00a90/d;
L_0x1e00b50/d .functor NOT 1, L_0x1e02280, C4<0>, C4<0>, C4<0>;
L_0x1e00b50 .delay 1 (5000,5000,5000) L_0x1e00b50/d;
L_0x1e00d00/d .functor AND 1, L_0x1e00270, L_0x1e00930, L_0x1e00a90, L_0x1e00b50;
L_0x1e00d00 .delay 1 (5000,5000,5000) L_0x1e00d00/d;
L_0x1e00eb0/d .functor AND 1, L_0x1e00270, L_0x1dffac0, L_0x1e00a90, L_0x1e00b50;
L_0x1e00eb0 .delay 1 (5000,5000,5000) L_0x1e00eb0/d;
L_0x1e01060/d .functor AND 1, L_0x1dffef0, L_0x1e00930, L_0x1e021e0, L_0x1e00b50;
L_0x1e01060 .delay 1 (5000,5000,5000) L_0x1e01060/d;
L_0x1e01250/d .functor AND 1, L_0x1e00270, L_0x1dffac0, L_0x1e021e0, L_0x1e00b50;
L_0x1e01250 .delay 1 (5000,5000,5000) L_0x1e01250/d;
L_0x1e01380/d .functor AND 1, L_0x1dff3b0, L_0x1e00930, L_0x1e00a90, L_0x1e02280;
L_0x1e01380 .delay 1 (5000,5000,5000) L_0x1e01380/d;
L_0x1e015e0/d .functor AND 1, L_0x1dffb80, L_0x1dffac0, L_0x1e00a90, L_0x1e02280;
L_0x1e015e0 .delay 1 (5000,5000,5000) L_0x1e015e0/d;
L_0x1e01310/d .functor AND 1, L_0x1dffe30, L_0x1e00930, L_0x1e021e0, L_0x1e02280;
L_0x1e01310 .delay 1 (5000,5000,5000) L_0x1e01310/d;
L_0x1e01940/d .functor AND 1, L_0x1dffc40, L_0x1dffac0, L_0x1e021e0, L_0x1e02280;
L_0x1e01940 .delay 1 (5000,5000,5000) L_0x1e01940/d;
L_0x1e01ae0/0/0 .functor OR 1, L_0x1e00d00, L_0x1e00eb0, L_0x1e01060, L_0x1e01380;
L_0x1e01ae0/0/4 .functor OR 1, L_0x1e015e0, L_0x1e01310, L_0x1e01940, L_0x1e01250;
L_0x1e01ae0/d .functor OR 1, L_0x1e01ae0/0/0, L_0x1e01ae0/0/4, C4<0>, C4<0>;
L_0x1e01ae0 .delay 1 (5000,5000,5000) L_0x1e01ae0/d;
v0x1da5190_0 .net "a", 0 0, L_0x1e01ed0;  1 drivers
v0x1da5250_0 .net "addSub", 0 0, L_0x1e00270;  1 drivers
v0x1da5320_0 .net "andRes", 0 0, L_0x1dff3b0;  1 drivers
v0x1da53f0_0 .net "b", 0 0, L_0x1e02030;  1 drivers
v0x1da54c0_0 .net "carryIn", 0 0, L_0x1dffa20;  1 drivers
v0x1da5560_0 .net "carryOut", 0 0, L_0x1e00730;  1 drivers
v0x1da5630_0 .net "initialResult", 0 0, L_0x1e01ae0;  1 drivers
v0x1da56d0_0 .net "isAdd", 0 0, L_0x1e00d00;  1 drivers
v0x1da5770_0 .net "isAnd", 0 0, L_0x1e01380;  1 drivers
v0x1da58a0_0 .net "isNand", 0 0, L_0x1e015e0;  1 drivers
v0x1da5940_0 .net "isNor", 0 0, L_0x1e01310;  1 drivers
v0x1da59e0_0 .net "isOr", 0 0, L_0x1e01940;  1 drivers
v0x1da5aa0_0 .net "isSLT", 0 0, L_0x1e01250;  1 drivers
v0x1da5b60_0 .net "isSub", 0 0, L_0x1e00eb0;  1 drivers
v0x1da5c20_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da5cc0_0 .net "isXor", 0 0, L_0x1e01060;  1 drivers
v0x1da5d80_0 .net "nandRes", 0 0, L_0x1dffb80;  1 drivers
v0x1da5f30_0 .net "norRes", 0 0, L_0x1dffe30;  1 drivers
v0x1da5fd0_0 .net "orRes", 0 0, L_0x1dffc40;  1 drivers
v0x1da6070_0 .net "s0", 0 0, L_0x1dffac0;  1 drivers
v0x1da6110_0 .net "s0inv", 0 0, L_0x1e00930;  1 drivers
v0x1da61b0_0 .net "s1", 0 0, L_0x1e021e0;  1 drivers
v0x1da6250_0 .net "s1inv", 0 0, L_0x1e00a90;  1 drivers
v0x1da62f0_0 .net "s2", 0 0, L_0x1e02280;  1 drivers
v0x1da6390_0 .net "s2inv", 0 0, L_0x1e00b50;  1 drivers
v0x1da6450_0 .net "xorRes", 0 0, L_0x1dffef0;  1 drivers
S_0x1da4590 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1da4290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e00050/d .functor XOR 1, L_0x1e02030, L_0x1e45180, C4<0>, C4<0>;
L_0x1e00050 .delay 1 (5000,5000,5000) L_0x1e00050/d;
L_0x1e00110/d .functor XOR 1, L_0x1e01ed0, L_0x1e00050, C4<0>, C4<0>;
L_0x1e00110 .delay 1 (5000,5000,5000) L_0x1e00110/d;
L_0x1e00270/d .functor XOR 1, L_0x1e00110, L_0x1dffa20, C4<0>, C4<0>;
L_0x1e00270 .delay 1 (5000,5000,5000) L_0x1e00270/d;
L_0x1e00470/d .functor AND 1, L_0x1e01ed0, L_0x1e00050, C4<1>, C4<1>;
L_0x1e00470 .delay 1 (5000,5000,5000) L_0x1e00470/d;
L_0x1dffcb0/d .functor AND 1, L_0x1e00110, L_0x1dffa20, C4<1>, C4<1>;
L_0x1dffcb0 .delay 1 (5000,5000,5000) L_0x1dffcb0/d;
L_0x1e00730/d .functor OR 1, L_0x1e00470, L_0x1dffcb0, C4<0>, C4<0>;
L_0x1e00730 .delay 1 (5000,5000,5000) L_0x1e00730/d;
v0x1da4820_0 .net "AandB", 0 0, L_0x1e00470;  1 drivers
v0x1da4900_0 .net "BxorSub", 0 0, L_0x1e00050;  1 drivers
v0x1da49c0_0 .net "a", 0 0, L_0x1e01ed0;  alias, 1 drivers
v0x1da4a90_0 .net "b", 0 0, L_0x1e02030;  alias, 1 drivers
v0x1da4b50_0 .net "carryin", 0 0, L_0x1dffa20;  alias, 1 drivers
v0x1da4c60_0 .net "carryout", 0 0, L_0x1e00730;  alias, 1 drivers
v0x1da4d20_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da4dc0_0 .net "res", 0 0, L_0x1e00270;  alias, 1 drivers
v0x1da4e80_0 .net "xAorB", 0 0, L_0x1e00110;  1 drivers
v0x1da4fd0_0 .net "xAorBandCin", 0 0, L_0x1dffcb0;  1 drivers
S_0x1da6680 .scope generate, "genblk1[8]" "genblk1[8]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1d9cd40 .param/l "i" 0 3 141, +C4<01000>;
S_0x1da6940 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1da6680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e01f70/d .functor AND 1, L_0x1e049f0, L_0x1e04b50, C4<1>, C4<1>;
L_0x1e01f70 .delay 1 (5000,5000,5000) L_0x1e01f70/d;
L_0x1e02640/d .functor NAND 1, L_0x1e049f0, L_0x1e04b50, C4<1>, C4<1>;
L_0x1e02640 .delay 1 (5000,5000,5000) L_0x1e02640/d;
L_0x1e027a0/d .functor OR 1, L_0x1e049f0, L_0x1e04b50, C4<0>, C4<0>;
L_0x1e027a0 .delay 1 (5000,5000,5000) L_0x1e027a0/d;
L_0x1e02930/d .functor NOR 1, L_0x1e049f0, L_0x1e04b50, C4<0>, C4<0>;
L_0x1e02930 .delay 1 (5000,5000,5000) L_0x1e02930/d;
L_0x1e029f0/d .functor XOR 1, L_0x1e049f0, L_0x1e04b50, C4<0>, C4<0>;
L_0x1e029f0 .delay 1 (5000,5000,5000) L_0x1e029f0/d;
L_0x1e03450/d .functor NOT 1, L_0x1e024f0, C4<0>, C4<0>, C4<0>;
L_0x1e03450 .delay 1 (5000,5000,5000) L_0x1e03450/d;
L_0x1e035b0/d .functor NOT 1, L_0x1e04eb0, C4<0>, C4<0>, C4<0>;
L_0x1e035b0 .delay 1 (5000,5000,5000) L_0x1e035b0/d;
L_0x1e03670/d .functor NOT 1, L_0x1e04f50, C4<0>, C4<0>, C4<0>;
L_0x1e03670 .delay 1 (5000,5000,5000) L_0x1e03670/d;
L_0x1e03820/d .functor AND 1, L_0x1e02d70, L_0x1e03450, L_0x1e035b0, L_0x1e03670;
L_0x1e03820 .delay 1 (5000,5000,5000) L_0x1e03820/d;
L_0x1e039d0/d .functor AND 1, L_0x1e02d70, L_0x1e024f0, L_0x1e035b0, L_0x1e03670;
L_0x1e039d0 .delay 1 (5000,5000,5000) L_0x1e039d0/d;
L_0x1e03b80/d .functor AND 1, L_0x1e029f0, L_0x1e03450, L_0x1e04eb0, L_0x1e03670;
L_0x1e03b80 .delay 1 (5000,5000,5000) L_0x1e03b80/d;
L_0x1e03d70/d .functor AND 1, L_0x1e02d70, L_0x1e024f0, L_0x1e04eb0, L_0x1e03670;
L_0x1e03d70 .delay 1 (5000,5000,5000) L_0x1e03d70/d;
L_0x1e03ea0/d .functor AND 1, L_0x1e01f70, L_0x1e03450, L_0x1e035b0, L_0x1e04f50;
L_0x1e03ea0 .delay 1 (5000,5000,5000) L_0x1e03ea0/d;
L_0x1e04100/d .functor AND 1, L_0x1e02640, L_0x1e024f0, L_0x1e035b0, L_0x1e04f50;
L_0x1e04100 .delay 1 (5000,5000,5000) L_0x1e04100/d;
L_0x1e03e30/d .functor AND 1, L_0x1e02930, L_0x1e03450, L_0x1e04eb0, L_0x1e04f50;
L_0x1e03e30 .delay 1 (5000,5000,5000) L_0x1e03e30/d;
L_0x1e04460/d .functor AND 1, L_0x1e027a0, L_0x1e024f0, L_0x1e04eb0, L_0x1e04f50;
L_0x1e04460 .delay 1 (5000,5000,5000) L_0x1e04460/d;
L_0x1e04600/0/0 .functor OR 1, L_0x1e03820, L_0x1e039d0, L_0x1e03b80, L_0x1e03ea0;
L_0x1e04600/0/4 .functor OR 1, L_0x1e04100, L_0x1e03e30, L_0x1e04460, L_0x1e03d70;
L_0x1e04600/d .functor OR 1, L_0x1e04600/0/0, L_0x1e04600/0/4, C4<0>, C4<0>;
L_0x1e04600 .delay 1 (5000,5000,5000) L_0x1e04600/d;
v0x1da7990_0 .net "a", 0 0, L_0x1e049f0;  1 drivers
v0x1da7a50_0 .net "addSub", 0 0, L_0x1e02d70;  1 drivers
v0x1da7b20_0 .net "andRes", 0 0, L_0x1e01f70;  1 drivers
v0x1da7bf0_0 .net "b", 0 0, L_0x1e04b50;  1 drivers
v0x1da7cc0_0 .net "carryIn", 0 0, L_0x1e02860;  1 drivers
v0x1da7d60_0 .net "carryOut", 0 0, L_0x1e03250;  1 drivers
v0x1da7e30_0 .net "initialResult", 0 0, L_0x1e04600;  1 drivers
v0x1da7ed0_0 .net "isAdd", 0 0, L_0x1e03820;  1 drivers
v0x1da7f70_0 .net "isAnd", 0 0, L_0x1e03ea0;  1 drivers
v0x1da80a0_0 .net "isNand", 0 0, L_0x1e04100;  1 drivers
v0x1da8140_0 .net "isNor", 0 0, L_0x1e03e30;  1 drivers
v0x1da81e0_0 .net "isOr", 0 0, L_0x1e04460;  1 drivers
v0x1da82a0_0 .net "isSLT", 0 0, L_0x1e03d70;  1 drivers
v0x1da8360_0 .net "isSub", 0 0, L_0x1e039d0;  1 drivers
v0x1da8420_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da84c0_0 .net "isXor", 0 0, L_0x1e03b80;  1 drivers
v0x1da8580_0 .net "nandRes", 0 0, L_0x1e02640;  1 drivers
v0x1da8730_0 .net "norRes", 0 0, L_0x1e02930;  1 drivers
v0x1da87d0_0 .net "orRes", 0 0, L_0x1e027a0;  1 drivers
v0x1da8870_0 .net "s0", 0 0, L_0x1e024f0;  1 drivers
v0x1da8910_0 .net "s0inv", 0 0, L_0x1e03450;  1 drivers
v0x1da89d0_0 .net "s1", 0 0, L_0x1e04eb0;  1 drivers
v0x1da8a90_0 .net "s1inv", 0 0, L_0x1e035b0;  1 drivers
v0x1da8b50_0 .net "s2", 0 0, L_0x1e04f50;  1 drivers
v0x1da8c10_0 .net "s2inv", 0 0, L_0x1e03670;  1 drivers
v0x1da8cd0_0 .net "xorRes", 0 0, L_0x1e029f0;  1 drivers
S_0x1da6c40 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1da6940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e02b50/d .functor XOR 1, L_0x1e04b50, L_0x1e45180, C4<0>, C4<0>;
L_0x1e02b50 .delay 1 (5000,5000,5000) L_0x1e02b50/d;
L_0x1e02c10/d .functor XOR 1, L_0x1e049f0, L_0x1e02b50, C4<0>, C4<0>;
L_0x1e02c10 .delay 1 (5000,5000,5000) L_0x1e02c10/d;
L_0x1e02d70/d .functor XOR 1, L_0x1e02c10, L_0x1e02860, C4<0>, C4<0>;
L_0x1e02d70 .delay 1 (5000,5000,5000) L_0x1e02d70/d;
L_0x1e02f70/d .functor AND 1, L_0x1e049f0, L_0x1e02b50, C4<1>, C4<1>;
L_0x1e02f70 .delay 1 (5000,5000,5000) L_0x1e02f70/d;
L_0x1e031e0/d .functor AND 1, L_0x1e02c10, L_0x1e02860, C4<1>, C4<1>;
L_0x1e031e0 .delay 1 (5000,5000,5000) L_0x1e031e0/d;
L_0x1e03250/d .functor OR 1, L_0x1e02f70, L_0x1e031e0, C4<0>, C4<0>;
L_0x1e03250 .delay 1 (5000,5000,5000) L_0x1e03250/d;
v0x1da6f10_0 .net "AandB", 0 0, L_0x1e02f70;  1 drivers
v0x1da6ff0_0 .net "BxorSub", 0 0, L_0x1e02b50;  1 drivers
v0x1da70b0_0 .net "a", 0 0, L_0x1e049f0;  alias, 1 drivers
v0x1da7180_0 .net "b", 0 0, L_0x1e04b50;  alias, 1 drivers
v0x1da7240_0 .net "carryin", 0 0, L_0x1e02860;  alias, 1 drivers
v0x1da7350_0 .net "carryout", 0 0, L_0x1e03250;  alias, 1 drivers
v0x1da7410_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1d9d950_0 .net "res", 0 0, L_0x1e02d70;  alias, 1 drivers
v0x1da76c0_0 .net "xAorB", 0 0, L_0x1e02c10;  1 drivers
v0x1da77f0_0 .net "xAorBandCin", 0 0, L_0x1e031e0;  1 drivers
S_0x1da8eb0 .scope generate, "genblk1[9]" "genblk1[9]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1da9070 .param/l "i" 0 3 141, +C4<01001>;
S_0x1da9130 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1da8eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e04a90/d .functor AND 1, L_0x1e07450, L_0x1e075b0, C4<1>, C4<1>;
L_0x1e04a90 .delay 1 (5000,5000,5000) L_0x1e04a90/d;
L_0x1e04d50/d .functor NAND 1, L_0x1e07450, L_0x1e075b0, C4<1>, C4<1>;
L_0x1e04d50 .delay 1 (5000,5000,5000) L_0x1e04d50/d;
L_0x1e051b0/d .functor OR 1, L_0x1e07450, L_0x1e075b0, C4<0>, C4<0>;
L_0x1e051b0 .delay 1 (5000,5000,5000) L_0x1e051b0/d;
L_0x1e05340/d .functor NOR 1, L_0x1e07450, L_0x1e075b0, C4<0>, C4<0>;
L_0x1e05340 .delay 1 (5000,5000,5000) L_0x1e05340/d;
L_0x1e054a0/d .functor XOR 1, L_0x1e07450, L_0x1e075b0, C4<0>, C4<0>;
L_0x1e054a0 .delay 1 (5000,5000,5000) L_0x1e054a0/d;
L_0x1e05eb0/d .functor NOT 1, L_0x1e05080, C4<0>, C4<0>, C4<0>;
L_0x1e05eb0 .delay 1 (5000,5000,5000) L_0x1e05eb0/d;
L_0x1e06010/d .functor NOT 1, L_0x1e07940, C4<0>, C4<0>, C4<0>;
L_0x1e06010 .delay 1 (5000,5000,5000) L_0x1e06010/d;
L_0x1e060d0/d .functor NOT 1, L_0x1e079e0, C4<0>, C4<0>, C4<0>;
L_0x1e060d0 .delay 1 (5000,5000,5000) L_0x1e060d0/d;
L_0x1e06280/d .functor AND 1, L_0x1e057d0, L_0x1e05eb0, L_0x1e06010, L_0x1e060d0;
L_0x1e06280 .delay 1 (5000,5000,5000) L_0x1e06280/d;
L_0x1e06430/d .functor AND 1, L_0x1e057d0, L_0x1e05080, L_0x1e06010, L_0x1e060d0;
L_0x1e06430 .delay 1 (5000,5000,5000) L_0x1e06430/d;
L_0x1e065e0/d .functor AND 1, L_0x1e054a0, L_0x1e05eb0, L_0x1e07940, L_0x1e060d0;
L_0x1e065e0 .delay 1 (5000,5000,5000) L_0x1e065e0/d;
L_0x1e067d0/d .functor AND 1, L_0x1e057d0, L_0x1e05080, L_0x1e07940, L_0x1e060d0;
L_0x1e067d0 .delay 1 (5000,5000,5000) L_0x1e067d0/d;
L_0x1e06900/d .functor AND 1, L_0x1e04a90, L_0x1e05eb0, L_0x1e06010, L_0x1e079e0;
L_0x1e06900 .delay 1 (5000,5000,5000) L_0x1e06900/d;
L_0x1e06b60/d .functor AND 1, L_0x1e04d50, L_0x1e05080, L_0x1e06010, L_0x1e079e0;
L_0x1e06b60 .delay 1 (5000,5000,5000) L_0x1e06b60/d;
L_0x1e06890/d .functor AND 1, L_0x1e05340, L_0x1e05eb0, L_0x1e07940, L_0x1e079e0;
L_0x1e06890 .delay 1 (5000,5000,5000) L_0x1e06890/d;
L_0x1e06ec0/d .functor AND 1, L_0x1e051b0, L_0x1e05080, L_0x1e07940, L_0x1e079e0;
L_0x1e06ec0 .delay 1 (5000,5000,5000) L_0x1e06ec0/d;
L_0x1e07060/0/0 .functor OR 1, L_0x1e06280, L_0x1e06430, L_0x1e065e0, L_0x1e06900;
L_0x1e07060/0/4 .functor OR 1, L_0x1e06b60, L_0x1e06890, L_0x1e06ec0, L_0x1e067d0;
L_0x1e07060/d .functor OR 1, L_0x1e07060/0/0, L_0x1e07060/0/4, C4<0>, C4<0>;
L_0x1e07060 .delay 1 (5000,5000,5000) L_0x1e07060/d;
v0x1daa030_0 .net "a", 0 0, L_0x1e07450;  1 drivers
v0x1daa0f0_0 .net "addSub", 0 0, L_0x1e057d0;  1 drivers
v0x1daa1c0_0 .net "andRes", 0 0, L_0x1e04a90;  1 drivers
v0x1daa290_0 .net "b", 0 0, L_0x1e075b0;  1 drivers
v0x1daa360_0 .net "carryIn", 0 0, L_0x1e05270;  1 drivers
v0x1daa400_0 .net "carryOut", 0 0, L_0x1e05cb0;  1 drivers
v0x1daa4d0_0 .net "initialResult", 0 0, L_0x1e07060;  1 drivers
v0x1daa570_0 .net "isAdd", 0 0, L_0x1e06280;  1 drivers
v0x1daa610_0 .net "isAnd", 0 0, L_0x1e06900;  1 drivers
v0x1daa740_0 .net "isNand", 0 0, L_0x1e06b60;  1 drivers
v0x1daa7e0_0 .net "isNor", 0 0, L_0x1e06890;  1 drivers
v0x1daa880_0 .net "isOr", 0 0, L_0x1e06ec0;  1 drivers
v0x1daa940_0 .net "isSLT", 0 0, L_0x1e067d0;  1 drivers
v0x1daaa00_0 .net "isSub", 0 0, L_0x1e06430;  1 drivers
v0x1daaac0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1daab60_0 .net "isXor", 0 0, L_0x1e065e0;  1 drivers
v0x1daac20_0 .net "nandRes", 0 0, L_0x1e04d50;  1 drivers
v0x1daadd0_0 .net "norRes", 0 0, L_0x1e05340;  1 drivers
v0x1daae70_0 .net "orRes", 0 0, L_0x1e051b0;  1 drivers
v0x1daaf10_0 .net "s0", 0 0, L_0x1e05080;  1 drivers
v0x1daafb0_0 .net "s0inv", 0 0, L_0x1e05eb0;  1 drivers
v0x1dab070_0 .net "s1", 0 0, L_0x1e07940;  1 drivers
v0x1dab130_0 .net "s1inv", 0 0, L_0x1e06010;  1 drivers
v0x1dab1f0_0 .net "s2", 0 0, L_0x1e079e0;  1 drivers
v0x1dab2b0_0 .net "s2inv", 0 0, L_0x1e060d0;  1 drivers
v0x1dab370_0 .net "xorRes", 0 0, L_0x1e054a0;  1 drivers
S_0x1da9430 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1da9130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e05560/d .functor XOR 1, L_0x1e075b0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e05560 .delay 1 (5000,5000,5000) L_0x1e05560/d;
L_0x1e056c0/d .functor XOR 1, L_0x1e07450, L_0x1e05560, C4<0>, C4<0>;
L_0x1e056c0 .delay 1 (5000,5000,5000) L_0x1e056c0/d;
L_0x1e057d0/d .functor XOR 1, L_0x1e056c0, L_0x1e05270, C4<0>, C4<0>;
L_0x1e057d0 .delay 1 (5000,5000,5000) L_0x1e057d0/d;
L_0x1e059d0/d .functor AND 1, L_0x1e07450, L_0x1e05560, C4<1>, C4<1>;
L_0x1e059d0 .delay 1 (5000,5000,5000) L_0x1e059d0/d;
L_0x1e05c40/d .functor AND 1, L_0x1e056c0, L_0x1e05270, C4<1>, C4<1>;
L_0x1e05c40 .delay 1 (5000,5000,5000) L_0x1e05c40/d;
L_0x1e05cb0/d .functor OR 1, L_0x1e059d0, L_0x1e05c40, C4<0>, C4<0>;
L_0x1e05cb0 .delay 1 (5000,5000,5000) L_0x1e05cb0/d;
v0x1da96c0_0 .net "AandB", 0 0, L_0x1e059d0;  1 drivers
v0x1da97a0_0 .net "BxorSub", 0 0, L_0x1e05560;  1 drivers
v0x1da9860_0 .net "a", 0 0, L_0x1e07450;  alias, 1 drivers
v0x1da9930_0 .net "b", 0 0, L_0x1e075b0;  alias, 1 drivers
v0x1da99f0_0 .net "carryin", 0 0, L_0x1e05270;  alias, 1 drivers
v0x1da9b00_0 .net "carryout", 0 0, L_0x1e05cb0;  alias, 1 drivers
v0x1da9bc0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da9c60_0 .net "res", 0 0, L_0x1e057d0;  alias, 1 drivers
v0x1da9d20_0 .net "xAorB", 0 0, L_0x1e056c0;  1 drivers
v0x1da9e70_0 .net "xAorBandCin", 0 0, L_0x1e05c40;  1 drivers
S_0x1dab550 .scope generate, "genblk1[10]" "genblk1[10]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dab710 .param/l "i" 0 3 141, +C4<01010>;
S_0x1dab7d0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dab550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e074f0/d .functor AND 1, L_0x1e09e40, L_0x1e09fa0, C4<1>, C4<1>;
L_0x1e074f0 .delay 1 (5000,5000,5000) L_0x1e074f0/d;
L_0x1e077b0/d .functor NAND 1, L_0x1e09e40, L_0x1e09fa0, C4<1>, C4<1>;
L_0x1e077b0 .delay 1 (5000,5000,5000) L_0x1e077b0/d;
L_0x1e07c70/d .functor OR 1, L_0x1e09e40, L_0x1e09fa0, C4<0>, C4<0>;
L_0x1e07c70 .delay 1 (5000,5000,5000) L_0x1e07c70/d;
L_0x1e07e00/d .functor NOR 1, L_0x1e09e40, L_0x1e09fa0, C4<0>, C4<0>;
L_0x1e07e00 .delay 1 (5000,5000,5000) L_0x1e07e00/d;
L_0x1e07ec0/d .functor XOR 1, L_0x1e09e40, L_0x1e09fa0, C4<0>, C4<0>;
L_0x1e07ec0 .delay 1 (5000,5000,5000) L_0x1e07ec0/d;
L_0x1e08920/d .functor NOT 1, L_0x1e07b10, C4<0>, C4<0>, C4<0>;
L_0x1e08920 .delay 1 (5000,5000,5000) L_0x1e08920/d;
L_0x1e08a80/d .functor NOT 1, L_0x1e07bb0, C4<0>, C4<0>, C4<0>;
L_0x1e08a80 .delay 1 (5000,5000,5000) L_0x1e08a80/d;
L_0x1e08b40/d .functor NOT 1, L_0x1e0a150, C4<0>, C4<0>, C4<0>;
L_0x1e08b40 .delay 1 (5000,5000,5000) L_0x1e08b40/d;
L_0x1e08cf0/d .functor AND 1, L_0x1e08240, L_0x1e08920, L_0x1e08a80, L_0x1e08b40;
L_0x1e08cf0 .delay 1 (5000,5000,5000) L_0x1e08cf0/d;
L_0x1df94e0/d .functor AND 1, L_0x1e08240, L_0x1e07b10, L_0x1e08a80, L_0x1e08b40;
L_0x1df94e0 .delay 1 (5000,5000,5000) L_0x1df94e0/d;
L_0x1e08f90/d .functor AND 1, L_0x1e07ec0, L_0x1e08920, L_0x1e07bb0, L_0x1e08b40;
L_0x1e08f90 .delay 1 (5000,5000,5000) L_0x1e08f90/d;
L_0x1e09170/d .functor AND 1, L_0x1e08240, L_0x1e07b10, L_0x1e07bb0, L_0x1e08b40;
L_0x1e09170 .delay 1 (5000,5000,5000) L_0x1e09170/d;
L_0x1e09340/d .functor AND 1, L_0x1e074f0, L_0x1e08920, L_0x1e08a80, L_0x1e0a150;
L_0x1e09340 .delay 1 (5000,5000,5000) L_0x1e09340/d;
L_0x1e09520/d .functor AND 1, L_0x1e077b0, L_0x1e07b10, L_0x1e08a80, L_0x1e0a150;
L_0x1e09520 .delay 1 (5000,5000,5000) L_0x1e09520/d;
L_0x1e092d0/d .functor AND 1, L_0x1e07e00, L_0x1e08920, L_0x1e07bb0, L_0x1e0a150;
L_0x1e092d0 .delay 1 (5000,5000,5000) L_0x1e092d0/d;
L_0x1e098b0/d .functor AND 1, L_0x1e07c70, L_0x1e07b10, L_0x1e07bb0, L_0x1e0a150;
L_0x1e098b0 .delay 1 (5000,5000,5000) L_0x1e098b0/d;
L_0x1e09a50/0/0 .functor OR 1, L_0x1e08cf0, L_0x1df94e0, L_0x1e08f90, L_0x1e09340;
L_0x1e09a50/0/4 .functor OR 1, L_0x1e09520, L_0x1e092d0, L_0x1e098b0, L_0x1e09170;
L_0x1e09a50/d .functor OR 1, L_0x1e09a50/0/0, L_0x1e09a50/0/4, C4<0>, C4<0>;
L_0x1e09a50 .delay 1 (5000,5000,5000) L_0x1e09a50/d;
v0x1dac6d0_0 .net "a", 0 0, L_0x1e09e40;  1 drivers
v0x1dac790_0 .net "addSub", 0 0, L_0x1e08240;  1 drivers
v0x1dac860_0 .net "andRes", 0 0, L_0x1e074f0;  1 drivers
v0x1dac930_0 .net "b", 0 0, L_0x1e09fa0;  1 drivers
v0x1daca00_0 .net "carryIn", 0 0, L_0x1e07d30;  1 drivers
v0x1dacaa0_0 .net "carryOut", 0 0, L_0x1e08720;  1 drivers
v0x1dacb70_0 .net "initialResult", 0 0, L_0x1e09a50;  1 drivers
v0x1dacc10_0 .net "isAdd", 0 0, L_0x1e08cf0;  1 drivers
v0x1daccb0_0 .net "isAnd", 0 0, L_0x1e09340;  1 drivers
v0x1dacde0_0 .net "isNand", 0 0, L_0x1e09520;  1 drivers
v0x1dace80_0 .net "isNor", 0 0, L_0x1e092d0;  1 drivers
v0x1dacf20_0 .net "isOr", 0 0, L_0x1e098b0;  1 drivers
v0x1dacfe0_0 .net "isSLT", 0 0, L_0x1e09170;  1 drivers
v0x1dad0a0_0 .net "isSub", 0 0, L_0x1df94e0;  1 drivers
v0x1dad160_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dad200_0 .net "isXor", 0 0, L_0x1e08f90;  1 drivers
v0x1dad2c0_0 .net "nandRes", 0 0, L_0x1e077b0;  1 drivers
v0x1dad470_0 .net "norRes", 0 0, L_0x1e07e00;  1 drivers
v0x1dad510_0 .net "orRes", 0 0, L_0x1e07c70;  1 drivers
v0x1dad5b0_0 .net "s0", 0 0, L_0x1e07b10;  1 drivers
v0x1dad650_0 .net "s0inv", 0 0, L_0x1e08920;  1 drivers
v0x1dad710_0 .net "s1", 0 0, L_0x1e07bb0;  1 drivers
v0x1dad7d0_0 .net "s1inv", 0 0, L_0x1e08a80;  1 drivers
v0x1dad890_0 .net "s2", 0 0, L_0x1e0a150;  1 drivers
v0x1dad950_0 .net "s2inv", 0 0, L_0x1e08b40;  1 drivers
v0x1dada10_0 .net "xorRes", 0 0, L_0x1e07ec0;  1 drivers
S_0x1dabad0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dab7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e08020/d .functor XOR 1, L_0x1e09fa0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e08020 .delay 1 (5000,5000,5000) L_0x1e08020/d;
L_0x1e080e0/d .functor XOR 1, L_0x1e09e40, L_0x1e08020, C4<0>, C4<0>;
L_0x1e080e0 .delay 1 (5000,5000,5000) L_0x1e080e0/d;
L_0x1e08240/d .functor XOR 1, L_0x1e080e0, L_0x1e07d30, C4<0>, C4<0>;
L_0x1e08240 .delay 1 (5000,5000,5000) L_0x1e08240/d;
L_0x1e08440/d .functor AND 1, L_0x1e09e40, L_0x1e08020, C4<1>, C4<1>;
L_0x1e08440 .delay 1 (5000,5000,5000) L_0x1e08440/d;
L_0x1e086b0/d .functor AND 1, L_0x1e080e0, L_0x1e07d30, C4<1>, C4<1>;
L_0x1e086b0 .delay 1 (5000,5000,5000) L_0x1e086b0/d;
L_0x1e08720/d .functor OR 1, L_0x1e08440, L_0x1e086b0, C4<0>, C4<0>;
L_0x1e08720 .delay 1 (5000,5000,5000) L_0x1e08720/d;
v0x1dabd60_0 .net "AandB", 0 0, L_0x1e08440;  1 drivers
v0x1dabe40_0 .net "BxorSub", 0 0, L_0x1e08020;  1 drivers
v0x1dabf00_0 .net "a", 0 0, L_0x1e09e40;  alias, 1 drivers
v0x1dabfd0_0 .net "b", 0 0, L_0x1e09fa0;  alias, 1 drivers
v0x1dac090_0 .net "carryin", 0 0, L_0x1e07d30;  alias, 1 drivers
v0x1dac1a0_0 .net "carryout", 0 0, L_0x1e08720;  alias, 1 drivers
v0x1dac260_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dac300_0 .net "res", 0 0, L_0x1e08240;  alias, 1 drivers
v0x1dac3c0_0 .net "xAorB", 0 0, L_0x1e080e0;  1 drivers
v0x1dac510_0 .net "xAorBandCin", 0 0, L_0x1e086b0;  1 drivers
S_0x1dadbf0 .scope generate, "genblk1[11]" "genblk1[11]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1daddb0 .param/l "i" 0 3 141, +C4<01011>;
S_0x1dade70 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dadbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e09ee0/d .functor AND 1, L_0x1e0ca70, L_0x1e0cbd0, C4<1>, C4<1>;
L_0x1e09ee0 .delay 1 (5000,5000,5000) L_0x1e09ee0/d;
L_0x1e0a240/d .functor NAND 1, L_0x1e0ca70, L_0x1e0cbd0, C4<1>, C4<1>;
L_0x1e0a240 .delay 1 (5000,5000,5000) L_0x1e0a240/d;
L_0x1dfa2d0/d .functor OR 1, L_0x1e0ca70, L_0x1e0cbd0, C4<0>, C4<0>;
L_0x1dfa2d0 .delay 1 (5000,5000,5000) L_0x1dfa2d0/d;
L_0x1e0a980/d .functor NOR 1, L_0x1e0ca70, L_0x1e0cbd0, C4<0>, C4<0>;
L_0x1e0a980 .delay 1 (5000,5000,5000) L_0x1e0a980/d;
L_0x1e0aa40/d .functor XOR 1, L_0x1e0ca70, L_0x1e0cbd0, C4<0>, C4<0>;
L_0x1e0aa40 .delay 1 (5000,5000,5000) L_0x1e0aa40/d;
L_0x1e0b4a0/d .functor NOT 1, L_0x1e0a7f0, C4<0>, C4<0>, C4<0>;
L_0x1e0b4a0 .delay 1 (5000,5000,5000) L_0x1e0b4a0/d;
L_0x1daf410/d .functor NOT 1, L_0x1e0a890, C4<0>, C4<0>, C4<0>;
L_0x1daf410 .delay 1 (5000,5000,5000) L_0x1daf410/d;
L_0x1e0b650/d .functor NOT 1, L_0x1e0cfc0, C4<0>, C4<0>, C4<0>;
L_0x1e0b650 .delay 1 (5000,5000,5000) L_0x1e0b650/d;
L_0x1e0b800/d .functor AND 1, L_0x1e0adc0, L_0x1e0b4a0, L_0x1daf410, L_0x1e0b650;
L_0x1e0b800 .delay 1 (5000,5000,5000) L_0x1e0b800/d;
L_0x1e0b9b0/d .functor AND 1, L_0x1e0adc0, L_0x1e0a7f0, L_0x1daf410, L_0x1e0b650;
L_0x1e0b9b0 .delay 1 (5000,5000,5000) L_0x1e0b9b0/d;
L_0x1e0bbc0/d .functor AND 1, L_0x1e0aa40, L_0x1e0b4a0, L_0x1e0a890, L_0x1e0b650;
L_0x1e0bbc0 .delay 1 (5000,5000,5000) L_0x1e0bbc0/d;
L_0x1e0bda0/d .functor AND 1, L_0x1e0adc0, L_0x1e0a7f0, L_0x1e0a890, L_0x1e0b650;
L_0x1e0bda0 .delay 1 (5000,5000,5000) L_0x1e0bda0/d;
L_0x1e0bf70/d .functor AND 1, L_0x1e09ee0, L_0x1e0b4a0, L_0x1daf410, L_0x1e0cfc0;
L_0x1e0bf70 .delay 1 (5000,5000,5000) L_0x1e0bf70/d;
L_0x1e0c150/d .functor AND 1, L_0x1e0a240, L_0x1e0a7f0, L_0x1daf410, L_0x1e0cfc0;
L_0x1e0c150 .delay 1 (5000,5000,5000) L_0x1e0c150/d;
L_0x1e0bf00/d .functor AND 1, L_0x1e0a980, L_0x1e0b4a0, L_0x1e0a890, L_0x1e0cfc0;
L_0x1e0bf00 .delay 1 (5000,5000,5000) L_0x1e0bf00/d;
L_0x1e0c4e0/d .functor AND 1, L_0x1dfa2d0, L_0x1e0a7f0, L_0x1e0a890, L_0x1e0cfc0;
L_0x1e0c4e0 .delay 1 (5000,5000,5000) L_0x1e0c4e0/d;
L_0x1e0c680/0/0 .functor OR 1, L_0x1e0b800, L_0x1e0b9b0, L_0x1e0bbc0, L_0x1e0bf70;
L_0x1e0c680/0/4 .functor OR 1, L_0x1e0c150, L_0x1e0bf00, L_0x1e0c4e0, L_0x1e0bda0;
L_0x1e0c680/d .functor OR 1, L_0x1e0c680/0/0, L_0x1e0c680/0/4, C4<0>, C4<0>;
L_0x1e0c680 .delay 1 (5000,5000,5000) L_0x1e0c680/d;
v0x1daed70_0 .net "a", 0 0, L_0x1e0ca70;  1 drivers
v0x1daee30_0 .net "addSub", 0 0, L_0x1e0adc0;  1 drivers
v0x1daef00_0 .net "andRes", 0 0, L_0x1e09ee0;  1 drivers
v0x1daefd0_0 .net "b", 0 0, L_0x1e0cbd0;  1 drivers
v0x1daf0a0_0 .net "carryIn", 0 0, L_0x1dfa390;  1 drivers
v0x1daf140_0 .net "carryOut", 0 0, L_0x1e0b2a0;  1 drivers
v0x1daf210_0 .net "initialResult", 0 0, L_0x1e0c680;  1 drivers
v0x1daf2b0_0 .net "isAdd", 0 0, L_0x1e0b800;  1 drivers
v0x1daf350_0 .net "isAnd", 0 0, L_0x1e0bf70;  1 drivers
v0x1daf480_0 .net "isNand", 0 0, L_0x1e0c150;  1 drivers
v0x1daf520_0 .net "isNor", 0 0, L_0x1e0bf00;  1 drivers
v0x1daf5c0_0 .net "isOr", 0 0, L_0x1e0c4e0;  1 drivers
v0x1daf680_0 .net "isSLT", 0 0, L_0x1e0bda0;  1 drivers
v0x1daf740_0 .net "isSub", 0 0, L_0x1e0b9b0;  1 drivers
v0x1daf800_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1daf8a0_0 .net "isXor", 0 0, L_0x1e0bbc0;  1 drivers
v0x1daf960_0 .net "nandRes", 0 0, L_0x1e0a240;  1 drivers
v0x1dafb10_0 .net "norRes", 0 0, L_0x1e0a980;  1 drivers
v0x1dafbb0_0 .net "orRes", 0 0, L_0x1dfa2d0;  1 drivers
v0x1dafc50_0 .net "s0", 0 0, L_0x1e0a7f0;  1 drivers
v0x1dafcf0_0 .net "s0inv", 0 0, L_0x1e0b4a0;  1 drivers
v0x1dafdb0_0 .net "s1", 0 0, L_0x1e0a890;  1 drivers
v0x1dafe70_0 .net "s1inv", 0 0, L_0x1daf410;  1 drivers
v0x1daff30_0 .net "s2", 0 0, L_0x1e0cfc0;  1 drivers
v0x1dafff0_0 .net "s2inv", 0 0, L_0x1e0b650;  1 drivers
v0x1db00b0_0 .net "xorRes", 0 0, L_0x1e0aa40;  1 drivers
S_0x1dae170 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dade70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e0aba0/d .functor XOR 1, L_0x1e0cbd0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e0aba0 .delay 1 (5000,5000,5000) L_0x1e0aba0/d;
L_0x1e0ac60/d .functor XOR 1, L_0x1e0ca70, L_0x1e0aba0, C4<0>, C4<0>;
L_0x1e0ac60 .delay 1 (5000,5000,5000) L_0x1e0ac60/d;
L_0x1e0adc0/d .functor XOR 1, L_0x1e0ac60, L_0x1dfa390, C4<0>, C4<0>;
L_0x1e0adc0 .delay 1 (5000,5000,5000) L_0x1e0adc0/d;
L_0x1e0afc0/d .functor AND 1, L_0x1e0ca70, L_0x1e0aba0, C4<1>, C4<1>;
L_0x1e0afc0 .delay 1 (5000,5000,5000) L_0x1e0afc0/d;
L_0x1e0b230/d .functor AND 1, L_0x1e0ac60, L_0x1dfa390, C4<1>, C4<1>;
L_0x1e0b230 .delay 1 (5000,5000,5000) L_0x1e0b230/d;
L_0x1e0b2a0/d .functor OR 1, L_0x1e0afc0, L_0x1e0b230, C4<0>, C4<0>;
L_0x1e0b2a0 .delay 1 (5000,5000,5000) L_0x1e0b2a0/d;
v0x1dae400_0 .net "AandB", 0 0, L_0x1e0afc0;  1 drivers
v0x1dae4e0_0 .net "BxorSub", 0 0, L_0x1e0aba0;  1 drivers
v0x1dae5a0_0 .net "a", 0 0, L_0x1e0ca70;  alias, 1 drivers
v0x1dae670_0 .net "b", 0 0, L_0x1e0cbd0;  alias, 1 drivers
v0x1dae730_0 .net "carryin", 0 0, L_0x1dfa390;  alias, 1 drivers
v0x1dae840_0 .net "carryout", 0 0, L_0x1e0b2a0;  alias, 1 drivers
v0x1dae900_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dae9a0_0 .net "res", 0 0, L_0x1e0adc0;  alias, 1 drivers
v0x1daea60_0 .net "xAorB", 0 0, L_0x1e0ac60;  1 drivers
v0x1daebb0_0 .net "xAorBandCin", 0 0, L_0x1e0b230;  1 drivers
S_0x1db0290 .scope generate, "genblk1[12]" "genblk1[12]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1db0450 .param/l "i" 0 3 141, +C4<01100>;
S_0x1db0510 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1db0290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e0cb10/d .functor AND 1, L_0x1e0f470, L_0x1e0f5d0, C4<1>, C4<1>;
L_0x1e0cb10 .delay 1 (5000,5000,5000) L_0x1e0cb10/d;
L_0x1e0cf30/d .functor NAND 1, L_0x1e0f470, L_0x1e0f5d0, C4<1>, C4<1>;
L_0x1e0cf30 .delay 1 (5000,5000,5000) L_0x1e0cf30/d;
L_0x1e0ce70/d .functor OR 1, L_0x1e0f470, L_0x1e0f5d0, C4<0>, C4<0>;
L_0x1e0ce70 .delay 1 (5000,5000,5000) L_0x1e0ce70/d;
L_0x1e0c340/d .functor NOR 1, L_0x1e0f470, L_0x1e0f5d0, C4<0>, C4<0>;
L_0x1e0c340 .delay 1 (5000,5000,5000) L_0x1e0c340/d;
L_0x1e0d420/d .functor XOR 1, L_0x1e0f470, L_0x1e0f5d0, C4<0>, C4<0>;
L_0x1e0d420 .delay 1 (5000,5000,5000) L_0x1e0d420/d;
L_0x1e0de30/d .functor NOT 1, L_0x1e0d0f0, C4<0>, C4<0>, C4<0>;
L_0x1e0de30 .delay 1 (5000,5000,5000) L_0x1e0de30/d;
L_0x1e0df90/d .functor NOT 1, L_0x1e0d190, C4<0>, C4<0>, C4<0>;
L_0x1e0df90 .delay 1 (5000,5000,5000) L_0x1e0df90/d;
L_0x1e0e050/d .functor NOT 1, L_0x1e0f9f0, C4<0>, C4<0>, C4<0>;
L_0x1e0e050 .delay 1 (5000,5000,5000) L_0x1e0e050/d;
L_0x1e0e200/d .functor AND 1, L_0x1e0d750, L_0x1e0de30, L_0x1e0df90, L_0x1e0e050;
L_0x1e0e200 .delay 1 (5000,5000,5000) L_0x1e0e200/d;
L_0x1e0e3b0/d .functor AND 1, L_0x1e0d750, L_0x1e0d0f0, L_0x1e0df90, L_0x1e0e050;
L_0x1e0e3b0 .delay 1 (5000,5000,5000) L_0x1e0e3b0/d;
L_0x1e0e5c0/d .functor AND 1, L_0x1e0d420, L_0x1e0de30, L_0x1e0d190, L_0x1e0e050;
L_0x1e0e5c0 .delay 1 (5000,5000,5000) L_0x1e0e5c0/d;
L_0x1e0e7a0/d .functor AND 1, L_0x1e0d750, L_0x1e0d0f0, L_0x1e0d190, L_0x1e0e050;
L_0x1e0e7a0 .delay 1 (5000,5000,5000) L_0x1e0e7a0/d;
L_0x1e0e970/d .functor AND 1, L_0x1e0cb10, L_0x1e0de30, L_0x1e0df90, L_0x1e0f9f0;
L_0x1e0e970 .delay 1 (5000,5000,5000) L_0x1e0e970/d;
L_0x1e0eb50/d .functor AND 1, L_0x1e0cf30, L_0x1e0d0f0, L_0x1e0df90, L_0x1e0f9f0;
L_0x1e0eb50 .delay 1 (5000,5000,5000) L_0x1e0eb50/d;
L_0x1e0e900/d .functor AND 1, L_0x1e0c340, L_0x1e0de30, L_0x1e0d190, L_0x1e0f9f0;
L_0x1e0e900 .delay 1 (5000,5000,5000) L_0x1e0e900/d;
L_0x1e0eee0/d .functor AND 1, L_0x1e0ce70, L_0x1e0d0f0, L_0x1e0d190, L_0x1e0f9f0;
L_0x1e0eee0 .delay 1 (5000,5000,5000) L_0x1e0eee0/d;
L_0x1e0f080/0/0 .functor OR 1, L_0x1e0e200, L_0x1e0e3b0, L_0x1e0e5c0, L_0x1e0e970;
L_0x1e0f080/0/4 .functor OR 1, L_0x1e0eb50, L_0x1e0e900, L_0x1e0eee0, L_0x1e0e7a0;
L_0x1e0f080/d .functor OR 1, L_0x1e0f080/0/0, L_0x1e0f080/0/4, C4<0>, C4<0>;
L_0x1e0f080 .delay 1 (5000,5000,5000) L_0x1e0f080/d;
v0x1db1410_0 .net "a", 0 0, L_0x1e0f470;  1 drivers
v0x1db14d0_0 .net "addSub", 0 0, L_0x1e0d750;  1 drivers
v0x1db15a0_0 .net "andRes", 0 0, L_0x1e0cb10;  1 drivers
v0x1db1670_0 .net "b", 0 0, L_0x1e0f5d0;  1 drivers
v0x1db1740_0 .net "carryIn", 0 0, L_0x1e0d300;  1 drivers
v0x1db17e0_0 .net "carryOut", 0 0, L_0x1e0dc30;  1 drivers
v0x1db18b0_0 .net "initialResult", 0 0, L_0x1e0f080;  1 drivers
v0x1db1950_0 .net "isAdd", 0 0, L_0x1e0e200;  1 drivers
v0x1db19f0_0 .net "isAnd", 0 0, L_0x1e0e970;  1 drivers
v0x1db1b20_0 .net "isNand", 0 0, L_0x1e0eb50;  1 drivers
v0x1db1bc0_0 .net "isNor", 0 0, L_0x1e0e900;  1 drivers
v0x1db1c60_0 .net "isOr", 0 0, L_0x1e0eee0;  1 drivers
v0x1db1d20_0 .net "isSLT", 0 0, L_0x1e0e7a0;  1 drivers
v0x1db1de0_0 .net "isSub", 0 0, L_0x1e0e3b0;  1 drivers
v0x1db1ea0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db1f40_0 .net "isXor", 0 0, L_0x1e0e5c0;  1 drivers
v0x1db2000_0 .net "nandRes", 0 0, L_0x1e0cf30;  1 drivers
v0x1db21b0_0 .net "norRes", 0 0, L_0x1e0c340;  1 drivers
v0x1db2250_0 .net "orRes", 0 0, L_0x1e0ce70;  1 drivers
v0x1db22f0_0 .net "s0", 0 0, L_0x1e0d0f0;  1 drivers
v0x1db2390_0 .net "s0inv", 0 0, L_0x1e0de30;  1 drivers
v0x1db2450_0 .net "s1", 0 0, L_0x1e0d190;  1 drivers
v0x1db2510_0 .net "s1inv", 0 0, L_0x1e0df90;  1 drivers
v0x1db25d0_0 .net "s2", 0 0, L_0x1e0f9f0;  1 drivers
v0x1db2690_0 .net "s2inv", 0 0, L_0x1e0e050;  1 drivers
v0x1db2750_0 .net "xorRes", 0 0, L_0x1e0d420;  1 drivers
S_0x1db0810 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1db0510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e0d580/d .functor XOR 1, L_0x1e0f5d0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e0d580 .delay 1 (5000,5000,5000) L_0x1e0d580/d;
L_0x1e0d5f0/d .functor XOR 1, L_0x1e0f470, L_0x1e0d580, C4<0>, C4<0>;
L_0x1e0d5f0 .delay 1 (5000,5000,5000) L_0x1e0d5f0/d;
L_0x1e0d750/d .functor XOR 1, L_0x1e0d5f0, L_0x1e0d300, C4<0>, C4<0>;
L_0x1e0d750 .delay 1 (5000,5000,5000) L_0x1e0d750/d;
L_0x1e0d950/d .functor AND 1, L_0x1e0f470, L_0x1e0d580, C4<1>, C4<1>;
L_0x1e0d950 .delay 1 (5000,5000,5000) L_0x1e0d950/d;
L_0x1e0dbc0/d .functor AND 1, L_0x1e0d5f0, L_0x1e0d300, C4<1>, C4<1>;
L_0x1e0dbc0 .delay 1 (5000,5000,5000) L_0x1e0dbc0/d;
L_0x1e0dc30/d .functor OR 1, L_0x1e0d950, L_0x1e0dbc0, C4<0>, C4<0>;
L_0x1e0dc30 .delay 1 (5000,5000,5000) L_0x1e0dc30/d;
v0x1db0aa0_0 .net "AandB", 0 0, L_0x1e0d950;  1 drivers
v0x1db0b80_0 .net "BxorSub", 0 0, L_0x1e0d580;  1 drivers
v0x1db0c40_0 .net "a", 0 0, L_0x1e0f470;  alias, 1 drivers
v0x1db0d10_0 .net "b", 0 0, L_0x1e0f5d0;  alias, 1 drivers
v0x1db0dd0_0 .net "carryin", 0 0, L_0x1e0d300;  alias, 1 drivers
v0x1db0ee0_0 .net "carryout", 0 0, L_0x1e0dc30;  alias, 1 drivers
v0x1db0fa0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db1040_0 .net "res", 0 0, L_0x1e0d750;  alias, 1 drivers
v0x1db1100_0 .net "xAorB", 0 0, L_0x1e0d5f0;  1 drivers
v0x1db1250_0 .net "xAorBandCin", 0 0, L_0x1e0dbc0;  1 drivers
S_0x1db2930 .scope generate, "genblk1[13]" "genblk1[13]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1db2af0 .param/l "i" 0 3 141, +C4<01101>;
S_0x1db2bb0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1db2930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e0f510/d .functor AND 1, L_0x1e11e50, L_0x1e11fb0, C4<1>, C4<1>;
L_0x1e0f510 .delay 1 (5000,5000,5000) L_0x1e0f510/d;
L_0x1e0f930/d .functor NAND 1, L_0x1e11e50, L_0x1e11fb0, C4<1>, C4<1>;
L_0x1e0f930 .delay 1 (5000,5000,5000) L_0x1e0f930/d;
L_0x1e0f7d0/d .functor OR 1, L_0x1e11e50, L_0x1e11fb0, C4<0>, C4<0>;
L_0x1e0f7d0 .delay 1 (5000,5000,5000) L_0x1e0f7d0/d;
L_0x1e0ed40/d .functor NOR 1, L_0x1e11e50, L_0x1e11fb0, C4<0>, C4<0>;
L_0x1e0ed40 .delay 1 (5000,5000,5000) L_0x1e0ed40/d;
L_0x1e0fe40/d .functor XOR 1, L_0x1e11e50, L_0x1e11fb0, C4<0>, C4<0>;
L_0x1e0fe40 .delay 1 (5000,5000,5000) L_0x1e0fe40/d;
L_0x1e10880/d .functor NOT 1, L_0x1e0fb30, C4<0>, C4<0>, C4<0>;
L_0x1e10880 .delay 1 (5000,5000,5000) L_0x1e10880/d;
L_0x1db4150/d .functor NOT 1, L_0x1e0fbd0, C4<0>, C4<0>, C4<0>;
L_0x1db4150 .delay 1 (5000,5000,5000) L_0x1db4150/d;
L_0x1e10a30/d .functor NOT 1, L_0x1e0fc70, C4<0>, C4<0>, C4<0>;
L_0x1e10a30 .delay 1 (5000,5000,5000) L_0x1e10a30/d;
L_0x1e10be0/d .functor AND 1, L_0x1e101c0, L_0x1e10880, L_0x1db4150, L_0x1e10a30;
L_0x1e10be0 .delay 1 (5000,5000,5000) L_0x1e10be0/d;
L_0x1e10d90/d .functor AND 1, L_0x1e101c0, L_0x1e0fb30, L_0x1db4150, L_0x1e10a30;
L_0x1e10d90 .delay 1 (5000,5000,5000) L_0x1e10d90/d;
L_0x1e10fa0/d .functor AND 1, L_0x1e0fe40, L_0x1e10880, L_0x1e0fbd0, L_0x1e10a30;
L_0x1e10fa0 .delay 1 (5000,5000,5000) L_0x1e10fa0/d;
L_0x1e11180/d .functor AND 1, L_0x1e101c0, L_0x1e0fb30, L_0x1e0fbd0, L_0x1e10a30;
L_0x1e11180 .delay 1 (5000,5000,5000) L_0x1e11180/d;
L_0x1e11350/d .functor AND 1, L_0x1e0f510, L_0x1e10880, L_0x1db4150, L_0x1e0fc70;
L_0x1e11350 .delay 1 (5000,5000,5000) L_0x1e11350/d;
L_0x1e11530/d .functor AND 1, L_0x1e0f930, L_0x1e0fb30, L_0x1db4150, L_0x1e0fc70;
L_0x1e11530 .delay 1 (5000,5000,5000) L_0x1e11530/d;
L_0x1e112e0/d .functor AND 1, L_0x1e0ed40, L_0x1e10880, L_0x1e0fbd0, L_0x1e0fc70;
L_0x1e112e0 .delay 1 (5000,5000,5000) L_0x1e112e0/d;
L_0x1e118c0/d .functor AND 1, L_0x1e0f7d0, L_0x1e0fb30, L_0x1e0fbd0, L_0x1e0fc70;
L_0x1e118c0 .delay 1 (5000,5000,5000) L_0x1e118c0/d;
L_0x1e11a60/0/0 .functor OR 1, L_0x1e10be0, L_0x1e10d90, L_0x1e10fa0, L_0x1e11350;
L_0x1e11a60/0/4 .functor OR 1, L_0x1e11530, L_0x1e112e0, L_0x1e118c0, L_0x1e11180;
L_0x1e11a60/d .functor OR 1, L_0x1e11a60/0/0, L_0x1e11a60/0/4, C4<0>, C4<0>;
L_0x1e11a60 .delay 1 (5000,5000,5000) L_0x1e11a60/d;
v0x1db3ab0_0 .net "a", 0 0, L_0x1e11e50;  1 drivers
v0x1db3b70_0 .net "addSub", 0 0, L_0x1e101c0;  1 drivers
v0x1db3c40_0 .net "andRes", 0 0, L_0x1e0f510;  1 drivers
v0x1db3d10_0 .net "b", 0 0, L_0x1e11fb0;  1 drivers
v0x1db3de0_0 .net "carryIn", 0 0, L_0x1e0fa90;  1 drivers
v0x1db3e80_0 .net "carryOut", 0 0, L_0x1e10680;  1 drivers
v0x1db3f50_0 .net "initialResult", 0 0, L_0x1e11a60;  1 drivers
v0x1db3ff0_0 .net "isAdd", 0 0, L_0x1e10be0;  1 drivers
v0x1db4090_0 .net "isAnd", 0 0, L_0x1e11350;  1 drivers
v0x1db41c0_0 .net "isNand", 0 0, L_0x1e11530;  1 drivers
v0x1db4260_0 .net "isNor", 0 0, L_0x1e112e0;  1 drivers
v0x1db4300_0 .net "isOr", 0 0, L_0x1e118c0;  1 drivers
v0x1db43c0_0 .net "isSLT", 0 0, L_0x1e11180;  1 drivers
v0x1db4480_0 .net "isSub", 0 0, L_0x1e10d90;  1 drivers
v0x1db4540_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db45e0_0 .net "isXor", 0 0, L_0x1e10fa0;  1 drivers
v0x1db46a0_0 .net "nandRes", 0 0, L_0x1e0f930;  1 drivers
v0x1db4850_0 .net "norRes", 0 0, L_0x1e0ed40;  1 drivers
v0x1db48f0_0 .net "orRes", 0 0, L_0x1e0f7d0;  1 drivers
v0x1db4990_0 .net "s0", 0 0, L_0x1e0fb30;  1 drivers
v0x1db4a30_0 .net "s0inv", 0 0, L_0x1e10880;  1 drivers
v0x1db4af0_0 .net "s1", 0 0, L_0x1e0fbd0;  1 drivers
v0x1db4bb0_0 .net "s1inv", 0 0, L_0x1db4150;  1 drivers
v0x1db4c70_0 .net "s2", 0 0, L_0x1e0fc70;  1 drivers
v0x1db4d30_0 .net "s2inv", 0 0, L_0x1e10a30;  1 drivers
v0x1db4df0_0 .net "xorRes", 0 0, L_0x1e0fe40;  1 drivers
S_0x1db2eb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1db2bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e0ffa0/d .functor XOR 1, L_0x1e11fb0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e0ffa0 .delay 1 (5000,5000,5000) L_0x1e0ffa0/d;
L_0x1e10060/d .functor XOR 1, L_0x1e11e50, L_0x1e0ffa0, C4<0>, C4<0>;
L_0x1e10060 .delay 1 (5000,5000,5000) L_0x1e10060/d;
L_0x1e101c0/d .functor XOR 1, L_0x1e10060, L_0x1e0fa90, C4<0>, C4<0>;
L_0x1e101c0 .delay 1 (5000,5000,5000) L_0x1e101c0/d;
L_0x1e103c0/d .functor AND 1, L_0x1e11e50, L_0x1e0ffa0, C4<1>, C4<1>;
L_0x1e103c0 .delay 1 (5000,5000,5000) L_0x1e103c0/d;
L_0x1e0f840/d .functor AND 1, L_0x1e10060, L_0x1e0fa90, C4<1>, C4<1>;
L_0x1e0f840 .delay 1 (5000,5000,5000) L_0x1e0f840/d;
L_0x1e10680/d .functor OR 1, L_0x1e103c0, L_0x1e0f840, C4<0>, C4<0>;
L_0x1e10680 .delay 1 (5000,5000,5000) L_0x1e10680/d;
v0x1db3140_0 .net "AandB", 0 0, L_0x1e103c0;  1 drivers
v0x1db3220_0 .net "BxorSub", 0 0, L_0x1e0ffa0;  1 drivers
v0x1db32e0_0 .net "a", 0 0, L_0x1e11e50;  alias, 1 drivers
v0x1db33b0_0 .net "b", 0 0, L_0x1e11fb0;  alias, 1 drivers
v0x1db3470_0 .net "carryin", 0 0, L_0x1e0fa90;  alias, 1 drivers
v0x1db3580_0 .net "carryout", 0 0, L_0x1e10680;  alias, 1 drivers
v0x1db3640_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db36e0_0 .net "res", 0 0, L_0x1e101c0;  alias, 1 drivers
v0x1db37a0_0 .net "xAorB", 0 0, L_0x1e10060;  1 drivers
v0x1db38f0_0 .net "xAorBandCin", 0 0, L_0x1e0f840;  1 drivers
S_0x1db4fd0 .scope generate, "genblk1[14]" "genblk1[14]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1db5190 .param/l "i" 0 3 141, +C4<01110>;
S_0x1db5250 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1db4fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e11ef0/d .functor AND 1, L_0x1e14890, L_0x1dff470, C4<1>, C4<1>;
L_0x1e11ef0 .delay 1 (5000,5000,5000) L_0x1e11ef0/d;
L_0x1e124b0/d .functor NAND 1, L_0x1e14890, L_0x1dff470, C4<1>, C4<1>;
L_0x1e124b0 .delay 1 (5000,5000,5000) L_0x1e124b0/d;
L_0x1e11720/d .functor OR 1, L_0x1e14890, L_0x1dff470, C4<0>, C4<0>;
L_0x1e11720 .delay 1 (5000,5000,5000) L_0x1e11720/d;
L_0x1e12730/d .functor NOR 1, L_0x1e14890, L_0x1dff470, C4<0>, C4<0>;
L_0x1e12730 .delay 1 (5000,5000,5000) L_0x1e12730/d;
L_0x1e127f0/d .functor XOR 1, L_0x1e14890, L_0x1dff470, C4<0>, C4<0>;
L_0x1e127f0 .delay 1 (5000,5000,5000) L_0x1e127f0/d;
L_0x1e13250/d .functor NOT 1, L_0x1e12160, C4<0>, C4<0>, C4<0>;
L_0x1e13250 .delay 1 (5000,5000,5000) L_0x1e13250/d;
L_0x1e133b0/d .functor NOT 1, L_0x1e12200, C4<0>, C4<0>, C4<0>;
L_0x1e133b0 .delay 1 (5000,5000,5000) L_0x1e133b0/d;
L_0x1e13470/d .functor NOT 1, L_0x1e122a0, C4<0>, C4<0>, C4<0>;
L_0x1e13470 .delay 1 (5000,5000,5000) L_0x1e13470/d;
L_0x1e13620/d .functor AND 1, L_0x1e12b70, L_0x1e13250, L_0x1e133b0, L_0x1e13470;
L_0x1e13620 .delay 1 (5000,5000,5000) L_0x1e13620/d;
L_0x1e137d0/d .functor AND 1, L_0x1e12b70, L_0x1e12160, L_0x1e133b0, L_0x1e13470;
L_0x1e137d0 .delay 1 (5000,5000,5000) L_0x1e137d0/d;
L_0x1e139e0/d .functor AND 1, L_0x1e127f0, L_0x1e13250, L_0x1e12200, L_0x1e13470;
L_0x1e139e0 .delay 1 (5000,5000,5000) L_0x1e139e0/d;
L_0x1e13bc0/d .functor AND 1, L_0x1e12b70, L_0x1e12160, L_0x1e12200, L_0x1e13470;
L_0x1e13bc0 .delay 1 (5000,5000,5000) L_0x1e13bc0/d;
L_0x1e13d90/d .functor AND 1, L_0x1e11ef0, L_0x1e13250, L_0x1e133b0, L_0x1e122a0;
L_0x1e13d90 .delay 1 (5000,5000,5000) L_0x1e13d90/d;
L_0x1e13f70/d .functor AND 1, L_0x1e124b0, L_0x1e12160, L_0x1e133b0, L_0x1e122a0;
L_0x1e13f70 .delay 1 (5000,5000,5000) L_0x1e13f70/d;
L_0x1e13d20/d .functor AND 1, L_0x1e12730, L_0x1e13250, L_0x1e12200, L_0x1e122a0;
L_0x1e13d20 .delay 1 (5000,5000,5000) L_0x1e13d20/d;
L_0x1e14300/d .functor AND 1, L_0x1e11720, L_0x1e12160, L_0x1e12200, L_0x1e122a0;
L_0x1e14300 .delay 1 (5000,5000,5000) L_0x1e14300/d;
L_0x1e144a0/0/0 .functor OR 1, L_0x1e13620, L_0x1e137d0, L_0x1e139e0, L_0x1e13d90;
L_0x1e144a0/0/4 .functor OR 1, L_0x1e13f70, L_0x1e13d20, L_0x1e14300, L_0x1e13bc0;
L_0x1e144a0/d .functor OR 1, L_0x1e144a0/0/0, L_0x1e144a0/0/4, C4<0>, C4<0>;
L_0x1e144a0 .delay 1 (5000,5000,5000) L_0x1e144a0/d;
v0x1db6150_0 .net "a", 0 0, L_0x1e14890;  1 drivers
v0x1db6210_0 .net "addSub", 0 0, L_0x1e12b70;  1 drivers
v0x1db62e0_0 .net "andRes", 0 0, L_0x1e11ef0;  1 drivers
v0x1db63b0_0 .net "b", 0 0, L_0x1dff470;  1 drivers
v0x1db6480_0 .net "carryIn", 0 0, L_0x1dff730;  1 drivers
v0x1db6520_0 .net "carryOut", 0 0, L_0x1e13050;  1 drivers
v0x1db65f0_0 .net "initialResult", 0 0, L_0x1e144a0;  1 drivers
v0x1db6690_0 .net "isAdd", 0 0, L_0x1e13620;  1 drivers
v0x1db6730_0 .net "isAnd", 0 0, L_0x1e13d90;  1 drivers
v0x1db6860_0 .net "isNand", 0 0, L_0x1e13f70;  1 drivers
v0x1db6900_0 .net "isNor", 0 0, L_0x1e13d20;  1 drivers
v0x1db69a0_0 .net "isOr", 0 0, L_0x1e14300;  1 drivers
v0x1db6a60_0 .net "isSLT", 0 0, L_0x1e13bc0;  1 drivers
v0x1db6b20_0 .net "isSub", 0 0, L_0x1e137d0;  1 drivers
v0x1db6be0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db6c80_0 .net "isXor", 0 0, L_0x1e139e0;  1 drivers
v0x1db6d40_0 .net "nandRes", 0 0, L_0x1e124b0;  1 drivers
v0x1db6ef0_0 .net "norRes", 0 0, L_0x1e12730;  1 drivers
v0x1db6f90_0 .net "orRes", 0 0, L_0x1e11720;  1 drivers
v0x1db7030_0 .net "s0", 0 0, L_0x1e12160;  1 drivers
v0x1db70d0_0 .net "s0inv", 0 0, L_0x1e13250;  1 drivers
v0x1db7190_0 .net "s1", 0 0, L_0x1e12200;  1 drivers
v0x1db7250_0 .net "s1inv", 0 0, L_0x1e133b0;  1 drivers
v0x1db7310_0 .net "s2", 0 0, L_0x1e122a0;  1 drivers
v0x1db73d0_0 .net "s2inv", 0 0, L_0x1e13470;  1 drivers
v0x1db7490_0 .net "xorRes", 0 0, L_0x1e127f0;  1 drivers
S_0x1db5550 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1db5250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e12950/d .functor XOR 1, L_0x1dff470, L_0x1e45180, C4<0>, C4<0>;
L_0x1e12950 .delay 1 (5000,5000,5000) L_0x1e12950/d;
L_0x1e129c0/d .functor XOR 1, L_0x1e14890, L_0x1e12950, C4<0>, C4<0>;
L_0x1e129c0 .delay 1 (5000,5000,5000) L_0x1e129c0/d;
L_0x1e12b70/d .functor XOR 1, L_0x1e129c0, L_0x1dff730, C4<0>, C4<0>;
L_0x1e12b70 .delay 1 (5000,5000,5000) L_0x1e12b70/d;
L_0x1e12d70/d .functor AND 1, L_0x1e14890, L_0x1e12950, C4<1>, C4<1>;
L_0x1e12d70 .delay 1 (5000,5000,5000) L_0x1e12d70/d;
L_0x1e12fe0/d .functor AND 1, L_0x1e129c0, L_0x1dff730, C4<1>, C4<1>;
L_0x1e12fe0 .delay 1 (5000,5000,5000) L_0x1e12fe0/d;
L_0x1e13050/d .functor OR 1, L_0x1e12d70, L_0x1e12fe0, C4<0>, C4<0>;
L_0x1e13050 .delay 1 (5000,5000,5000) L_0x1e13050/d;
v0x1db57e0_0 .net "AandB", 0 0, L_0x1e12d70;  1 drivers
v0x1db58c0_0 .net "BxorSub", 0 0, L_0x1e12950;  1 drivers
v0x1db5980_0 .net "a", 0 0, L_0x1e14890;  alias, 1 drivers
v0x1db5a50_0 .net "b", 0 0, L_0x1dff470;  alias, 1 drivers
v0x1db5b10_0 .net "carryin", 0 0, L_0x1dff730;  alias, 1 drivers
v0x1db5c20_0 .net "carryout", 0 0, L_0x1e13050;  alias, 1 drivers
v0x1db5ce0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db5d80_0 .net "res", 0 0, L_0x1e12b70;  alias, 1 drivers
v0x1db5e40_0 .net "xAorB", 0 0, L_0x1e129c0;  1 drivers
v0x1db5f90_0 .net "xAorBandCin", 0 0, L_0x1e12fe0;  1 drivers
S_0x1db7670 .scope generate, "genblk1[15]" "genblk1[15]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1db7830 .param/l "i" 0 3 141, +C4<01111>;
S_0x1db78f0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1db7670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e14930/d .functor AND 1, L_0x1e174c0, L_0x1e17620, C4<1>, C4<1>;
L_0x1e14930 .delay 1 (5000,5000,5000) L_0x1e14930/d;
L_0x1dff7d0/d .functor NAND 1, L_0x1e174c0, L_0x1e17620, C4<1>, C4<1>;
L_0x1dff7d0 .delay 1 (5000,5000,5000) L_0x1dff7d0/d;
L_0x1e15200/d .functor OR 1, L_0x1e174c0, L_0x1e17620, C4<0>, C4<0>;
L_0x1e15200 .delay 1 (5000,5000,5000) L_0x1e15200/d;
L_0x1e153f0/d .functor NOR 1, L_0x1e174c0, L_0x1e17620, C4<0>, C4<0>;
L_0x1e153f0 .delay 1 (5000,5000,5000) L_0x1e153f0/d;
L_0x1e154b0/d .functor XOR 1, L_0x1e174c0, L_0x1e17620, C4<0>, C4<0>;
L_0x1e154b0 .delay 1 (5000,5000,5000) L_0x1e154b0/d;
L_0x1e15ef0/d .functor NOT 1, L_0x1e02350, C4<0>, C4<0>, C4<0>;
L_0x1e15ef0 .delay 1 (5000,5000,5000) L_0x1e15ef0/d;
L_0x1db8e90/d .functor NOT 1, L_0x1e17ad0, C4<0>, C4<0>, C4<0>;
L_0x1db8e90 .delay 1 (5000,5000,5000) L_0x1db8e90/d;
L_0x1e160a0/d .functor NOT 1, L_0x1e17b70, C4<0>, C4<0>, C4<0>;
L_0x1e160a0 .delay 1 (5000,5000,5000) L_0x1e160a0/d;
L_0x1e16250/d .functor AND 1, L_0x1e15830, L_0x1e15ef0, L_0x1db8e90, L_0x1e160a0;
L_0x1e16250 .delay 1 (5000,5000,5000) L_0x1e16250/d;
L_0x1e16400/d .functor AND 1, L_0x1e15830, L_0x1e02350, L_0x1db8e90, L_0x1e160a0;
L_0x1e16400 .delay 1 (5000,5000,5000) L_0x1e16400/d;
L_0x1e16610/d .functor AND 1, L_0x1e154b0, L_0x1e15ef0, L_0x1e17ad0, L_0x1e160a0;
L_0x1e16610 .delay 1 (5000,5000,5000) L_0x1e16610/d;
L_0x1e167f0/d .functor AND 1, L_0x1e15830, L_0x1e02350, L_0x1e17ad0, L_0x1e160a0;
L_0x1e167f0 .delay 1 (5000,5000,5000) L_0x1e167f0/d;
L_0x1e169c0/d .functor AND 1, L_0x1e14930, L_0x1e15ef0, L_0x1db8e90, L_0x1e17b70;
L_0x1e169c0 .delay 1 (5000,5000,5000) L_0x1e169c0/d;
L_0x1e16ba0/d .functor AND 1, L_0x1dff7d0, L_0x1e02350, L_0x1db8e90, L_0x1e17b70;
L_0x1e16ba0 .delay 1 (5000,5000,5000) L_0x1e16ba0/d;
L_0x1e16950/d .functor AND 1, L_0x1e153f0, L_0x1e15ef0, L_0x1e17ad0, L_0x1e17b70;
L_0x1e16950 .delay 1 (5000,5000,5000) L_0x1e16950/d;
L_0x1e16f30/d .functor AND 1, L_0x1e15200, L_0x1e02350, L_0x1e17ad0, L_0x1e17b70;
L_0x1e16f30 .delay 1 (5000,5000,5000) L_0x1e16f30/d;
L_0x1e170d0/0/0 .functor OR 1, L_0x1e16250, L_0x1e16400, L_0x1e16610, L_0x1e169c0;
L_0x1e170d0/0/4 .functor OR 1, L_0x1e16ba0, L_0x1e16950, L_0x1e16f30, L_0x1e167f0;
L_0x1e170d0/d .functor OR 1, L_0x1e170d0/0/0, L_0x1e170d0/0/4, C4<0>, C4<0>;
L_0x1e170d0 .delay 1 (5000,5000,5000) L_0x1e170d0/d;
v0x1db87f0_0 .net "a", 0 0, L_0x1e174c0;  1 drivers
v0x1db88b0_0 .net "addSub", 0 0, L_0x1e15830;  1 drivers
v0x1db8980_0 .net "andRes", 0 0, L_0x1e14930;  1 drivers
v0x1db8a50_0 .net "b", 0 0, L_0x1e17620;  1 drivers
v0x1db8b20_0 .net "carryIn", 0 0, L_0x1e14f20;  1 drivers
v0x1db8bc0_0 .net "carryOut", 0 0, L_0x1e15cf0;  1 drivers
v0x1db8c90_0 .net "initialResult", 0 0, L_0x1e170d0;  1 drivers
v0x1db8d30_0 .net "isAdd", 0 0, L_0x1e16250;  1 drivers
v0x1db8dd0_0 .net "isAnd", 0 0, L_0x1e169c0;  1 drivers
v0x1db8f00_0 .net "isNand", 0 0, L_0x1e16ba0;  1 drivers
v0x1db8fa0_0 .net "isNor", 0 0, L_0x1e16950;  1 drivers
v0x1db9040_0 .net "isOr", 0 0, L_0x1e16f30;  1 drivers
v0x1db9100_0 .net "isSLT", 0 0, L_0x1e167f0;  1 drivers
v0x1db91c0_0 .net "isSub", 0 0, L_0x1e16400;  1 drivers
v0x1db9280_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db9320_0 .net "isXor", 0 0, L_0x1e16610;  1 drivers
v0x1db93e0_0 .net "nandRes", 0 0, L_0x1dff7d0;  1 drivers
v0x1db9590_0 .net "norRes", 0 0, L_0x1e153f0;  1 drivers
v0x1db9630_0 .net "orRes", 0 0, L_0x1e15200;  1 drivers
v0x1db96d0_0 .net "s0", 0 0, L_0x1e02350;  1 drivers
v0x1db9770_0 .net "s0inv", 0 0, L_0x1e15ef0;  1 drivers
v0x1db9830_0 .net "s1", 0 0, L_0x1e17ad0;  1 drivers
v0x1db98f0_0 .net "s1inv", 0 0, L_0x1db8e90;  1 drivers
v0x1db99b0_0 .net "s2", 0 0, L_0x1e17b70;  1 drivers
v0x1db9a70_0 .net "s2inv", 0 0, L_0x1e160a0;  1 drivers
v0x1db9b30_0 .net "xorRes", 0 0, L_0x1e154b0;  1 drivers
S_0x1db7bf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1db78f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e15610/d .functor XOR 1, L_0x1e17620, L_0x1e45180, C4<0>, C4<0>;
L_0x1e15610 .delay 1 (5000,5000,5000) L_0x1e15610/d;
L_0x1e156d0/d .functor XOR 1, L_0x1e174c0, L_0x1e15610, C4<0>, C4<0>;
L_0x1e156d0 .delay 1 (5000,5000,5000) L_0x1e156d0/d;
L_0x1e15830/d .functor XOR 1, L_0x1e156d0, L_0x1e14f20, C4<0>, C4<0>;
L_0x1e15830 .delay 1 (5000,5000,5000) L_0x1e15830/d;
L_0x1e15a30/d .functor AND 1, L_0x1e174c0, L_0x1e15610, C4<1>, C4<1>;
L_0x1e15a30 .delay 1 (5000,5000,5000) L_0x1e15a30/d;
L_0x1e15270/d .functor AND 1, L_0x1e156d0, L_0x1e14f20, C4<1>, C4<1>;
L_0x1e15270 .delay 1 (5000,5000,5000) L_0x1e15270/d;
L_0x1e15cf0/d .functor OR 1, L_0x1e15a30, L_0x1e15270, C4<0>, C4<0>;
L_0x1e15cf0 .delay 1 (5000,5000,5000) L_0x1e15cf0/d;
v0x1db7e80_0 .net "AandB", 0 0, L_0x1e15a30;  1 drivers
v0x1db7f60_0 .net "BxorSub", 0 0, L_0x1e15610;  1 drivers
v0x1db8020_0 .net "a", 0 0, L_0x1e174c0;  alias, 1 drivers
v0x1db80f0_0 .net "b", 0 0, L_0x1e17620;  alias, 1 drivers
v0x1db81b0_0 .net "carryin", 0 0, L_0x1e14f20;  alias, 1 drivers
v0x1db82c0_0 .net "carryout", 0 0, L_0x1e15cf0;  alias, 1 drivers
v0x1db8380_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1db8420_0 .net "res", 0 0, L_0x1e15830;  alias, 1 drivers
v0x1db84e0_0 .net "xAorB", 0 0, L_0x1e156d0;  1 drivers
v0x1db8630_0 .net "xAorBandCin", 0 0, L_0x1e15270;  1 drivers
S_0x1db9d10 .scope generate, "genblk1[16]" "genblk1[16]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1da6840 .param/l "i" 0 3 141, +C4<010000>;
S_0x1dba030 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1db9d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e17560/d .functor AND 1, L_0x1e1a030, L_0x1e1a190, C4<1>, C4<1>;
L_0x1e17560 .delay 1 (5000,5000,5000) L_0x1e17560/d;
L_0x1e17820/d .functor NAND 1, L_0x1e1a030, L_0x1e1a190, C4<1>, C4<1>;
L_0x1e17820 .delay 1 (5000,5000,5000) L_0x1e17820/d;
L_0x1e17980/d .functor OR 1, L_0x1e1a030, L_0x1e1a190, C4<0>, C4<0>;
L_0x1e17980 .delay 1 (5000,5000,5000) L_0x1e17980/d;
L_0x1e16d90/d .functor NOR 1, L_0x1e1a030, L_0x1e1a190, C4<0>, C4<0>;
L_0x1e16d90 .delay 1 (5000,5000,5000) L_0x1e16d90/d;
L_0x1e17fb0/d .functor XOR 1, L_0x1e1a030, L_0x1e1a190, C4<0>, C4<0>;
L_0x1e17fb0 .delay 1 (5000,5000,5000) L_0x1e17fb0/d;
L_0x1e18a60/d .functor NOT 1, L_0x1e1a470, C4<0>, C4<0>, C4<0>;
L_0x1e18a60 .delay 1 (5000,5000,5000) L_0x1e18a60/d;
L_0x1dbb7c0/d .functor NOT 1, L_0x1e17c10, C4<0>, C4<0>, C4<0>;
L_0x1dbb7c0 .delay 1 (5000,5000,5000) L_0x1dbb7c0/d;
L_0x1e18c10/d .functor NOT 1, L_0x1e17cb0, C4<0>, C4<0>, C4<0>;
L_0x1e18c10 .delay 1 (5000,5000,5000) L_0x1e18c10/d;
L_0x1e18dc0/d .functor AND 1, L_0x1e18380, L_0x1e18a60, L_0x1dbb7c0, L_0x1e18c10;
L_0x1e18dc0 .delay 1 (5000,5000,5000) L_0x1e18dc0/d;
L_0x1e18f70/d .functor AND 1, L_0x1e18380, L_0x1e1a470, L_0x1dbb7c0, L_0x1e18c10;
L_0x1e18f70 .delay 1 (5000,5000,5000) L_0x1e18f70/d;
L_0x1e19180/d .functor AND 1, L_0x1e17fb0, L_0x1e18a60, L_0x1e17c10, L_0x1e18c10;
L_0x1e19180 .delay 1 (5000,5000,5000) L_0x1e19180/d;
L_0x1e19360/d .functor AND 1, L_0x1e18380, L_0x1e1a470, L_0x1e17c10, L_0x1e18c10;
L_0x1e19360 .delay 1 (5000,5000,5000) L_0x1e19360/d;
L_0x1e19530/d .functor AND 1, L_0x1e17560, L_0x1e18a60, L_0x1dbb7c0, L_0x1e17cb0;
L_0x1e19530 .delay 1 (5000,5000,5000) L_0x1e19530/d;
L_0x1e19710/d .functor AND 1, L_0x1e17820, L_0x1e1a470, L_0x1dbb7c0, L_0x1e17cb0;
L_0x1e19710 .delay 1 (5000,5000,5000) L_0x1e19710/d;
L_0x1e194c0/d .functor AND 1, L_0x1e16d90, L_0x1e18a60, L_0x1e17c10, L_0x1e17cb0;
L_0x1e194c0 .delay 1 (5000,5000,5000) L_0x1e194c0/d;
L_0x1e19aa0/d .functor AND 1, L_0x1e17980, L_0x1e1a470, L_0x1e17c10, L_0x1e17cb0;
L_0x1e19aa0 .delay 1 (5000,5000,5000) L_0x1e19aa0/d;
L_0x1e19c40/0/0 .functor OR 1, L_0x1e18dc0, L_0x1e18f70, L_0x1e19180, L_0x1e19530;
L_0x1e19c40/0/4 .functor OR 1, L_0x1e19710, L_0x1e194c0, L_0x1e19aa0, L_0x1e19360;
L_0x1e19c40/d .functor OR 1, L_0x1e19c40/0/0, L_0x1e19c40/0/4, C4<0>, C4<0>;
L_0x1e19c40 .delay 1 (5000,5000,5000) L_0x1e19c40/d;
v0x1dbb0f0_0 .net "a", 0 0, L_0x1e1a030;  1 drivers
v0x1dbb1e0_0 .net "addSub", 0 0, L_0x1e18380;  1 drivers
v0x1dbb2b0_0 .net "andRes", 0 0, L_0x1e17560;  1 drivers
v0x1dbb380_0 .net "b", 0 0, L_0x1e1a190;  1 drivers
v0x1dbb450_0 .net "carryIn", 0 0, L_0x1e1a340;  1 drivers
v0x1dbb4f0_0 .net "carryOut", 0 0, L_0x1e18860;  1 drivers
v0x1dbb5c0_0 .net "initialResult", 0 0, L_0x1e19c40;  1 drivers
v0x1dbb660_0 .net "isAdd", 0 0, L_0x1e18dc0;  1 drivers
v0x1dbb700_0 .net "isAnd", 0 0, L_0x1e19530;  1 drivers
v0x1dbb830_0 .net "isNand", 0 0, L_0x1e19710;  1 drivers
v0x1dbb8d0_0 .net "isNor", 0 0, L_0x1e194c0;  1 drivers
v0x1dbb970_0 .net "isOr", 0 0, L_0x1e19aa0;  1 drivers
v0x1dbba30_0 .net "isSLT", 0 0, L_0x1e19360;  1 drivers
v0x1dbbaf0_0 .net "isSub", 0 0, L_0x1e18f70;  1 drivers
v0x1dbbbb0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dbbc50_0 .net "isXor", 0 0, L_0x1e19180;  1 drivers
v0x1dbbd10_0 .net "nandRes", 0 0, L_0x1e17820;  1 drivers
v0x1dbbec0_0 .net "norRes", 0 0, L_0x1e16d90;  1 drivers
v0x1dbbf60_0 .net "orRes", 0 0, L_0x1e17980;  1 drivers
v0x1dbc000_0 .net "s0", 0 0, L_0x1e1a470;  1 drivers
v0x1dbc0a0_0 .net "s0inv", 0 0, L_0x1e18a60;  1 drivers
v0x1dbc160_0 .net "s1", 0 0, L_0x1e17c10;  1 drivers
v0x1dbc220_0 .net "s1inv", 0 0, L_0x1dbb7c0;  1 drivers
v0x1dbc2e0_0 .net "s2", 0 0, L_0x1e17cb0;  1 drivers
v0x1dbc3a0_0 .net "s2inv", 0 0, L_0x1e18c10;  1 drivers
v0x1dbc460_0 .net "xorRes", 0 0, L_0x1e17fb0;  1 drivers
S_0x1dba330 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dba030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e18110/d .functor XOR 1, L_0x1e1a190, L_0x1e45180, C4<0>, C4<0>;
L_0x1e18110 .delay 1 (5000,5000,5000) L_0x1e18110/d;
L_0x1e181d0/d .functor XOR 1, L_0x1e1a030, L_0x1e18110, C4<0>, C4<0>;
L_0x1e181d0 .delay 1 (5000,5000,5000) L_0x1e181d0/d;
L_0x1e18380/d .functor XOR 1, L_0x1e181d0, L_0x1e1a340, C4<0>, C4<0>;
L_0x1e18380 .delay 1 (5000,5000,5000) L_0x1e18380/d;
L_0x1e18580/d .functor AND 1, L_0x1e1a030, L_0x1e18110, C4<1>, C4<1>;
L_0x1e18580 .delay 1 (5000,5000,5000) L_0x1e18580/d;
L_0x1e187f0/d .functor AND 1, L_0x1e181d0, L_0x1e1a340, C4<1>, C4<1>;
L_0x1e187f0 .delay 1 (5000,5000,5000) L_0x1e187f0/d;
L_0x1e18860/d .functor OR 1, L_0x1e18580, L_0x1e187f0, C4<0>, C4<0>;
L_0x1e18860 .delay 1 (5000,5000,5000) L_0x1e18860/d;
v0x1dba5a0_0 .net "AandB", 0 0, L_0x1e18580;  1 drivers
v0x1dba680_0 .net "BxorSub", 0 0, L_0x1e18110;  1 drivers
v0x1dba740_0 .net "a", 0 0, L_0x1e1a030;  alias, 1 drivers
v0x1dba810_0 .net "b", 0 0, L_0x1e1a190;  alias, 1 drivers
v0x1dba8d0_0 .net "carryin", 0 0, L_0x1e1a340;  alias, 1 drivers
v0x1dba9e0_0 .net "carryout", 0 0, L_0x1e18860;  alias, 1 drivers
v0x1dbaaa0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1da74b0_0 .net "res", 0 0, L_0x1e18380;  alias, 1 drivers
v0x1da7570_0 .net "xAorB", 0 0, L_0x1e181d0;  1 drivers
v0x1dbaf50_0 .net "xAorBandCin", 0 0, L_0x1e187f0;  1 drivers
S_0x1dbc640 .scope generate, "genblk1[17]" "genblk1[17]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dbc800 .param/l "i" 0 3 141, +C4<010001>;
S_0x1dbc8c0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dbc640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e1a0d0/d .functor AND 1, L_0x1e1cbb0, L_0x1e1cd10, C4<1>, C4<1>;
L_0x1e1a0d0 .delay 1 (5000,5000,5000) L_0x1e1a0d0/d;
L_0x1e17df0/d .functor NAND 1, L_0x1e1cbb0, L_0x1e1cd10, C4<1>, C4<1>;
L_0x1e17df0 .delay 1 (5000,5000,5000) L_0x1e17df0/d;
L_0x1e1a8a0/d .functor OR 1, L_0x1e1cbb0, L_0x1e1cd10, C4<0>, C4<0>;
L_0x1e1a8a0 .delay 1 (5000,5000,5000) L_0x1e1a8a0/d;
L_0x1e1aa30/d .functor NOR 1, L_0x1e1cbb0, L_0x1e1cd10, C4<0>, C4<0>;
L_0x1e1aa30 .delay 1 (5000,5000,5000) L_0x1e1aa30/d;
L_0x1e1aaf0/d .functor XOR 1, L_0x1e1cbb0, L_0x1e1cd10, C4<0>, C4<0>;
L_0x1e1aaf0 .delay 1 (5000,5000,5000) L_0x1e1aaf0/d;
L_0x1e1b5a0/d .functor NOT 1, L_0x1e1a5b0, C4<0>, C4<0>, C4<0>;
L_0x1e1b5a0 .delay 1 (5000,5000,5000) L_0x1e1b5a0/d;
L_0x1e1b700/d .functor NOT 1, L_0x1e1a650, C4<0>, C4<0>, C4<0>;
L_0x1e1b700 .delay 1 (5000,5000,5000) L_0x1e1b700/d;
L_0x1e1b7c0/d .functor NOT 1, L_0x1e1a6f0, C4<0>, C4<0>, C4<0>;
L_0x1e1b7c0 .delay 1 (5000,5000,5000) L_0x1e1b7c0/d;
L_0x1e1b970/d .functor AND 1, L_0x1e1aec0, L_0x1e1b5a0, L_0x1e1b700, L_0x1e1b7c0;
L_0x1e1b970 .delay 1 (5000,5000,5000) L_0x1e1b970/d;
L_0x1e1bb20/d .functor AND 1, L_0x1e1aec0, L_0x1e1a5b0, L_0x1e1b700, L_0x1e1b7c0;
L_0x1e1bb20 .delay 1 (5000,5000,5000) L_0x1e1bb20/d;
L_0x1e1bd30/d .functor AND 1, L_0x1e1aaf0, L_0x1e1b5a0, L_0x1e1a650, L_0x1e1b7c0;
L_0x1e1bd30 .delay 1 (5000,5000,5000) L_0x1e1bd30/d;
L_0x1e1bf10/d .functor AND 1, L_0x1e1aec0, L_0x1e1a5b0, L_0x1e1a650, L_0x1e1b7c0;
L_0x1e1bf10 .delay 1 (5000,5000,5000) L_0x1e1bf10/d;
L_0x1e1c0e0/d .functor AND 1, L_0x1e1a0d0, L_0x1e1b5a0, L_0x1e1b700, L_0x1e1a6f0;
L_0x1e1c0e0 .delay 1 (5000,5000,5000) L_0x1e1c0e0/d;
L_0x1e1c2c0/d .functor AND 1, L_0x1e17df0, L_0x1e1a5b0, L_0x1e1b700, L_0x1e1a6f0;
L_0x1e1c2c0 .delay 1 (5000,5000,5000) L_0x1e1c2c0/d;
L_0x1e1c070/d .functor AND 1, L_0x1e1aa30, L_0x1e1b5a0, L_0x1e1a650, L_0x1e1a6f0;
L_0x1e1c070 .delay 1 (5000,5000,5000) L_0x1e1c070/d;
L_0x1e1c620/d .functor AND 1, L_0x1e1a8a0, L_0x1e1a5b0, L_0x1e1a650, L_0x1e1a6f0;
L_0x1e1c620 .delay 1 (5000,5000,5000) L_0x1e1c620/d;
L_0x1e1c7c0/0/0 .functor OR 1, L_0x1e1b970, L_0x1e1bb20, L_0x1e1bd30, L_0x1e1c0e0;
L_0x1e1c7c0/0/4 .functor OR 1, L_0x1e1c2c0, L_0x1e1c070, L_0x1e1c620, L_0x1e1bf10;
L_0x1e1c7c0/d .functor OR 1, L_0x1e1c7c0/0/0, L_0x1e1c7c0/0/4, C4<0>, C4<0>;
L_0x1e1c7c0 .delay 1 (5000,5000,5000) L_0x1e1c7c0/d;
v0x1dbd7c0_0 .net "a", 0 0, L_0x1e1cbb0;  1 drivers
v0x1dbd880_0 .net "addSub", 0 0, L_0x1e1aec0;  1 drivers
v0x1dbd950_0 .net "andRes", 0 0, L_0x1e1a0d0;  1 drivers
v0x1dbda20_0 .net "b", 0 0, L_0x1e1cd10;  1 drivers
v0x1dbdaf0_0 .net "carryIn", 0 0, L_0x1e1a510;  1 drivers
v0x1dbdb90_0 .net "carryOut", 0 0, L_0x1e1b3a0;  1 drivers
v0x1dbdc60_0 .net "initialResult", 0 0, L_0x1e1c7c0;  1 drivers
v0x1dbdd00_0 .net "isAdd", 0 0, L_0x1e1b970;  1 drivers
v0x1dbdda0_0 .net "isAnd", 0 0, L_0x1e1c0e0;  1 drivers
v0x1dbded0_0 .net "isNand", 0 0, L_0x1e1c2c0;  1 drivers
v0x1dbdf70_0 .net "isNor", 0 0, L_0x1e1c070;  1 drivers
v0x1dbe010_0 .net "isOr", 0 0, L_0x1e1c620;  1 drivers
v0x1dbe0d0_0 .net "isSLT", 0 0, L_0x1e1bf10;  1 drivers
v0x1dbe190_0 .net "isSub", 0 0, L_0x1e1bb20;  1 drivers
v0x1dbe250_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dbe2f0_0 .net "isXor", 0 0, L_0x1e1bd30;  1 drivers
v0x1dbe3b0_0 .net "nandRes", 0 0, L_0x1e17df0;  1 drivers
v0x1dbe560_0 .net "norRes", 0 0, L_0x1e1aa30;  1 drivers
v0x1dbe600_0 .net "orRes", 0 0, L_0x1e1a8a0;  1 drivers
v0x1dbe6a0_0 .net "s0", 0 0, L_0x1e1a5b0;  1 drivers
v0x1dbe740_0 .net "s0inv", 0 0, L_0x1e1b5a0;  1 drivers
v0x1dbe800_0 .net "s1", 0 0, L_0x1e1a650;  1 drivers
v0x1dbe8c0_0 .net "s1inv", 0 0, L_0x1e1b700;  1 drivers
v0x1dbe980_0 .net "s2", 0 0, L_0x1e1a6f0;  1 drivers
v0x1dbea40_0 .net "s2inv", 0 0, L_0x1e1b7c0;  1 drivers
v0x1dbeb00_0 .net "xorRes", 0 0, L_0x1e1aaf0;  1 drivers
S_0x1dbcbc0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dbc8c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e1ac50/d .functor XOR 1, L_0x1e1cd10, L_0x1e45180, C4<0>, C4<0>;
L_0x1e1ac50 .delay 1 (5000,5000,5000) L_0x1e1ac50/d;
L_0x1e1ad10/d .functor XOR 1, L_0x1e1cbb0, L_0x1e1ac50, C4<0>, C4<0>;
L_0x1e1ad10 .delay 1 (5000,5000,5000) L_0x1e1ad10/d;
L_0x1e1aec0/d .functor XOR 1, L_0x1e1ad10, L_0x1e1a510, C4<0>, C4<0>;
L_0x1e1aec0 .delay 1 (5000,5000,5000) L_0x1e1aec0/d;
L_0x1e1b0c0/d .functor AND 1, L_0x1e1cbb0, L_0x1e1ac50, C4<1>, C4<1>;
L_0x1e1b0c0 .delay 1 (5000,5000,5000) L_0x1e1b0c0/d;
L_0x1e1b330/d .functor AND 1, L_0x1e1ad10, L_0x1e1a510, C4<1>, C4<1>;
L_0x1e1b330 .delay 1 (5000,5000,5000) L_0x1e1b330/d;
L_0x1e1b3a0/d .functor OR 1, L_0x1e1b0c0, L_0x1e1b330, C4<0>, C4<0>;
L_0x1e1b3a0 .delay 1 (5000,5000,5000) L_0x1e1b3a0/d;
v0x1dbce50_0 .net "AandB", 0 0, L_0x1e1b0c0;  1 drivers
v0x1dbcf30_0 .net "BxorSub", 0 0, L_0x1e1ac50;  1 drivers
v0x1dbcff0_0 .net "a", 0 0, L_0x1e1cbb0;  alias, 1 drivers
v0x1dbd0c0_0 .net "b", 0 0, L_0x1e1cd10;  alias, 1 drivers
v0x1dbd180_0 .net "carryin", 0 0, L_0x1e1a510;  alias, 1 drivers
v0x1dbd290_0 .net "carryout", 0 0, L_0x1e1b3a0;  alias, 1 drivers
v0x1dbd350_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dbd3f0_0 .net "res", 0 0, L_0x1e1aec0;  alias, 1 drivers
v0x1dbd4b0_0 .net "xAorB", 0 0, L_0x1e1ad10;  1 drivers
v0x1dbd600_0 .net "xAorBandCin", 0 0, L_0x1e1b330;  1 drivers
S_0x1dbece0 .scope generate, "genblk1[18]" "genblk1[18]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dbeea0 .param/l "i" 0 3 141, +C4<010010>;
S_0x1dbef60 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dbece0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e1cc50/d .functor AND 1, L_0x1e1f6f0, L_0x1e1f850, C4<1>, C4<1>;
L_0x1e1cc50 .delay 1 (5000,5000,5000) L_0x1e1cc50/d;
L_0x1e1d230/d .functor NAND 1, L_0x1e1f6f0, L_0x1e1f850, C4<1>, C4<1>;
L_0x1e1d230 .delay 1 (5000,5000,5000) L_0x1e1d230/d;
L_0x1e1d390/d .functor OR 1, L_0x1e1f6f0, L_0x1e1f850, C4<0>, C4<0>;
L_0x1e1d390 .delay 1 (5000,5000,5000) L_0x1e1d390/d;
L_0x1e1d520/d .functor NOR 1, L_0x1e1f6f0, L_0x1e1f850, C4<0>, C4<0>;
L_0x1e1d520 .delay 1 (5000,5000,5000) L_0x1e1d520/d;
L_0x1e1d5e0/d .functor XOR 1, L_0x1e1f6f0, L_0x1e1f850, C4<0>, C4<0>;
L_0x1e1d5e0 .delay 1 (5000,5000,5000) L_0x1e1d5e0/d;
L_0x1e1e090/d .functor NOT 1, L_0x1e1cf60, C4<0>, C4<0>, C4<0>;
L_0x1e1e090 .delay 1 (5000,5000,5000) L_0x1e1e090/d;
L_0x1e1e1f0/d .functor NOT 1, L_0x1e1d000, C4<0>, C4<0>, C4<0>;
L_0x1e1e1f0 .delay 1 (5000,5000,5000) L_0x1e1e1f0/d;
L_0x1e1e2b0/d .functor NOT 1, L_0x1e1d0a0, C4<0>, C4<0>, C4<0>;
L_0x1e1e2b0 .delay 1 (5000,5000,5000) L_0x1e1e2b0/d;
L_0x1e1e460/d .functor AND 1, L_0x1e1d9b0, L_0x1e1e090, L_0x1e1e1f0, L_0x1e1e2b0;
L_0x1e1e460 .delay 1 (5000,5000,5000) L_0x1e1e460/d;
L_0x1e1e640/d .functor AND 1, L_0x1e1d9b0, L_0x1e1cf60, L_0x1e1e1f0, L_0x1e1e2b0;
L_0x1e1e640 .delay 1 (5000,5000,5000) L_0x1e1e640/d;
L_0x1e1e7f0/d .functor AND 1, L_0x1e1d5e0, L_0x1e1e090, L_0x1e1d000, L_0x1e1e2b0;
L_0x1e1e7f0 .delay 1 (5000,5000,5000) L_0x1e1e7f0/d;
L_0x1e1e9e0/d .functor AND 1, L_0x1e1d9b0, L_0x1e1cf60, L_0x1e1d000, L_0x1e1e2b0;
L_0x1e1e9e0 .delay 1 (5000,5000,5000) L_0x1e1e9e0/d;
L_0x1e1eb10/d .functor AND 1, L_0x1e1cc50, L_0x1e1e090, L_0x1e1e1f0, L_0x1e1d0a0;
L_0x1e1eb10 .delay 1 (5000,5000,5000) L_0x1e1eb10/d;
L_0x1e1eda0/d .functor AND 1, L_0x1e1d230, L_0x1e1cf60, L_0x1e1e1f0, L_0x1e1d0a0;
L_0x1e1eda0 .delay 1 (5000,5000,5000) L_0x1e1eda0/d;
L_0x1e1eaa0/d .functor AND 1, L_0x1e1d520, L_0x1e1e090, L_0x1e1d000, L_0x1e1d0a0;
L_0x1e1eaa0 .delay 1 (5000,5000,5000) L_0x1e1eaa0/d;
L_0x1e1f130/d .functor AND 1, L_0x1e1d390, L_0x1e1cf60, L_0x1e1d000, L_0x1e1d0a0;
L_0x1e1f130 .delay 1 (5000,5000,5000) L_0x1e1f130/d;
L_0x1e1f300/0/0 .functor OR 1, L_0x1e1e460, L_0x1e1e640, L_0x1e1e7f0, L_0x1e1eb10;
L_0x1e1f300/0/4 .functor OR 1, L_0x1e1eda0, L_0x1e1eaa0, L_0x1e1f130, L_0x1e1e9e0;
L_0x1e1f300/d .functor OR 1, L_0x1e1f300/0/0, L_0x1e1f300/0/4, C4<0>, C4<0>;
L_0x1e1f300 .delay 1 (5000,5000,5000) L_0x1e1f300/d;
v0x1dbfe60_0 .net "a", 0 0, L_0x1e1f6f0;  1 drivers
v0x1dbff20_0 .net "addSub", 0 0, L_0x1e1d9b0;  1 drivers
v0x1dbfff0_0 .net "andRes", 0 0, L_0x1e1cc50;  1 drivers
v0x1dc00c0_0 .net "b", 0 0, L_0x1e1f850;  1 drivers
v0x1dc0190_0 .net "carryIn", 0 0, L_0x1e1cec0;  1 drivers
v0x1dc0230_0 .net "carryOut", 0 0, L_0x1e1de90;  1 drivers
v0x1dc0300_0 .net "initialResult", 0 0, L_0x1e1f300;  1 drivers
v0x1dc03a0_0 .net "isAdd", 0 0, L_0x1e1e460;  1 drivers
v0x1dc0440_0 .net "isAnd", 0 0, L_0x1e1eb10;  1 drivers
v0x1dc0570_0 .net "isNand", 0 0, L_0x1e1eda0;  1 drivers
v0x1dc0610_0 .net "isNor", 0 0, L_0x1e1eaa0;  1 drivers
v0x1dc06b0_0 .net "isOr", 0 0, L_0x1e1f130;  1 drivers
v0x1dc0770_0 .net "isSLT", 0 0, L_0x1e1e9e0;  1 drivers
v0x1dc0830_0 .net "isSub", 0 0, L_0x1e1e640;  1 drivers
v0x1dc08f0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc0990_0 .net "isXor", 0 0, L_0x1e1e7f0;  1 drivers
v0x1dc0a50_0 .net "nandRes", 0 0, L_0x1e1d230;  1 drivers
v0x1dc0c00_0 .net "norRes", 0 0, L_0x1e1d520;  1 drivers
v0x1dc0ca0_0 .net "orRes", 0 0, L_0x1e1d390;  1 drivers
v0x1dc0d40_0 .net "s0", 0 0, L_0x1e1cf60;  1 drivers
v0x1dc0de0_0 .net "s0inv", 0 0, L_0x1e1e090;  1 drivers
v0x1dc0ea0_0 .net "s1", 0 0, L_0x1e1d000;  1 drivers
v0x1dc0f60_0 .net "s1inv", 0 0, L_0x1e1e1f0;  1 drivers
v0x1dc1020_0 .net "s2", 0 0, L_0x1e1d0a0;  1 drivers
v0x1dc10e0_0 .net "s2inv", 0 0, L_0x1e1e2b0;  1 drivers
v0x1dc11a0_0 .net "xorRes", 0 0, L_0x1e1d5e0;  1 drivers
S_0x1dbf260 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dbef60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e1d740/d .functor XOR 1, L_0x1e1f850, L_0x1e45180, C4<0>, C4<0>;
L_0x1e1d740 .delay 1 (5000,5000,5000) L_0x1e1d740/d;
L_0x1e1d800/d .functor XOR 1, L_0x1e1f6f0, L_0x1e1d740, C4<0>, C4<0>;
L_0x1e1d800 .delay 1 (5000,5000,5000) L_0x1e1d800/d;
L_0x1e1d9b0/d .functor XOR 1, L_0x1e1d800, L_0x1e1cec0, C4<0>, C4<0>;
L_0x1e1d9b0 .delay 1 (5000,5000,5000) L_0x1e1d9b0/d;
L_0x1e1dbb0/d .functor AND 1, L_0x1e1f6f0, L_0x1e1d740, C4<1>, C4<1>;
L_0x1e1dbb0 .delay 1 (5000,5000,5000) L_0x1e1dbb0/d;
L_0x1e1de20/d .functor AND 1, L_0x1e1d800, L_0x1e1cec0, C4<1>, C4<1>;
L_0x1e1de20 .delay 1 (5000,5000,5000) L_0x1e1de20/d;
L_0x1e1de90/d .functor OR 1, L_0x1e1dbb0, L_0x1e1de20, C4<0>, C4<0>;
L_0x1e1de90 .delay 1 (5000,5000,5000) L_0x1e1de90/d;
v0x1dbf4f0_0 .net "AandB", 0 0, L_0x1e1dbb0;  1 drivers
v0x1dbf5d0_0 .net "BxorSub", 0 0, L_0x1e1d740;  1 drivers
v0x1dbf690_0 .net "a", 0 0, L_0x1e1f6f0;  alias, 1 drivers
v0x1dbf760_0 .net "b", 0 0, L_0x1e1f850;  alias, 1 drivers
v0x1dbf820_0 .net "carryin", 0 0, L_0x1e1cec0;  alias, 1 drivers
v0x1dbf930_0 .net "carryout", 0 0, L_0x1e1de90;  alias, 1 drivers
v0x1dbf9f0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dbfa90_0 .net "res", 0 0, L_0x1e1d9b0;  alias, 1 drivers
v0x1dbfb50_0 .net "xAorB", 0 0, L_0x1e1d800;  1 drivers
v0x1dbfca0_0 .net "xAorBandCin", 0 0, L_0x1e1de20;  1 drivers
S_0x1dc1380 .scope generate, "genblk1[19]" "genblk1[19]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dc1540 .param/l "i" 0 3 141, +C4<010011>;
S_0x1dc1600 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dc1380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e1f790/d .functor AND 1, L_0x1e22120, L_0x1e22280, C4<1>, C4<1>;
L_0x1e1f790 .delay 1 (5000,5000,5000) L_0x1e1f790/d;
L_0x1e1fda0/d .functor NAND 1, L_0x1e22120, L_0x1e22280, C4<1>, C4<1>;
L_0x1e1fda0 .delay 1 (5000,5000,5000) L_0x1e1fda0/d;
L_0x1e1fe60/d .functor OR 1, L_0x1e22120, L_0x1e22280, C4<0>, C4<0>;
L_0x1e1fe60 .delay 1 (5000,5000,5000) L_0x1e1fe60/d;
L_0x1e20050/d .functor NOR 1, L_0x1e22120, L_0x1e22280, C4<0>, C4<0>;
L_0x1e20050 .delay 1 (5000,5000,5000) L_0x1e20050/d;
L_0x1e20110/d .functor XOR 1, L_0x1e22120, L_0x1e22280, C4<0>, C4<0>;
L_0x1e20110 .delay 1 (5000,5000,5000) L_0x1e20110/d;
L_0x1e20b50/d .functor NOT 1, L_0x1e1faa0, C4<0>, C4<0>, C4<0>;
L_0x1e20b50 .delay 1 (5000,5000,5000) L_0x1e20b50/d;
L_0x1e20cb0/d .functor NOT 1, L_0x1e1fb40, C4<0>, C4<0>, C4<0>;
L_0x1e20cb0 .delay 1 (5000,5000,5000) L_0x1e20cb0/d;
L_0x1e20d70/d .functor NOT 1, L_0x1e1fbe0, C4<0>, C4<0>, C4<0>;
L_0x1e20d70 .delay 1 (5000,5000,5000) L_0x1e20d70/d;
L_0x1e20f20/d .functor AND 1, L_0x1e20490, L_0x1e20b50, L_0x1e20cb0, L_0x1e20d70;
L_0x1e20f20 .delay 1 (5000,5000,5000) L_0x1e20f20/d;
L_0x1e210d0/d .functor AND 1, L_0x1e20490, L_0x1e1faa0, L_0x1e20cb0, L_0x1e20d70;
L_0x1e210d0 .delay 1 (5000,5000,5000) L_0x1e210d0/d;
L_0x1e21280/d .functor AND 1, L_0x1e20110, L_0x1e20b50, L_0x1e1fb40, L_0x1e20d70;
L_0x1e21280 .delay 1 (5000,5000,5000) L_0x1e21280/d;
L_0x1e21470/d .functor AND 1, L_0x1e20490, L_0x1e1faa0, L_0x1e1fb40, L_0x1e20d70;
L_0x1e21470 .delay 1 (5000,5000,5000) L_0x1e21470/d;
L_0x1e215a0/d .functor AND 1, L_0x1e1f790, L_0x1e20b50, L_0x1e20cb0, L_0x1e1fbe0;
L_0x1e215a0 .delay 1 (5000,5000,5000) L_0x1e215a0/d;
L_0x1e21800/d .functor AND 1, L_0x1e1fda0, L_0x1e1faa0, L_0x1e20cb0, L_0x1e1fbe0;
L_0x1e21800 .delay 1 (5000,5000,5000) L_0x1e21800/d;
L_0x1e21530/d .functor AND 1, L_0x1e20050, L_0x1e20b50, L_0x1e1fb40, L_0x1e1fbe0;
L_0x1e21530 .delay 1 (5000,5000,5000) L_0x1e21530/d;
L_0x1e21b60/d .functor AND 1, L_0x1e1fe60, L_0x1e1faa0, L_0x1e1fb40, L_0x1e1fbe0;
L_0x1e21b60 .delay 1 (5000,5000,5000) L_0x1e21b60/d;
L_0x1e21d30/0/0 .functor OR 1, L_0x1e20f20, L_0x1e210d0, L_0x1e21280, L_0x1e215a0;
L_0x1e21d30/0/4 .functor OR 1, L_0x1e21800, L_0x1e21530, L_0x1e21b60, L_0x1e21470;
L_0x1e21d30/d .functor OR 1, L_0x1e21d30/0/0, L_0x1e21d30/0/4, C4<0>, C4<0>;
L_0x1e21d30 .delay 1 (5000,5000,5000) L_0x1e21d30/d;
v0x1dc2500_0 .net "a", 0 0, L_0x1e22120;  1 drivers
v0x1dc25c0_0 .net "addSub", 0 0, L_0x1e20490;  1 drivers
v0x1dc2690_0 .net "andRes", 0 0, L_0x1e1f790;  1 drivers
v0x1dc2760_0 .net "b", 0 0, L_0x1e22280;  1 drivers
v0x1dc2830_0 .net "carryIn", 0 0, L_0x1e1fa00;  1 drivers
v0x1dc28d0_0 .net "carryOut", 0 0, L_0x1e20950;  1 drivers
v0x1dc29a0_0 .net "initialResult", 0 0, L_0x1e21d30;  1 drivers
v0x1dc2a40_0 .net "isAdd", 0 0, L_0x1e20f20;  1 drivers
v0x1dc2ae0_0 .net "isAnd", 0 0, L_0x1e215a0;  1 drivers
v0x1dc2c10_0 .net "isNand", 0 0, L_0x1e21800;  1 drivers
v0x1dc2cb0_0 .net "isNor", 0 0, L_0x1e21530;  1 drivers
v0x1dc2d50_0 .net "isOr", 0 0, L_0x1e21b60;  1 drivers
v0x1dc2e10_0 .net "isSLT", 0 0, L_0x1e21470;  1 drivers
v0x1dc2ed0_0 .net "isSub", 0 0, L_0x1e210d0;  1 drivers
v0x1dc2f90_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc3030_0 .net "isXor", 0 0, L_0x1e21280;  1 drivers
v0x1dc30f0_0 .net "nandRes", 0 0, L_0x1e1fda0;  1 drivers
v0x1dc32a0_0 .net "norRes", 0 0, L_0x1e20050;  1 drivers
v0x1dc3340_0 .net "orRes", 0 0, L_0x1e1fe60;  1 drivers
v0x1dc33e0_0 .net "s0", 0 0, L_0x1e1faa0;  1 drivers
v0x1dc3480_0 .net "s0inv", 0 0, L_0x1e20b50;  1 drivers
v0x1dc3540_0 .net "s1", 0 0, L_0x1e1fb40;  1 drivers
v0x1dc3600_0 .net "s1inv", 0 0, L_0x1e20cb0;  1 drivers
v0x1dc36c0_0 .net "s2", 0 0, L_0x1e1fbe0;  1 drivers
v0x1dc3780_0 .net "s2inv", 0 0, L_0x1e20d70;  1 drivers
v0x1dc3840_0 .net "xorRes", 0 0, L_0x1e20110;  1 drivers
S_0x1dc1900 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dc1600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e20270/d .functor XOR 1, L_0x1e22280, L_0x1e45180, C4<0>, C4<0>;
L_0x1e20270 .delay 1 (5000,5000,5000) L_0x1e20270/d;
L_0x1e20330/d .functor XOR 1, L_0x1e22120, L_0x1e20270, C4<0>, C4<0>;
L_0x1e20330 .delay 1 (5000,5000,5000) L_0x1e20330/d;
L_0x1e20490/d .functor XOR 1, L_0x1e20330, L_0x1e1fa00, C4<0>, C4<0>;
L_0x1e20490 .delay 1 (5000,5000,5000) L_0x1e20490/d;
L_0x1e20690/d .functor AND 1, L_0x1e22120, L_0x1e20270, C4<1>, C4<1>;
L_0x1e20690 .delay 1 (5000,5000,5000) L_0x1e20690/d;
L_0x1e1fed0/d .functor AND 1, L_0x1e20330, L_0x1e1fa00, C4<1>, C4<1>;
L_0x1e1fed0 .delay 1 (5000,5000,5000) L_0x1e1fed0/d;
L_0x1e20950/d .functor OR 1, L_0x1e20690, L_0x1e1fed0, C4<0>, C4<0>;
L_0x1e20950 .delay 1 (5000,5000,5000) L_0x1e20950/d;
v0x1dc1b90_0 .net "AandB", 0 0, L_0x1e20690;  1 drivers
v0x1dc1c70_0 .net "BxorSub", 0 0, L_0x1e20270;  1 drivers
v0x1dc1d30_0 .net "a", 0 0, L_0x1e22120;  alias, 1 drivers
v0x1dc1e00_0 .net "b", 0 0, L_0x1e22280;  alias, 1 drivers
v0x1dc1ec0_0 .net "carryin", 0 0, L_0x1e1fa00;  alias, 1 drivers
v0x1dc1fd0_0 .net "carryout", 0 0, L_0x1e20950;  alias, 1 drivers
v0x1dc2090_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc2130_0 .net "res", 0 0, L_0x1e20490;  alias, 1 drivers
v0x1dc21f0_0 .net "xAorB", 0 0, L_0x1e20330;  1 drivers
v0x1dc2340_0 .net "xAorBandCin", 0 0, L_0x1e1fed0;  1 drivers
S_0x1dc3a20 .scope generate, "genblk1[20]" "genblk1[20]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dc3be0 .param/l "i" 0 3 141, +C4<010100>;
S_0x1dc3ca0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dc3a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e221c0/d .functor AND 1, L_0x1e24b50, L_0x1e24cb0, C4<1>, C4<1>;
L_0x1e221c0 .delay 1 (5000,5000,5000) L_0x1e221c0/d;
L_0x1e22800/d .functor NAND 1, L_0x1e24b50, L_0x1e24cb0, C4<1>, C4<1>;
L_0x1e22800 .delay 1 (5000,5000,5000) L_0x1e22800/d;
L_0x1e228c0/d .functor OR 1, L_0x1e24b50, L_0x1e24cb0, C4<0>, C4<0>;
L_0x1e228c0 .delay 1 (5000,5000,5000) L_0x1e228c0/d;
L_0x1e22ab0/d .functor NOR 1, L_0x1e24b50, L_0x1e24cb0, C4<0>, C4<0>;
L_0x1e22ab0 .delay 1 (5000,5000,5000) L_0x1e22ab0/d;
L_0x1e22b70/d .functor XOR 1, L_0x1e24b50, L_0x1e24cb0, C4<0>, C4<0>;
L_0x1e22b70 .delay 1 (5000,5000,5000) L_0x1e22b70/d;
L_0x1e235b0/d .functor NOT 1, L_0x1e224d0, C4<0>, C4<0>, C4<0>;
L_0x1e235b0 .delay 1 (5000,5000,5000) L_0x1e235b0/d;
L_0x1e23710/d .functor NOT 1, L_0x1e22570, C4<0>, C4<0>, C4<0>;
L_0x1e23710 .delay 1 (5000,5000,5000) L_0x1e23710/d;
L_0x1e237d0/d .functor NOT 1, L_0x1e22610, C4<0>, C4<0>, C4<0>;
L_0x1e237d0 .delay 1 (5000,5000,5000) L_0x1e237d0/d;
L_0x1e23980/d .functor AND 1, L_0x1e22ef0, L_0x1e235b0, L_0x1e23710, L_0x1e237d0;
L_0x1e23980 .delay 1 (5000,5000,5000) L_0x1e23980/d;
L_0x1e23b30/d .functor AND 1, L_0x1e22ef0, L_0x1e224d0, L_0x1e23710, L_0x1e237d0;
L_0x1e23b30 .delay 1 (5000,5000,5000) L_0x1e23b30/d;
L_0x1e23ce0/d .functor AND 1, L_0x1e22b70, L_0x1e235b0, L_0x1e22570, L_0x1e237d0;
L_0x1e23ce0 .delay 1 (5000,5000,5000) L_0x1e23ce0/d;
L_0x1e23ed0/d .functor AND 1, L_0x1e22ef0, L_0x1e224d0, L_0x1e22570, L_0x1e237d0;
L_0x1e23ed0 .delay 1 (5000,5000,5000) L_0x1e23ed0/d;
L_0x1e24000/d .functor AND 1, L_0x1e221c0, L_0x1e235b0, L_0x1e23710, L_0x1e22610;
L_0x1e24000 .delay 1 (5000,5000,5000) L_0x1e24000/d;
L_0x1e24260/d .functor AND 1, L_0x1e22800, L_0x1e224d0, L_0x1e23710, L_0x1e22610;
L_0x1e24260 .delay 1 (5000,5000,5000) L_0x1e24260/d;
L_0x1e23f90/d .functor AND 1, L_0x1e22ab0, L_0x1e235b0, L_0x1e22570, L_0x1e22610;
L_0x1e23f90 .delay 1 (5000,5000,5000) L_0x1e23f90/d;
L_0x1e245c0/d .functor AND 1, L_0x1e228c0, L_0x1e224d0, L_0x1e22570, L_0x1e22610;
L_0x1e245c0 .delay 1 (5000,5000,5000) L_0x1e245c0/d;
L_0x1e24760/0/0 .functor OR 1, L_0x1e23980, L_0x1e23b30, L_0x1e23ce0, L_0x1e24000;
L_0x1e24760/0/4 .functor OR 1, L_0x1e24260, L_0x1e23f90, L_0x1e245c0, L_0x1e23ed0;
L_0x1e24760/d .functor OR 1, L_0x1e24760/0/0, L_0x1e24760/0/4, C4<0>, C4<0>;
L_0x1e24760 .delay 1 (5000,5000,5000) L_0x1e24760/d;
v0x1dc4ba0_0 .net "a", 0 0, L_0x1e24b50;  1 drivers
v0x1dc4c60_0 .net "addSub", 0 0, L_0x1e22ef0;  1 drivers
v0x1dc4d30_0 .net "andRes", 0 0, L_0x1e221c0;  1 drivers
v0x1dc4e00_0 .net "b", 0 0, L_0x1e24cb0;  1 drivers
v0x1dc4ed0_0 .net "carryIn", 0 0, L_0x1e22430;  1 drivers
v0x1dc4f70_0 .net "carryOut", 0 0, L_0x1e233b0;  1 drivers
v0x1dc5040_0 .net "initialResult", 0 0, L_0x1e24760;  1 drivers
v0x1dc50e0_0 .net "isAdd", 0 0, L_0x1e23980;  1 drivers
v0x1dc5180_0 .net "isAnd", 0 0, L_0x1e24000;  1 drivers
v0x1dc52b0_0 .net "isNand", 0 0, L_0x1e24260;  1 drivers
v0x1dc5350_0 .net "isNor", 0 0, L_0x1e23f90;  1 drivers
v0x1dc53f0_0 .net "isOr", 0 0, L_0x1e245c0;  1 drivers
v0x1dc54b0_0 .net "isSLT", 0 0, L_0x1e23ed0;  1 drivers
v0x1dc5570_0 .net "isSub", 0 0, L_0x1e23b30;  1 drivers
v0x1dc5630_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc56d0_0 .net "isXor", 0 0, L_0x1e23ce0;  1 drivers
v0x1dc5790_0 .net "nandRes", 0 0, L_0x1e22800;  1 drivers
v0x1dc5940_0 .net "norRes", 0 0, L_0x1e22ab0;  1 drivers
v0x1dc59e0_0 .net "orRes", 0 0, L_0x1e228c0;  1 drivers
v0x1dc5a80_0 .net "s0", 0 0, L_0x1e224d0;  1 drivers
v0x1dc5b20_0 .net "s0inv", 0 0, L_0x1e235b0;  1 drivers
v0x1dc5be0_0 .net "s1", 0 0, L_0x1e22570;  1 drivers
v0x1dc5ca0_0 .net "s1inv", 0 0, L_0x1e23710;  1 drivers
v0x1dc5d60_0 .net "s2", 0 0, L_0x1e22610;  1 drivers
v0x1dc5e20_0 .net "s2inv", 0 0, L_0x1e237d0;  1 drivers
v0x1dc5ee0_0 .net "xorRes", 0 0, L_0x1e22b70;  1 drivers
S_0x1dc3fa0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dc3ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e22cd0/d .functor XOR 1, L_0x1e24cb0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e22cd0 .delay 1 (5000,5000,5000) L_0x1e22cd0/d;
L_0x1e22d90/d .functor XOR 1, L_0x1e24b50, L_0x1e22cd0, C4<0>, C4<0>;
L_0x1e22d90 .delay 1 (5000,5000,5000) L_0x1e22d90/d;
L_0x1e22ef0/d .functor XOR 1, L_0x1e22d90, L_0x1e22430, C4<0>, C4<0>;
L_0x1e22ef0 .delay 1 (5000,5000,5000) L_0x1e22ef0/d;
L_0x1e230f0/d .functor AND 1, L_0x1e24b50, L_0x1e22cd0, C4<1>, C4<1>;
L_0x1e230f0 .delay 1 (5000,5000,5000) L_0x1e230f0/d;
L_0x1e22930/d .functor AND 1, L_0x1e22d90, L_0x1e22430, C4<1>, C4<1>;
L_0x1e22930 .delay 1 (5000,5000,5000) L_0x1e22930/d;
L_0x1e233b0/d .functor OR 1, L_0x1e230f0, L_0x1e22930, C4<0>, C4<0>;
L_0x1e233b0 .delay 1 (5000,5000,5000) L_0x1e233b0/d;
v0x1dc4230_0 .net "AandB", 0 0, L_0x1e230f0;  1 drivers
v0x1dc4310_0 .net "BxorSub", 0 0, L_0x1e22cd0;  1 drivers
v0x1dc43d0_0 .net "a", 0 0, L_0x1e24b50;  alias, 1 drivers
v0x1dc44a0_0 .net "b", 0 0, L_0x1e24cb0;  alias, 1 drivers
v0x1dc4560_0 .net "carryin", 0 0, L_0x1e22430;  alias, 1 drivers
v0x1dc4670_0 .net "carryout", 0 0, L_0x1e233b0;  alias, 1 drivers
v0x1dc4730_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc47d0_0 .net "res", 0 0, L_0x1e22ef0;  alias, 1 drivers
v0x1dc4890_0 .net "xAorB", 0 0, L_0x1e22d90;  1 drivers
v0x1dc49e0_0 .net "xAorBandCin", 0 0, L_0x1e22930;  1 drivers
S_0x1dc60c0 .scope generate, "genblk1[21]" "genblk1[21]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dc6280 .param/l "i" 0 3 141, +C4<010101>;
S_0x1dc6340 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dc60c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e24bf0/d .functor AND 1, L_0x1e27980, L_0x1e27ae0, C4<1>, C4<1>;
L_0x1e24bf0 .delay 1 (5000,5000,5000) L_0x1e24bf0/d;
L_0x1e226b0/d .functor NAND 1, L_0x1e27980, L_0x1e27ae0, C4<1>, C4<1>;
L_0x1e226b0 .delay 1 (5000,5000,5000) L_0x1e226b0/d;
L_0x1e22770/d .functor OR 1, L_0x1e27980, L_0x1e27ae0, C4<0>, C4<0>;
L_0x1e22770 .delay 1 (5000,5000,5000) L_0x1e22770/d;
L_0x1e24ef0/d .functor NOR 1, L_0x1e27980, L_0x1e27ae0, C4<0>, C4<0>;
L_0x1e24ef0 .delay 1 (5000,5000,5000) L_0x1e24ef0/d;
L_0x1e25050/d .functor XOR 1, L_0x1e27980, L_0x1e27ae0, C4<0>, C4<0>;
L_0x1e25050 .delay 1 (5000,5000,5000) L_0x1e25050/d;
L_0x1e26360/d .functor NOT 1, L_0x1e27d30, C4<0>, C4<0>, C4<0>;
L_0x1e26360 .delay 1 (5000,5000,5000) L_0x1e26360/d;
L_0x1e264c0/d .functor NOT 1, L_0x1e0a350, C4<0>, C4<0>, C4<0>;
L_0x1e264c0 .delay 1 (5000,5000,5000) L_0x1e264c0/d;
L_0x1e26580/d .functor NOT 1, L_0x1e0a3f0, C4<0>, C4<0>, C4<0>;
L_0x1e26580 .delay 1 (5000,5000,5000) L_0x1e26580/d;
L_0x1e26730/d .functor AND 1, L_0x1e25c80, L_0x1e26360, L_0x1e264c0, L_0x1e26580;
L_0x1e26730 .delay 1 (5000,5000,5000) L_0x1e26730/d;
L_0x1e268e0/d .functor AND 1, L_0x1e25c80, L_0x1e27d30, L_0x1e264c0, L_0x1e26580;
L_0x1e268e0 .delay 1 (5000,5000,5000) L_0x1e268e0/d;
L_0x1e26a90/d .functor AND 1, L_0x1e25050, L_0x1e26360, L_0x1e0a350, L_0x1e26580;
L_0x1e26a90 .delay 1 (5000,5000,5000) L_0x1e26a90/d;
L_0x1e26c80/d .functor AND 1, L_0x1e25c80, L_0x1e27d30, L_0x1e0a350, L_0x1e26580;
L_0x1e26c80 .delay 1 (5000,5000,5000) L_0x1e26c80/d;
L_0x1e26db0/d .functor AND 1, L_0x1e24bf0, L_0x1e26360, L_0x1e264c0, L_0x1e0a3f0;
L_0x1e26db0 .delay 1 (5000,5000,5000) L_0x1e26db0/d;
L_0x1e27010/d .functor AND 1, L_0x1e226b0, L_0x1e27d30, L_0x1e264c0, L_0x1e0a3f0;
L_0x1e27010 .delay 1 (5000,5000,5000) L_0x1e27010/d;
L_0x1e26d40/d .functor AND 1, L_0x1e24ef0, L_0x1e26360, L_0x1e0a350, L_0x1e0a3f0;
L_0x1e26d40 .delay 1 (5000,5000,5000) L_0x1e26d40/d;
L_0x1e273f0/d .functor AND 1, L_0x1e22770, L_0x1e27d30, L_0x1e0a350, L_0x1e0a3f0;
L_0x1e273f0 .delay 1 (5000,5000,5000) L_0x1e273f0/d;
L_0x1e27590/0/0 .functor OR 1, L_0x1e26730, L_0x1e268e0, L_0x1e26a90, L_0x1e26db0;
L_0x1e27590/0/4 .functor OR 1, L_0x1e27010, L_0x1e26d40, L_0x1e273f0, L_0x1e26c80;
L_0x1e27590/d .functor OR 1, L_0x1e27590/0/0, L_0x1e27590/0/4, C4<0>, C4<0>;
L_0x1e27590 .delay 1 (5000,5000,5000) L_0x1e27590/d;
v0x1dc7220_0 .net "a", 0 0, L_0x1e27980;  1 drivers
v0x1dc7310_0 .net "addSub", 0 0, L_0x1e25c80;  1 drivers
v0x1dc73e0_0 .net "andRes", 0 0, L_0x1e24bf0;  1 drivers
v0x1dc74b0_0 .net "b", 0 0, L_0x1e27ae0;  1 drivers
v0x1dc7580_0 .net "carryIn", 0 0, L_0x1e27c90;  1 drivers
v0x1dc7620_0 .net "carryOut", 0 0, L_0x1e26160;  1 drivers
v0x1dc76f0_0 .net "initialResult", 0 0, L_0x1e27590;  1 drivers
v0x1dc7790_0 .net "isAdd", 0 0, L_0x1e26730;  1 drivers
v0x1dc7830_0 .net "isAnd", 0 0, L_0x1e26db0;  1 drivers
v0x1dc7960_0 .net "isNand", 0 0, L_0x1e27010;  1 drivers
v0x1dc7a00_0 .net "isNor", 0 0, L_0x1e26d40;  1 drivers
v0x1dc7aa0_0 .net "isOr", 0 0, L_0x1e273f0;  1 drivers
v0x1dc7b60_0 .net "isSLT", 0 0, L_0x1e26c80;  1 drivers
v0x1dc7c20_0 .net "isSub", 0 0, L_0x1e268e0;  1 drivers
v0x1dc7ce0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc7d80_0 .net "isXor", 0 0, L_0x1e26a90;  1 drivers
v0x1dc7e40_0 .net "nandRes", 0 0, L_0x1e226b0;  1 drivers
v0x1dc7ff0_0 .net "norRes", 0 0, L_0x1e24ef0;  1 drivers
v0x1dc8090_0 .net "orRes", 0 0, L_0x1e22770;  1 drivers
v0x1dc8130_0 .net "s0", 0 0, L_0x1e27d30;  1 drivers
v0x1dc81d0_0 .net "s0inv", 0 0, L_0x1e26360;  1 drivers
v0x1dc8290_0 .net "s1", 0 0, L_0x1e0a350;  1 drivers
v0x1dc8350_0 .net "s1inv", 0 0, L_0x1e264c0;  1 drivers
v0x1dc8410_0 .net "s2", 0 0, L_0x1e0a3f0;  1 drivers
v0x1dc84d0_0 .net "s2inv", 0 0, L_0x1e26580;  1 drivers
v0x1dc8590_0 .net "xorRes", 0 0, L_0x1e25050;  1 drivers
S_0x1dc6640 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dc6340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e25a60/d .functor XOR 1, L_0x1e27ae0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e25a60 .delay 1 (5000,5000,5000) L_0x1e25a60/d;
L_0x1e25b20/d .functor XOR 1, L_0x1e27980, L_0x1e25a60, C4<0>, C4<0>;
L_0x1e25b20 .delay 1 (5000,5000,5000) L_0x1e25b20/d;
L_0x1e25c80/d .functor XOR 1, L_0x1e25b20, L_0x1e27c90, C4<0>, C4<0>;
L_0x1e25c80 .delay 1 (5000,5000,5000) L_0x1e25c80/d;
L_0x1e25e80/d .functor AND 1, L_0x1e27980, L_0x1e25a60, C4<1>, C4<1>;
L_0x1e25e80 .delay 1 (5000,5000,5000) L_0x1e25e80/d;
L_0x1e260f0/d .functor AND 1, L_0x1e25b20, L_0x1e27c90, C4<1>, C4<1>;
L_0x1e260f0 .delay 1 (5000,5000,5000) L_0x1e260f0/d;
L_0x1e26160/d .functor OR 1, L_0x1e25e80, L_0x1e260f0, C4<0>, C4<0>;
L_0x1e26160 .delay 1 (5000,5000,5000) L_0x1e26160/d;
v0x1dc68d0_0 .net "AandB", 0 0, L_0x1e25e80;  1 drivers
v0x1dc69b0_0 .net "BxorSub", 0 0, L_0x1e25a60;  1 drivers
v0x1dc6a70_0 .net "a", 0 0, L_0x1e27980;  alias, 1 drivers
v0x1dc6b40_0 .net "b", 0 0, L_0x1e27ae0;  alias, 1 drivers
v0x1dc6c00_0 .net "carryin", 0 0, L_0x1e27c90;  alias, 1 drivers
v0x1dc6d10_0 .net "carryout", 0 0, L_0x1e26160;  alias, 1 drivers
v0x1dc6dd0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc6e70_0 .net "res", 0 0, L_0x1e25c80;  alias, 1 drivers
v0x1dc6f30_0 .net "xAorB", 0 0, L_0x1e25b20;  1 drivers
v0x1dc7060_0 .net "xAorBandCin", 0 0, L_0x1e260f0;  1 drivers
S_0x1dc8770 .scope generate, "genblk1[22]" "genblk1[22]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dc8930 .param/l "i" 0 3 141, +C4<010110>;
S_0x1dc89f0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dc8770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e27a20/d .functor AND 1, L_0x1e2a370, L_0x1e2a4d0, C4<1>, C4<1>;
L_0x1e27a20 .delay 1 (5000,5000,5000) L_0x1e27a20/d;
L_0x1e27200/d .functor NAND 1, L_0x1e2a370, L_0x1e2a4d0, C4<1>, C4<1>;
L_0x1e27200 .delay 1 (5000,5000,5000) L_0x1e27200/d;
L_0x1e0a6e0/d .functor OR 1, L_0x1e2a370, L_0x1e2a4d0, C4<0>, C4<0>;
L_0x1e0a6e0 .delay 1 (5000,5000,5000) L_0x1e0a6e0/d;
L_0x1e0a5c0/d .functor NOR 1, L_0x1e2a370, L_0x1e2a4d0, C4<0>, C4<0>;
L_0x1e0a5c0 .delay 1 (5000,5000,5000) L_0x1e0a5c0/d;
L_0x1e282e0/d .functor XOR 1, L_0x1e2a370, L_0x1e2a4d0, C4<0>, C4<0>;
L_0x1e282e0 .delay 1 (5000,5000,5000) L_0x1e282e0/d;
L_0x1e28d40/d .functor NOT 1, L_0x1e2a7b0, C4<0>, C4<0>, C4<0>;
L_0x1e28d40 .delay 1 (5000,5000,5000) L_0x1e28d40/d;
L_0x1e28ea0/d .functor NOT 1, L_0x1e27dd0, C4<0>, C4<0>, C4<0>;
L_0x1e28ea0 .delay 1 (5000,5000,5000) L_0x1e28ea0/d;
L_0x1e28f60/d .functor NOT 1, L_0x1e27e70, C4<0>, C4<0>, C4<0>;
L_0x1e28f60 .delay 1 (5000,5000,5000) L_0x1e28f60/d;
L_0x1e29110/d .functor AND 1, L_0x1e28660, L_0x1e28d40, L_0x1e28ea0, L_0x1e28f60;
L_0x1e29110 .delay 1 (5000,5000,5000) L_0x1e29110/d;
L_0x1e292c0/d .functor AND 1, L_0x1e28660, L_0x1e2a7b0, L_0x1e28ea0, L_0x1e28f60;
L_0x1e292c0 .delay 1 (5000,5000,5000) L_0x1e292c0/d;
L_0x1e294d0/d .functor AND 1, L_0x1e282e0, L_0x1e28d40, L_0x1e27dd0, L_0x1e28f60;
L_0x1e294d0 .delay 1 (5000,5000,5000) L_0x1e294d0/d;
L_0x1e296b0/d .functor AND 1, L_0x1e28660, L_0x1e2a7b0, L_0x1e27dd0, L_0x1e28f60;
L_0x1e296b0 .delay 1 (5000,5000,5000) L_0x1e296b0/d;
L_0x1e29880/d .functor AND 1, L_0x1e27a20, L_0x1e28d40, L_0x1e28ea0, L_0x1e27e70;
L_0x1e29880 .delay 1 (5000,5000,5000) L_0x1e29880/d;
L_0x1e29a60/d .functor AND 1, L_0x1e27200, L_0x1e2a7b0, L_0x1e28ea0, L_0x1e27e70;
L_0x1e29a60 .delay 1 (5000,5000,5000) L_0x1e29a60/d;
L_0x1e29810/d .functor AND 1, L_0x1e0a5c0, L_0x1e28d40, L_0x1e27dd0, L_0x1e27e70;
L_0x1e29810 .delay 1 (5000,5000,5000) L_0x1e29810/d;
L_0x1e29e40/d .functor AND 1, L_0x1e0a6e0, L_0x1e2a7b0, L_0x1e27dd0, L_0x1e27e70;
L_0x1e29e40 .delay 1 (5000,5000,5000) L_0x1e29e40/d;
L_0x1e29fe0/0/0 .functor OR 1, L_0x1e29110, L_0x1e292c0, L_0x1e294d0, L_0x1e29880;
L_0x1e29fe0/0/4 .functor OR 1, L_0x1e29a60, L_0x1e29810, L_0x1e29e40, L_0x1e296b0;
L_0x1e29fe0/d .functor OR 1, L_0x1e29fe0/0/0, L_0x1e29fe0/0/4, C4<0>, C4<0>;
L_0x1e29fe0 .delay 1 (5000,5000,5000) L_0x1e29fe0/d;
v0x1dc98f0_0 .net "a", 0 0, L_0x1e2a370;  1 drivers
v0x1dc99b0_0 .net "addSub", 0 0, L_0x1e28660;  1 drivers
v0x1dc9a80_0 .net "andRes", 0 0, L_0x1e27a20;  1 drivers
v0x1dc9b50_0 .net "b", 0 0, L_0x1e2a4d0;  1 drivers
v0x1dc9c20_0 .net "carryIn", 0 0, L_0x1e2a680;  1 drivers
v0x1dc9cc0_0 .net "carryOut", 0 0, L_0x1e28b40;  1 drivers
v0x1dc9d90_0 .net "initialResult", 0 0, L_0x1e29fe0;  1 drivers
v0x1dc9e30_0 .net "isAdd", 0 0, L_0x1e29110;  1 drivers
v0x1dc9ed0_0 .net "isAnd", 0 0, L_0x1e29880;  1 drivers
v0x1dca000_0 .net "isNand", 0 0, L_0x1e29a60;  1 drivers
v0x1dca0a0_0 .net "isNor", 0 0, L_0x1e29810;  1 drivers
v0x1dca140_0 .net "isOr", 0 0, L_0x1e29e40;  1 drivers
v0x1dca200_0 .net "isSLT", 0 0, L_0x1e296b0;  1 drivers
v0x1dca2c0_0 .net "isSub", 0 0, L_0x1e292c0;  1 drivers
v0x1dca380_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dca420_0 .net "isXor", 0 0, L_0x1e294d0;  1 drivers
v0x1dca4e0_0 .net "nandRes", 0 0, L_0x1e27200;  1 drivers
v0x1dca690_0 .net "norRes", 0 0, L_0x1e0a5c0;  1 drivers
v0x1dca730_0 .net "orRes", 0 0, L_0x1e0a6e0;  1 drivers
v0x1dca7d0_0 .net "s0", 0 0, L_0x1e2a7b0;  1 drivers
v0x1dca870_0 .net "s0inv", 0 0, L_0x1e28d40;  1 drivers
v0x1dca930_0 .net "s1", 0 0, L_0x1e27dd0;  1 drivers
v0x1dca9f0_0 .net "s1inv", 0 0, L_0x1e28ea0;  1 drivers
v0x1dcaab0_0 .net "s2", 0 0, L_0x1e27e70;  1 drivers
v0x1dcab70_0 .net "s2inv", 0 0, L_0x1e28f60;  1 drivers
v0x1dcac30_0 .net "xorRes", 0 0, L_0x1e282e0;  1 drivers
S_0x1dc8cf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dc89f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e28440/d .functor XOR 1, L_0x1e2a4d0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e28440 .delay 1 (5000,5000,5000) L_0x1e28440/d;
L_0x1e28500/d .functor XOR 1, L_0x1e2a370, L_0x1e28440, C4<0>, C4<0>;
L_0x1e28500 .delay 1 (5000,5000,5000) L_0x1e28500/d;
L_0x1e28660/d .functor XOR 1, L_0x1e28500, L_0x1e2a680, C4<0>, C4<0>;
L_0x1e28660 .delay 1 (5000,5000,5000) L_0x1e28660/d;
L_0x1e28860/d .functor AND 1, L_0x1e2a370, L_0x1e28440, C4<1>, C4<1>;
L_0x1e28860 .delay 1 (5000,5000,5000) L_0x1e28860/d;
L_0x1e28ad0/d .functor AND 1, L_0x1e28500, L_0x1e2a680, C4<1>, C4<1>;
L_0x1e28ad0 .delay 1 (5000,5000,5000) L_0x1e28ad0/d;
L_0x1e28b40/d .functor OR 1, L_0x1e28860, L_0x1e28ad0, C4<0>, C4<0>;
L_0x1e28b40 .delay 1 (5000,5000,5000) L_0x1e28b40/d;
v0x1dc8f80_0 .net "AandB", 0 0, L_0x1e28860;  1 drivers
v0x1dc9060_0 .net "BxorSub", 0 0, L_0x1e28440;  1 drivers
v0x1dc9120_0 .net "a", 0 0, L_0x1e2a370;  alias, 1 drivers
v0x1dc91f0_0 .net "b", 0 0, L_0x1e2a4d0;  alias, 1 drivers
v0x1dc92b0_0 .net "carryin", 0 0, L_0x1e2a680;  alias, 1 drivers
v0x1dc93c0_0 .net "carryout", 0 0, L_0x1e28b40;  alias, 1 drivers
v0x1dc9480_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dc9520_0 .net "res", 0 0, L_0x1e28660;  alias, 1 drivers
v0x1dc95e0_0 .net "xAorB", 0 0, L_0x1e28500;  1 drivers
v0x1dc9730_0 .net "xAorBandCin", 0 0, L_0x1e28ad0;  1 drivers
S_0x1dcae10 .scope generate, "genblk1[23]" "genblk1[23]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dcafd0 .param/l "i" 0 3 141, +C4<010111>;
S_0x1dcb090 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dcae10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e2a410/d .functor AND 1, L_0x1e2cd70, L_0x1e2ced0, C4<1>, C4<1>;
L_0x1e2a410 .delay 1 (5000,5000,5000) L_0x1e2a410/d;
L_0x1e29c50/d .functor NAND 1, L_0x1e2cd70, L_0x1e2ced0, C4<1>, C4<1>;
L_0x1e29c50 .delay 1 (5000,5000,5000) L_0x1e29c50/d;
L_0x1e28000/d .functor OR 1, L_0x1e2cd70, L_0x1e2ced0, C4<0>, C4<0>;
L_0x1e28000 .delay 1 (5000,5000,5000) L_0x1e28000/d;
L_0x1e281a0/d .functor NOR 1, L_0x1e2cd70, L_0x1e2ced0, C4<0>, C4<0>;
L_0x1e281a0 .delay 1 (5000,5000,5000) L_0x1e281a0/d;
L_0x1e2ad40/d .functor XOR 1, L_0x1e2cd70, L_0x1e2ced0, C4<0>, C4<0>;
L_0x1e2ad40 .delay 1 (5000,5000,5000) L_0x1e2ad40/d;
L_0x1e2b7a0/d .functor NOT 1, L_0x1e2d1b0, C4<0>, C4<0>, C4<0>;
L_0x1e2b7a0 .delay 1 (5000,5000,5000) L_0x1e2b7a0/d;
L_0x1dcc630/d .functor NOT 1, L_0x1e2a850, C4<0>, C4<0>, C4<0>;
L_0x1dcc630 .delay 1 (5000,5000,5000) L_0x1dcc630/d;
L_0x1e2b950/d .functor NOT 1, L_0x1e2a8f0, C4<0>, C4<0>, C4<0>;
L_0x1e2b950 .delay 1 (5000,5000,5000) L_0x1e2b950/d;
L_0x1e2bb00/d .functor AND 1, L_0x1e2b0c0, L_0x1e2b7a0, L_0x1dcc630, L_0x1e2b950;
L_0x1e2bb00 .delay 1 (5000,5000,5000) L_0x1e2bb00/d;
L_0x1e2bcb0/d .functor AND 1, L_0x1e2b0c0, L_0x1e2d1b0, L_0x1dcc630, L_0x1e2b950;
L_0x1e2bcb0 .delay 1 (5000,5000,5000) L_0x1e2bcb0/d;
L_0x1e2bec0/d .functor AND 1, L_0x1e2ad40, L_0x1e2b7a0, L_0x1e2a850, L_0x1e2b950;
L_0x1e2bec0 .delay 1 (5000,5000,5000) L_0x1e2bec0/d;
L_0x1e2c0a0/d .functor AND 1, L_0x1e2b0c0, L_0x1e2d1b0, L_0x1e2a850, L_0x1e2b950;
L_0x1e2c0a0 .delay 1 (5000,5000,5000) L_0x1e2c0a0/d;
L_0x1e2c270/d .functor AND 1, L_0x1e2a410, L_0x1e2b7a0, L_0x1dcc630, L_0x1e2a8f0;
L_0x1e2c270 .delay 1 (5000,5000,5000) L_0x1e2c270/d;
L_0x1e2c450/d .functor AND 1, L_0x1e29c50, L_0x1e2d1b0, L_0x1dcc630, L_0x1e2a8f0;
L_0x1e2c450 .delay 1 (5000,5000,5000) L_0x1e2c450/d;
L_0x1e2c200/d .functor AND 1, L_0x1e281a0, L_0x1e2b7a0, L_0x1e2a850, L_0x1e2a8f0;
L_0x1e2c200 .delay 1 (5000,5000,5000) L_0x1e2c200/d;
L_0x1e2c7e0/d .functor AND 1, L_0x1e28000, L_0x1e2d1b0, L_0x1e2a850, L_0x1e2a8f0;
L_0x1e2c7e0 .delay 1 (5000,5000,5000) L_0x1e2c7e0/d;
L_0x1e2c980/0/0 .functor OR 1, L_0x1e2bb00, L_0x1e2bcb0, L_0x1e2bec0, L_0x1e2c270;
L_0x1e2c980/0/4 .functor OR 1, L_0x1e2c450, L_0x1e2c200, L_0x1e2c7e0, L_0x1e2c0a0;
L_0x1e2c980/d .functor OR 1, L_0x1e2c980/0/0, L_0x1e2c980/0/4, C4<0>, C4<0>;
L_0x1e2c980 .delay 1 (5000,5000,5000) L_0x1e2c980/d;
v0x1dcbf90_0 .net "a", 0 0, L_0x1e2cd70;  1 drivers
v0x1dcc050_0 .net "addSub", 0 0, L_0x1e2b0c0;  1 drivers
v0x1dcc120_0 .net "andRes", 0 0, L_0x1e2a410;  1 drivers
v0x1dcc1f0_0 .net "b", 0 0, L_0x1e2ced0;  1 drivers
v0x1dcc2c0_0 .net "carryIn", 0 0, L_0x1e2d080;  1 drivers
v0x1dcc360_0 .net "carryOut", 0 0, L_0x1e2b5a0;  1 drivers
v0x1dcc430_0 .net "initialResult", 0 0, L_0x1e2c980;  1 drivers
v0x1dcc4d0_0 .net "isAdd", 0 0, L_0x1e2bb00;  1 drivers
v0x1dcc570_0 .net "isAnd", 0 0, L_0x1e2c270;  1 drivers
v0x1dcc6a0_0 .net "isNand", 0 0, L_0x1e2c450;  1 drivers
v0x1dcc740_0 .net "isNor", 0 0, L_0x1e2c200;  1 drivers
v0x1dcc7e0_0 .net "isOr", 0 0, L_0x1e2c7e0;  1 drivers
v0x1dcc8a0_0 .net "isSLT", 0 0, L_0x1e2c0a0;  1 drivers
v0x1dcc960_0 .net "isSub", 0 0, L_0x1e2bcb0;  1 drivers
v0x1dcca20_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dccac0_0 .net "isXor", 0 0, L_0x1e2bec0;  1 drivers
v0x1dccb80_0 .net "nandRes", 0 0, L_0x1e29c50;  1 drivers
v0x1dccd30_0 .net "norRes", 0 0, L_0x1e281a0;  1 drivers
v0x1dccdd0_0 .net "orRes", 0 0, L_0x1e28000;  1 drivers
v0x1dcce70_0 .net "s0", 0 0, L_0x1e2d1b0;  1 drivers
v0x1dccf10_0 .net "s0inv", 0 0, L_0x1e2b7a0;  1 drivers
v0x1dccfd0_0 .net "s1", 0 0, L_0x1e2a850;  1 drivers
v0x1dcd090_0 .net "s1inv", 0 0, L_0x1dcc630;  1 drivers
v0x1dcd150_0 .net "s2", 0 0, L_0x1e2a8f0;  1 drivers
v0x1dcd210_0 .net "s2inv", 0 0, L_0x1e2b950;  1 drivers
v0x1dcd2d0_0 .net "xorRes", 0 0, L_0x1e2ad40;  1 drivers
S_0x1dcb390 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dcb090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e2aea0/d .functor XOR 1, L_0x1e2ced0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e2aea0 .delay 1 (5000,5000,5000) L_0x1e2aea0/d;
L_0x1e2af60/d .functor XOR 1, L_0x1e2cd70, L_0x1e2aea0, C4<0>, C4<0>;
L_0x1e2af60 .delay 1 (5000,5000,5000) L_0x1e2af60/d;
L_0x1e2b0c0/d .functor XOR 1, L_0x1e2af60, L_0x1e2d080, C4<0>, C4<0>;
L_0x1e2b0c0 .delay 1 (5000,5000,5000) L_0x1e2b0c0/d;
L_0x1e2b2c0/d .functor AND 1, L_0x1e2cd70, L_0x1e2aea0, C4<1>, C4<1>;
L_0x1e2b2c0 .delay 1 (5000,5000,5000) L_0x1e2b2c0/d;
L_0x1e2b530/d .functor AND 1, L_0x1e2af60, L_0x1e2d080, C4<1>, C4<1>;
L_0x1e2b530 .delay 1 (5000,5000,5000) L_0x1e2b530/d;
L_0x1e2b5a0/d .functor OR 1, L_0x1e2b2c0, L_0x1e2b530, C4<0>, C4<0>;
L_0x1e2b5a0 .delay 1 (5000,5000,5000) L_0x1e2b5a0/d;
v0x1dcb620_0 .net "AandB", 0 0, L_0x1e2b2c0;  1 drivers
v0x1dcb700_0 .net "BxorSub", 0 0, L_0x1e2aea0;  1 drivers
v0x1dcb7c0_0 .net "a", 0 0, L_0x1e2cd70;  alias, 1 drivers
v0x1dcb890_0 .net "b", 0 0, L_0x1e2ced0;  alias, 1 drivers
v0x1dcb950_0 .net "carryin", 0 0, L_0x1e2d080;  alias, 1 drivers
v0x1dcba60_0 .net "carryout", 0 0, L_0x1e2b5a0;  alias, 1 drivers
v0x1dcbb20_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dcbbc0_0 .net "res", 0 0, L_0x1e2b0c0;  alias, 1 drivers
v0x1dcbc80_0 .net "xAorB", 0 0, L_0x1e2af60;  1 drivers
v0x1dcbdd0_0 .net "xAorBandCin", 0 0, L_0x1e2b530;  1 drivers
S_0x1dcd4b0 .scope generate, "genblk1[24]" "genblk1[24]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dcd670 .param/l "i" 0 3 141, +C4<011000>;
S_0x1dcd730 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dcd4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e2ce10/d .functor AND 1, L_0x1e2f7f0, L_0x1e2f950, C4<1>, C4<1>;
L_0x1e2ce10 .delay 1 (5000,5000,5000) L_0x1e2ce10/d;
L_0x1e2c640/d .functor NAND 1, L_0x1e2f7f0, L_0x1e2f950, C4<1>, C4<1>;
L_0x1e2c640 .delay 1 (5000,5000,5000) L_0x1e2c640/d;
L_0x1e2aa80/d .functor OR 1, L_0x1e2f7f0, L_0x1e2f950, C4<0>, C4<0>;
L_0x1e2aa80 .delay 1 (5000,5000,5000) L_0x1e2aa80/d;
L_0x1e2ac20/d .functor NOR 1, L_0x1e2f7f0, L_0x1e2f950, C4<0>, C4<0>;
L_0x1e2ac20 .delay 1 (5000,5000,5000) L_0x1e2ac20/d;
L_0x1e2d770/d .functor XOR 1, L_0x1e2f7f0, L_0x1e2f950, C4<0>, C4<0>;
L_0x1e2d770 .delay 1 (5000,5000,5000) L_0x1e2d770/d;
L_0x1e2e220/d .functor NOT 1, L_0x1e2fc30, C4<0>, C4<0>, C4<0>;
L_0x1e2e220 .delay 1 (5000,5000,5000) L_0x1e2e220/d;
L_0x1dcecd0/d .functor NOT 1, L_0x1e2d250, C4<0>, C4<0>, C4<0>;
L_0x1dcecd0 .delay 1 (5000,5000,5000) L_0x1dcecd0/d;
L_0x1e2e3d0/d .functor NOT 1, L_0x1e2d2f0, C4<0>, C4<0>, C4<0>;
L_0x1e2e3d0 .delay 1 (5000,5000,5000) L_0x1e2e3d0/d;
L_0x1e2e580/d .functor AND 1, L_0x1e2db40, L_0x1e2e220, L_0x1dcecd0, L_0x1e2e3d0;
L_0x1e2e580 .delay 1 (5000,5000,5000) L_0x1e2e580/d;
L_0x1e2e730/d .functor AND 1, L_0x1e2db40, L_0x1e2fc30, L_0x1dcecd0, L_0x1e2e3d0;
L_0x1e2e730 .delay 1 (5000,5000,5000) L_0x1e2e730/d;
L_0x1e2e940/d .functor AND 1, L_0x1e2d770, L_0x1e2e220, L_0x1e2d250, L_0x1e2e3d0;
L_0x1e2e940 .delay 1 (5000,5000,5000) L_0x1e2e940/d;
L_0x1e2eb20/d .functor AND 1, L_0x1e2db40, L_0x1e2fc30, L_0x1e2d250, L_0x1e2e3d0;
L_0x1e2eb20 .delay 1 (5000,5000,5000) L_0x1e2eb20/d;
L_0x1e2ecf0/d .functor AND 1, L_0x1e2ce10, L_0x1e2e220, L_0x1dcecd0, L_0x1e2d2f0;
L_0x1e2ecf0 .delay 1 (5000,5000,5000) L_0x1e2ecf0/d;
L_0x1e2eed0/d .functor AND 1, L_0x1e2c640, L_0x1e2fc30, L_0x1dcecd0, L_0x1e2d2f0;
L_0x1e2eed0 .delay 1 (5000,5000,5000) L_0x1e2eed0/d;
L_0x1e2ec80/d .functor AND 1, L_0x1e2ac20, L_0x1e2e220, L_0x1e2d250, L_0x1e2d2f0;
L_0x1e2ec80 .delay 1 (5000,5000,5000) L_0x1e2ec80/d;
L_0x1e2f260/d .functor AND 1, L_0x1e2aa80, L_0x1e2fc30, L_0x1e2d250, L_0x1e2d2f0;
L_0x1e2f260 .delay 1 (5000,5000,5000) L_0x1e2f260/d;
L_0x1e2f400/0/0 .functor OR 1, L_0x1e2e580, L_0x1e2e730, L_0x1e2e940, L_0x1e2ecf0;
L_0x1e2f400/0/4 .functor OR 1, L_0x1e2eed0, L_0x1e2ec80, L_0x1e2f260, L_0x1e2eb20;
L_0x1e2f400/d .functor OR 1, L_0x1e2f400/0/0, L_0x1e2f400/0/4, C4<0>, C4<0>;
L_0x1e2f400 .delay 1 (5000,5000,5000) L_0x1e2f400/d;
v0x1dce630_0 .net "a", 0 0, L_0x1e2f7f0;  1 drivers
v0x1dce6f0_0 .net "addSub", 0 0, L_0x1e2db40;  1 drivers
v0x1dce7c0_0 .net "andRes", 0 0, L_0x1e2ce10;  1 drivers
v0x1dce890_0 .net "b", 0 0, L_0x1e2f950;  1 drivers
v0x1dce960_0 .net "carryIn", 0 0, L_0x1e2fb00;  1 drivers
v0x1dcea00_0 .net "carryOut", 0 0, L_0x1e2e020;  1 drivers
v0x1dcead0_0 .net "initialResult", 0 0, L_0x1e2f400;  1 drivers
v0x1dceb70_0 .net "isAdd", 0 0, L_0x1e2e580;  1 drivers
v0x1dcec10_0 .net "isAnd", 0 0, L_0x1e2ecf0;  1 drivers
v0x1dced40_0 .net "isNand", 0 0, L_0x1e2eed0;  1 drivers
v0x1dcede0_0 .net "isNor", 0 0, L_0x1e2ec80;  1 drivers
v0x1dcee80_0 .net "isOr", 0 0, L_0x1e2f260;  1 drivers
v0x1dcef40_0 .net "isSLT", 0 0, L_0x1e2eb20;  1 drivers
v0x1dcf000_0 .net "isSub", 0 0, L_0x1e2e730;  1 drivers
v0x1dcf0c0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dcf160_0 .net "isXor", 0 0, L_0x1e2e940;  1 drivers
v0x1dcf220_0 .net "nandRes", 0 0, L_0x1e2c640;  1 drivers
v0x1dcf3d0_0 .net "norRes", 0 0, L_0x1e2ac20;  1 drivers
v0x1dcf470_0 .net "orRes", 0 0, L_0x1e2aa80;  1 drivers
v0x1dcf510_0 .net "s0", 0 0, L_0x1e2fc30;  1 drivers
v0x1dcf5b0_0 .net "s0inv", 0 0, L_0x1e2e220;  1 drivers
v0x1dcf670_0 .net "s1", 0 0, L_0x1e2d250;  1 drivers
v0x1dcf730_0 .net "s1inv", 0 0, L_0x1dcecd0;  1 drivers
v0x1dcf7f0_0 .net "s2", 0 0, L_0x1e2d2f0;  1 drivers
v0x1dcf8b0_0 .net "s2inv", 0 0, L_0x1e2e3d0;  1 drivers
v0x1dcf970_0 .net "xorRes", 0 0, L_0x1e2d770;  1 drivers
S_0x1dcda30 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dcd730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e2d830/d .functor XOR 1, L_0x1e2f950, L_0x1e45180, C4<0>, C4<0>;
L_0x1e2d830 .delay 1 (5000,5000,5000) L_0x1e2d830/d;
L_0x1e2d990/d .functor XOR 1, L_0x1e2f7f0, L_0x1e2d830, C4<0>, C4<0>;
L_0x1e2d990 .delay 1 (5000,5000,5000) L_0x1e2d990/d;
L_0x1e2db40/d .functor XOR 1, L_0x1e2d990, L_0x1e2fb00, C4<0>, C4<0>;
L_0x1e2db40 .delay 1 (5000,5000,5000) L_0x1e2db40/d;
L_0x1e2dd40/d .functor AND 1, L_0x1e2f7f0, L_0x1e2d830, C4<1>, C4<1>;
L_0x1e2dd40 .delay 1 (5000,5000,5000) L_0x1e2dd40/d;
L_0x1e2dfb0/d .functor AND 1, L_0x1e2d990, L_0x1e2fb00, C4<1>, C4<1>;
L_0x1e2dfb0 .delay 1 (5000,5000,5000) L_0x1e2dfb0/d;
L_0x1e2e020/d .functor OR 1, L_0x1e2dd40, L_0x1e2dfb0, C4<0>, C4<0>;
L_0x1e2e020 .delay 1 (5000,5000,5000) L_0x1e2e020/d;
v0x1dcdcc0_0 .net "AandB", 0 0, L_0x1e2dd40;  1 drivers
v0x1dcdda0_0 .net "BxorSub", 0 0, L_0x1e2d830;  1 drivers
v0x1dcde60_0 .net "a", 0 0, L_0x1e2f7f0;  alias, 1 drivers
v0x1dcdf30_0 .net "b", 0 0, L_0x1e2f950;  alias, 1 drivers
v0x1dcdff0_0 .net "carryin", 0 0, L_0x1e2fb00;  alias, 1 drivers
v0x1dce100_0 .net "carryout", 0 0, L_0x1e2e020;  alias, 1 drivers
v0x1dce1c0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dce260_0 .net "res", 0 0, L_0x1e2db40;  alias, 1 drivers
v0x1dce320_0 .net "xAorB", 0 0, L_0x1e2d990;  1 drivers
v0x1dce470_0 .net "xAorBandCin", 0 0, L_0x1e2dfb0;  1 drivers
S_0x1dcfb50 .scope generate, "genblk1[25]" "genblk1[25]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dcfd10 .param/l "i" 0 3 141, +C4<011001>;
S_0x1dcfdd0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dcfb50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e2f890/d .functor AND 1, L_0x1e32240, L_0x1e323a0, C4<1>, C4<1>;
L_0x1e2f890 .delay 1 (5000,5000,5000) L_0x1e2f890/d;
L_0x1e2f0c0/d .functor NAND 1, L_0x1e32240, L_0x1e323a0, C4<1>, C4<1>;
L_0x1e2f0c0 .delay 1 (5000,5000,5000) L_0x1e2f0c0/d;
L_0x1e2d6f0/d .functor OR 1, L_0x1e32240, L_0x1e323a0, C4<0>, C4<0>;
L_0x1e2d6f0 .delay 1 (5000,5000,5000) L_0x1e2d6f0/d;
L_0x1e2d620/d .functor NOR 1, L_0x1e32240, L_0x1e323a0, C4<0>, C4<0>;
L_0x1e2d620 .delay 1 (5000,5000,5000) L_0x1e2d620/d;
L_0x1e301e0/d .functor XOR 1, L_0x1e32240, L_0x1e323a0, C4<0>, C4<0>;
L_0x1e301e0 .delay 1 (5000,5000,5000) L_0x1e301e0/d;
L_0x1e30c20/d .functor NOT 1, L_0x1e2fd70, C4<0>, C4<0>, C4<0>;
L_0x1e30c20 .delay 1 (5000,5000,5000) L_0x1e30c20/d;
L_0x1dd1370/d .functor NOT 1, L_0x1e2fe10, C4<0>, C4<0>, C4<0>;
L_0x1dd1370 .delay 1 (5000,5000,5000) L_0x1dd1370/d;
L_0x1e30dd0/d .functor NOT 1, L_0x1e2feb0, C4<0>, C4<0>, C4<0>;
L_0x1e30dd0 .delay 1 (5000,5000,5000) L_0x1e30dd0/d;
L_0x1e30f80/d .functor AND 1, L_0x1e305b0, L_0x1e30c20, L_0x1dd1370, L_0x1e30dd0;
L_0x1e30f80 .delay 1 (5000,5000,5000) L_0x1e30f80/d;
L_0x1e31180/d .functor AND 1, L_0x1e305b0, L_0x1e2fd70, L_0x1dd1370, L_0x1e30dd0;
L_0x1e31180 .delay 1 (5000,5000,5000) L_0x1e31180/d;
L_0x1e31390/d .functor AND 1, L_0x1e301e0, L_0x1e30c20, L_0x1e2fe10, L_0x1e30dd0;
L_0x1e31390 .delay 1 (5000,5000,5000) L_0x1e31390/d;
L_0x1e31570/d .functor AND 1, L_0x1e305b0, L_0x1e2fd70, L_0x1e2fe10, L_0x1e30dd0;
L_0x1e31570 .delay 1 (5000,5000,5000) L_0x1e31570/d;
L_0x1e31740/d .functor AND 1, L_0x1e2f890, L_0x1e30c20, L_0x1dd1370, L_0x1e2feb0;
L_0x1e31740 .delay 1 (5000,5000,5000) L_0x1e31740/d;
L_0x1e31920/d .functor AND 1, L_0x1e2f0c0, L_0x1e2fd70, L_0x1dd1370, L_0x1e2feb0;
L_0x1e31920 .delay 1 (5000,5000,5000) L_0x1e31920/d;
L_0x1e316d0/d .functor AND 1, L_0x1e2d620, L_0x1e30c20, L_0x1e2fe10, L_0x1e2feb0;
L_0x1e316d0 .delay 1 (5000,5000,5000) L_0x1e316d0/d;
L_0x1e31cb0/d .functor AND 1, L_0x1e2d6f0, L_0x1e2fd70, L_0x1e2fe10, L_0x1e2feb0;
L_0x1e31cb0 .delay 1 (5000,5000,5000) L_0x1e31cb0/d;
L_0x1e31e50/0/0 .functor OR 1, L_0x1e30f80, L_0x1e31180, L_0x1e31390, L_0x1e31740;
L_0x1e31e50/0/4 .functor OR 1, L_0x1e31920, L_0x1e316d0, L_0x1e31cb0, L_0x1e31570;
L_0x1e31e50/d .functor OR 1, L_0x1e31e50/0/0, L_0x1e31e50/0/4, C4<0>, C4<0>;
L_0x1e31e50 .delay 1 (5000,5000,5000) L_0x1e31e50/d;
v0x1dd0cd0_0 .net "a", 0 0, L_0x1e32240;  1 drivers
v0x1dd0d90_0 .net "addSub", 0 0, L_0x1e305b0;  1 drivers
v0x1dd0e60_0 .net "andRes", 0 0, L_0x1e2f890;  1 drivers
v0x1dd0f30_0 .net "b", 0 0, L_0x1e323a0;  1 drivers
v0x1dd1000_0 .net "carryIn", 0 0, L_0x1e2fcd0;  1 drivers
v0x1dd10a0_0 .net "carryOut", 0 0, L_0x1e30a20;  1 drivers
v0x1dd1170_0 .net "initialResult", 0 0, L_0x1e31e50;  1 drivers
v0x1dd1210_0 .net "isAdd", 0 0, L_0x1e30f80;  1 drivers
v0x1dd12b0_0 .net "isAnd", 0 0, L_0x1e31740;  1 drivers
v0x1dd13e0_0 .net "isNand", 0 0, L_0x1e31920;  1 drivers
v0x1dd1480_0 .net "isNor", 0 0, L_0x1e316d0;  1 drivers
v0x1dd1520_0 .net "isOr", 0 0, L_0x1e31cb0;  1 drivers
v0x1dd15e0_0 .net "isSLT", 0 0, L_0x1e31570;  1 drivers
v0x1dd16a0_0 .net "isSub", 0 0, L_0x1e31180;  1 drivers
v0x1dd1760_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd1800_0 .net "isXor", 0 0, L_0x1e31390;  1 drivers
v0x1dd18c0_0 .net "nandRes", 0 0, L_0x1e2f0c0;  1 drivers
v0x1dd1a70_0 .net "norRes", 0 0, L_0x1e2d620;  1 drivers
v0x1dd1b10_0 .net "orRes", 0 0, L_0x1e2d6f0;  1 drivers
v0x1dd1bb0_0 .net "s0", 0 0, L_0x1e2fd70;  1 drivers
v0x1dd1c50_0 .net "s0inv", 0 0, L_0x1e30c20;  1 drivers
v0x1dd1d10_0 .net "s1", 0 0, L_0x1e2fe10;  1 drivers
v0x1dd1dd0_0 .net "s1inv", 0 0, L_0x1dd1370;  1 drivers
v0x1dd1e90_0 .net "s2", 0 0, L_0x1e2feb0;  1 drivers
v0x1dd1f50_0 .net "s2inv", 0 0, L_0x1e30dd0;  1 drivers
v0x1dd2010_0 .net "xorRes", 0 0, L_0x1e301e0;  1 drivers
S_0x1dd00d0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dcfdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e30340/d .functor XOR 1, L_0x1e323a0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e30340 .delay 1 (5000,5000,5000) L_0x1e30340/d;
L_0x1e30400/d .functor XOR 1, L_0x1e32240, L_0x1e30340, C4<0>, C4<0>;
L_0x1e30400 .delay 1 (5000,5000,5000) L_0x1e30400/d;
L_0x1e305b0/d .functor XOR 1, L_0x1e30400, L_0x1e2fcd0, C4<0>, C4<0>;
L_0x1e305b0 .delay 1 (5000,5000,5000) L_0x1e305b0/d;
L_0x1e307b0/d .functor AND 1, L_0x1e32240, L_0x1e30340, C4<1>, C4<1>;
L_0x1e307b0 .delay 1 (5000,5000,5000) L_0x1e307b0/d;
L_0x1e2d4d0/d .functor AND 1, L_0x1e30400, L_0x1e2fcd0, C4<1>, C4<1>;
L_0x1e2d4d0 .delay 1 (5000,5000,5000) L_0x1e2d4d0/d;
L_0x1e30a20/d .functor OR 1, L_0x1e307b0, L_0x1e2d4d0, C4<0>, C4<0>;
L_0x1e30a20 .delay 1 (5000,5000,5000) L_0x1e30a20/d;
v0x1dd0360_0 .net "AandB", 0 0, L_0x1e307b0;  1 drivers
v0x1dd0440_0 .net "BxorSub", 0 0, L_0x1e30340;  1 drivers
v0x1dd0500_0 .net "a", 0 0, L_0x1e32240;  alias, 1 drivers
v0x1dd05d0_0 .net "b", 0 0, L_0x1e323a0;  alias, 1 drivers
v0x1dd0690_0 .net "carryin", 0 0, L_0x1e2fcd0;  alias, 1 drivers
v0x1dd07a0_0 .net "carryout", 0 0, L_0x1e30a20;  alias, 1 drivers
v0x1dd0860_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd0900_0 .net "res", 0 0, L_0x1e305b0;  alias, 1 drivers
v0x1dd09c0_0 .net "xAorB", 0 0, L_0x1e30400;  1 drivers
v0x1dd0b10_0 .net "xAorBandCin", 0 0, L_0x1e2d4d0;  1 drivers
S_0x1dd21f0 .scope generate, "genblk1[26]" "genblk1[26]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dd23b0 .param/l "i" 0 3 141, +C4<011010>;
S_0x1dd2470 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dd21f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e322e0/d .functor AND 1, L_0x1e34cc0, L_0x1e34e20, C4<1>, C4<1>;
L_0x1e322e0 .delay 1 (5000,5000,5000) L_0x1e322e0/d;
L_0x1e31b10/d .functor NAND 1, L_0x1e34cc0, L_0x1e34e20, C4<1>, C4<1>;
L_0x1e31b10 .delay 1 (5000,5000,5000) L_0x1e31b10/d;
L_0x1e30090/d .functor OR 1, L_0x1e34cc0, L_0x1e34e20, C4<0>, C4<0>;
L_0x1e30090 .delay 1 (5000,5000,5000) L_0x1e30090/d;
L_0x1e32b60/d .functor NOR 1, L_0x1e34cc0, L_0x1e34e20, C4<0>, C4<0>;
L_0x1e32b60 .delay 1 (5000,5000,5000) L_0x1e32b60/d;
L_0x1e32c20/d .functor XOR 1, L_0x1e34cc0, L_0x1e34e20, C4<0>, C4<0>;
L_0x1e32c20 .delay 1 (5000,5000,5000) L_0x1e32c20/d;
L_0x1e33680/d .functor NOT 1, L_0x1e325e0, C4<0>, C4<0>, C4<0>;
L_0x1e33680 .delay 1 (5000,5000,5000) L_0x1e33680/d;
L_0x1e337e0/d .functor NOT 1, L_0x1e32680, C4<0>, C4<0>, C4<0>;
L_0x1e337e0 .delay 1 (5000,5000,5000) L_0x1e337e0/d;
L_0x1e338a0/d .functor NOT 1, L_0x1e32720, C4<0>, C4<0>, C4<0>;
L_0x1e338a0 .delay 1 (5000,5000,5000) L_0x1e338a0/d;
L_0x1e33a50/d .functor AND 1, L_0x1e32fa0, L_0x1e33680, L_0x1e337e0, L_0x1e338a0;
L_0x1e33a50 .delay 1 (5000,5000,5000) L_0x1e33a50/d;
L_0x1e33c00/d .functor AND 1, L_0x1e32fa0, L_0x1e325e0, L_0x1e337e0, L_0x1e338a0;
L_0x1e33c00 .delay 1 (5000,5000,5000) L_0x1e33c00/d;
L_0x1e33e10/d .functor AND 1, L_0x1e32c20, L_0x1e33680, L_0x1e32680, L_0x1e338a0;
L_0x1e33e10 .delay 1 (5000,5000,5000) L_0x1e33e10/d;
L_0x1e33ff0/d .functor AND 1, L_0x1e32fa0, L_0x1e325e0, L_0x1e32680, L_0x1e338a0;
L_0x1e33ff0 .delay 1 (5000,5000,5000) L_0x1e33ff0/d;
L_0x1e341c0/d .functor AND 1, L_0x1e322e0, L_0x1e33680, L_0x1e337e0, L_0x1e32720;
L_0x1e341c0 .delay 1 (5000,5000,5000) L_0x1e341c0/d;
L_0x1e343a0/d .functor AND 1, L_0x1e31b10, L_0x1e325e0, L_0x1e337e0, L_0x1e32720;
L_0x1e343a0 .delay 1 (5000,5000,5000) L_0x1e343a0/d;
L_0x1e34150/d .functor AND 1, L_0x1e32b60, L_0x1e33680, L_0x1e32680, L_0x1e32720;
L_0x1e34150 .delay 1 (5000,5000,5000) L_0x1e34150/d;
L_0x1e34730/d .functor AND 1, L_0x1e30090, L_0x1e325e0, L_0x1e32680, L_0x1e32720;
L_0x1e34730 .delay 1 (5000,5000,5000) L_0x1e34730/d;
L_0x1e348d0/0/0 .functor OR 1, L_0x1e33a50, L_0x1e33c00, L_0x1e33e10, L_0x1e341c0;
L_0x1e348d0/0/4 .functor OR 1, L_0x1e343a0, L_0x1e34150, L_0x1e34730, L_0x1e33ff0;
L_0x1e348d0/d .functor OR 1, L_0x1e348d0/0/0, L_0x1e348d0/0/4, C4<0>, C4<0>;
L_0x1e348d0 .delay 1 (5000,5000,5000) L_0x1e348d0/d;
v0x1dd3370_0 .net "a", 0 0, L_0x1e34cc0;  1 drivers
v0x1dd3430_0 .net "addSub", 0 0, L_0x1e32fa0;  1 drivers
v0x1dd3500_0 .net "andRes", 0 0, L_0x1e322e0;  1 drivers
v0x1dd35d0_0 .net "b", 0 0, L_0x1e34e20;  1 drivers
v0x1dd36a0_0 .net "carryIn", 0 0, L_0x1e32a90;  1 drivers
v0x1dd3740_0 .net "carryOut", 0 0, L_0x1e33480;  1 drivers
v0x1dd3810_0 .net "initialResult", 0 0, L_0x1e348d0;  1 drivers
v0x1dd38b0_0 .net "isAdd", 0 0, L_0x1e33a50;  1 drivers
v0x1dd3950_0 .net "isAnd", 0 0, L_0x1e341c0;  1 drivers
v0x1dd3a80_0 .net "isNand", 0 0, L_0x1e343a0;  1 drivers
v0x1dd3b20_0 .net "isNor", 0 0, L_0x1e34150;  1 drivers
v0x1dd3bc0_0 .net "isOr", 0 0, L_0x1e34730;  1 drivers
v0x1dd3c80_0 .net "isSLT", 0 0, L_0x1e33ff0;  1 drivers
v0x1dd3d40_0 .net "isSub", 0 0, L_0x1e33c00;  1 drivers
v0x1dd3e00_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd3ea0_0 .net "isXor", 0 0, L_0x1e33e10;  1 drivers
v0x1dd3f60_0 .net "nandRes", 0 0, L_0x1e31b10;  1 drivers
v0x1dd4110_0 .net "norRes", 0 0, L_0x1e32b60;  1 drivers
v0x1dd41b0_0 .net "orRes", 0 0, L_0x1e30090;  1 drivers
v0x1dd4250_0 .net "s0", 0 0, L_0x1e325e0;  1 drivers
v0x1dd42f0_0 .net "s0inv", 0 0, L_0x1e33680;  1 drivers
v0x1dd43b0_0 .net "s1", 0 0, L_0x1e32680;  1 drivers
v0x1dd4470_0 .net "s1inv", 0 0, L_0x1e337e0;  1 drivers
v0x1dd4530_0 .net "s2", 0 0, L_0x1e32720;  1 drivers
v0x1dd45f0_0 .net "s2inv", 0 0, L_0x1e338a0;  1 drivers
v0x1dd46b0_0 .net "xorRes", 0 0, L_0x1e32c20;  1 drivers
S_0x1dd2770 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dd2470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e32d80/d .functor XOR 1, L_0x1e34e20, L_0x1e45180, C4<0>, C4<0>;
L_0x1e32d80 .delay 1 (5000,5000,5000) L_0x1e32d80/d;
L_0x1e32df0/d .functor XOR 1, L_0x1e34cc0, L_0x1e32d80, C4<0>, C4<0>;
L_0x1e32df0 .delay 1 (5000,5000,5000) L_0x1e32df0/d;
L_0x1e32fa0/d .functor XOR 1, L_0x1e32df0, L_0x1e32a90, C4<0>, C4<0>;
L_0x1e32fa0 .delay 1 (5000,5000,5000) L_0x1e32fa0/d;
L_0x1e331a0/d .functor AND 1, L_0x1e34cc0, L_0x1e32d80, C4<1>, C4<1>;
L_0x1e331a0 .delay 1 (5000,5000,5000) L_0x1e331a0/d;
L_0x1e33410/d .functor AND 1, L_0x1e32df0, L_0x1e32a90, C4<1>, C4<1>;
L_0x1e33410 .delay 1 (5000,5000,5000) L_0x1e33410/d;
L_0x1e33480/d .functor OR 1, L_0x1e331a0, L_0x1e33410, C4<0>, C4<0>;
L_0x1e33480 .delay 1 (5000,5000,5000) L_0x1e33480/d;
v0x1dd2a00_0 .net "AandB", 0 0, L_0x1e331a0;  1 drivers
v0x1dd2ae0_0 .net "BxorSub", 0 0, L_0x1e32d80;  1 drivers
v0x1dd2ba0_0 .net "a", 0 0, L_0x1e34cc0;  alias, 1 drivers
v0x1dd2c70_0 .net "b", 0 0, L_0x1e34e20;  alias, 1 drivers
v0x1dd2d30_0 .net "carryin", 0 0, L_0x1e32a90;  alias, 1 drivers
v0x1dd2e40_0 .net "carryout", 0 0, L_0x1e33480;  alias, 1 drivers
v0x1dd2f00_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd2fa0_0 .net "res", 0 0, L_0x1e32fa0;  alias, 1 drivers
v0x1dd3060_0 .net "xAorB", 0 0, L_0x1e32df0;  1 drivers
v0x1dd31b0_0 .net "xAorBandCin", 0 0, L_0x1e33410;  1 drivers
S_0x1dd4890 .scope generate, "genblk1[27]" "genblk1[27]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dd4a50 .param/l "i" 0 3 141, +C4<011011>;
S_0x1dd4b10 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dd4890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e34d60/d .functor AND 1, L_0x1e376a0, L_0x1e37800, C4<1>, C4<1>;
L_0x1e34d60 .delay 1 (5000,5000,5000) L_0x1e34d60/d;
L_0x1e34590/d .functor NAND 1, L_0x1e376a0, L_0x1e37800, C4<1>, C4<1>;
L_0x1e34590 .delay 1 (5000,5000,5000) L_0x1e34590/d;
L_0x1e32860/d .functor OR 1, L_0x1e376a0, L_0x1e37800, C4<0>, C4<0>;
L_0x1e32860 .delay 1 (5000,5000,5000) L_0x1e32860/d;
L_0x1e355d0/d .functor NOR 1, L_0x1e376a0, L_0x1e37800, C4<0>, C4<0>;
L_0x1e355d0 .delay 1 (5000,5000,5000) L_0x1e355d0/d;
L_0x1e35690/d .functor XOR 1, L_0x1e376a0, L_0x1e37800, C4<0>, C4<0>;
L_0x1e35690 .delay 1 (5000,5000,5000) L_0x1e35690/d;
L_0x1e360d0/d .functor NOT 1, L_0x1e35070, C4<0>, C4<0>, C4<0>;
L_0x1e360d0 .delay 1 (5000,5000,5000) L_0x1e360d0/d;
L_0x1dd60b0/d .functor NOT 1, L_0x1e35110, C4<0>, C4<0>, C4<0>;
L_0x1dd60b0 .delay 1 (5000,5000,5000) L_0x1dd60b0/d;
L_0x1e36280/d .functor NOT 1, L_0x1e351b0, C4<0>, C4<0>, C4<0>;
L_0x1e36280 .delay 1 (5000,5000,5000) L_0x1e36280/d;
L_0x1e36430/d .functor AND 1, L_0x1e35a10, L_0x1e360d0, L_0x1dd60b0, L_0x1e36280;
L_0x1e36430 .delay 1 (5000,5000,5000) L_0x1e36430/d;
L_0x1e365e0/d .functor AND 1, L_0x1e35a10, L_0x1e35070, L_0x1dd60b0, L_0x1e36280;
L_0x1e365e0 .delay 1 (5000,5000,5000) L_0x1e365e0/d;
L_0x1e367f0/d .functor AND 1, L_0x1e35690, L_0x1e360d0, L_0x1e35110, L_0x1e36280;
L_0x1e367f0 .delay 1 (5000,5000,5000) L_0x1e367f0/d;
L_0x1e369d0/d .functor AND 1, L_0x1e35a10, L_0x1e35070, L_0x1e35110, L_0x1e36280;
L_0x1e369d0 .delay 1 (5000,5000,5000) L_0x1e369d0/d;
L_0x1e36ba0/d .functor AND 1, L_0x1e34d60, L_0x1e360d0, L_0x1dd60b0, L_0x1e351b0;
L_0x1e36ba0 .delay 1 (5000,5000,5000) L_0x1e36ba0/d;
L_0x1e36d80/d .functor AND 1, L_0x1e34590, L_0x1e35070, L_0x1dd60b0, L_0x1e351b0;
L_0x1e36d80 .delay 1 (5000,5000,5000) L_0x1e36d80/d;
L_0x1e36b30/d .functor AND 1, L_0x1e355d0, L_0x1e360d0, L_0x1e35110, L_0x1e351b0;
L_0x1e36b30 .delay 1 (5000,5000,5000) L_0x1e36b30/d;
L_0x1e37110/d .functor AND 1, L_0x1e32860, L_0x1e35070, L_0x1e35110, L_0x1e351b0;
L_0x1e37110 .delay 1 (5000,5000,5000) L_0x1e37110/d;
L_0x1e372b0/0/0 .functor OR 1, L_0x1e36430, L_0x1e365e0, L_0x1e367f0, L_0x1e36ba0;
L_0x1e372b0/0/4 .functor OR 1, L_0x1e36d80, L_0x1e36b30, L_0x1e37110, L_0x1e369d0;
L_0x1e372b0/d .functor OR 1, L_0x1e372b0/0/0, L_0x1e372b0/0/4, C4<0>, C4<0>;
L_0x1e372b0 .delay 1 (5000,5000,5000) L_0x1e372b0/d;
v0x1dd5a10_0 .net "a", 0 0, L_0x1e376a0;  1 drivers
v0x1dd5ad0_0 .net "addSub", 0 0, L_0x1e35a10;  1 drivers
v0x1dd5ba0_0 .net "andRes", 0 0, L_0x1e34d60;  1 drivers
v0x1dd5c70_0 .net "b", 0 0, L_0x1e37800;  1 drivers
v0x1dd5d40_0 .net "carryIn", 0 0, L_0x1e34fd0;  1 drivers
v0x1dd5de0_0 .net "carryOut", 0 0, L_0x1e35ed0;  1 drivers
v0x1dd5eb0_0 .net "initialResult", 0 0, L_0x1e372b0;  1 drivers
v0x1dd5f50_0 .net "isAdd", 0 0, L_0x1e36430;  1 drivers
v0x1dd5ff0_0 .net "isAnd", 0 0, L_0x1e36ba0;  1 drivers
v0x1dd6120_0 .net "isNand", 0 0, L_0x1e36d80;  1 drivers
v0x1dd61c0_0 .net "isNor", 0 0, L_0x1e36b30;  1 drivers
v0x1dd6260_0 .net "isOr", 0 0, L_0x1e37110;  1 drivers
v0x1dd6320_0 .net "isSLT", 0 0, L_0x1e369d0;  1 drivers
v0x1dd63e0_0 .net "isSub", 0 0, L_0x1e365e0;  1 drivers
v0x1dd64a0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd6540_0 .net "isXor", 0 0, L_0x1e367f0;  1 drivers
v0x1dd6600_0 .net "nandRes", 0 0, L_0x1e34590;  1 drivers
v0x1dd67b0_0 .net "norRes", 0 0, L_0x1e355d0;  1 drivers
v0x1dd6850_0 .net "orRes", 0 0, L_0x1e32860;  1 drivers
v0x1dd68f0_0 .net "s0", 0 0, L_0x1e35070;  1 drivers
v0x1dd6990_0 .net "s0inv", 0 0, L_0x1e360d0;  1 drivers
v0x1dd6a50_0 .net "s1", 0 0, L_0x1e35110;  1 drivers
v0x1dd6b10_0 .net "s1inv", 0 0, L_0x1dd60b0;  1 drivers
v0x1dd6bd0_0 .net "s2", 0 0, L_0x1e351b0;  1 drivers
v0x1dd6c90_0 .net "s2inv", 0 0, L_0x1e36280;  1 drivers
v0x1dd6d50_0 .net "xorRes", 0 0, L_0x1e35690;  1 drivers
S_0x1dd4e10 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dd4b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e357f0/d .functor XOR 1, L_0x1e37800, L_0x1e45180, C4<0>, C4<0>;
L_0x1e357f0 .delay 1 (5000,5000,5000) L_0x1e357f0/d;
L_0x1e358b0/d .functor XOR 1, L_0x1e376a0, L_0x1e357f0, C4<0>, C4<0>;
L_0x1e358b0 .delay 1 (5000,5000,5000) L_0x1e358b0/d;
L_0x1e35a10/d .functor XOR 1, L_0x1e358b0, L_0x1e34fd0, C4<0>, C4<0>;
L_0x1e35a10 .delay 1 (5000,5000,5000) L_0x1e35a10/d;
L_0x1e35c10/d .functor AND 1, L_0x1e376a0, L_0x1e357f0, C4<1>, C4<1>;
L_0x1e35c10 .delay 1 (5000,5000,5000) L_0x1e35c10/d;
L_0x1e328d0/d .functor AND 1, L_0x1e358b0, L_0x1e34fd0, C4<1>, C4<1>;
L_0x1e328d0 .delay 1 (5000,5000,5000) L_0x1e328d0/d;
L_0x1e35ed0/d .functor OR 1, L_0x1e35c10, L_0x1e328d0, C4<0>, C4<0>;
L_0x1e35ed0 .delay 1 (5000,5000,5000) L_0x1e35ed0/d;
v0x1dd50a0_0 .net "AandB", 0 0, L_0x1e35c10;  1 drivers
v0x1dd5180_0 .net "BxorSub", 0 0, L_0x1e357f0;  1 drivers
v0x1dd5240_0 .net "a", 0 0, L_0x1e376a0;  alias, 1 drivers
v0x1dd5310_0 .net "b", 0 0, L_0x1e37800;  alias, 1 drivers
v0x1dd53d0_0 .net "carryin", 0 0, L_0x1e34fd0;  alias, 1 drivers
v0x1dd54e0_0 .net "carryout", 0 0, L_0x1e35ed0;  alias, 1 drivers
v0x1dd55a0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd5640_0 .net "res", 0 0, L_0x1e35a10;  alias, 1 drivers
v0x1dd5700_0 .net "xAorB", 0 0, L_0x1e358b0;  1 drivers
v0x1dd5850_0 .net "xAorBandCin", 0 0, L_0x1e328d0;  1 drivers
S_0x1dd6f30 .scope generate, "genblk1[28]" "genblk1[28]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dd70f0 .param/l "i" 0 3 141, +C4<011100>;
S_0x1dd71b0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dd6f30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e37740/d .functor AND 1, L_0x1e3a0b0, L_0x1e3a210, C4<1>, C4<1>;
L_0x1e37740 .delay 1 (5000,5000,5000) L_0x1e37740/d;
L_0x1e36f70/d .functor NAND 1, L_0x1e3a0b0, L_0x1e3a210, C4<1>, C4<1>;
L_0x1e36f70 .delay 1 (5000,5000,5000) L_0x1e36f70/d;
L_0x1e352f0/d .functor OR 1, L_0x1e3a0b0, L_0x1e3a210, C4<0>, C4<0>;
L_0x1e352f0 .delay 1 (5000,5000,5000) L_0x1e352f0/d;
L_0x1e37f90/d .functor NOR 1, L_0x1e3a0b0, L_0x1e3a210, C4<0>, C4<0>;
L_0x1e37f90 .delay 1 (5000,5000,5000) L_0x1e37f90/d;
L_0x1e38050/d .functor XOR 1, L_0x1e3a0b0, L_0x1e3a210, C4<0>, C4<0>;
L_0x1e38050 .delay 1 (5000,5000,5000) L_0x1e38050/d;
L_0x1e38ae0/d .functor NOT 1, L_0x1e3a4f0, C4<0>, C4<0>, C4<0>;
L_0x1e38ae0 .delay 1 (5000,5000,5000) L_0x1e38ae0/d;
L_0x1dd8750/d .functor NOT 1, L_0x1e379b0, C4<0>, C4<0>, C4<0>;
L_0x1dd8750 .delay 1 (5000,5000,5000) L_0x1dd8750/d;
L_0x1e38c90/d .functor NOT 1, L_0x1e37a50, C4<0>, C4<0>, C4<0>;
L_0x1e38c90 .delay 1 (5000,5000,5000) L_0x1e38c90/d;
L_0x1e38e40/d .functor AND 1, L_0x1e38420, L_0x1e38ae0, L_0x1dd8750, L_0x1e38c90;
L_0x1e38e40 .delay 1 (5000,5000,5000) L_0x1e38e40/d;
L_0x1e38ff0/d .functor AND 1, L_0x1e38420, L_0x1e3a4f0, L_0x1dd8750, L_0x1e38c90;
L_0x1e38ff0 .delay 1 (5000,5000,5000) L_0x1e38ff0/d;
L_0x1e39200/d .functor AND 1, L_0x1e38050, L_0x1e38ae0, L_0x1e379b0, L_0x1e38c90;
L_0x1e39200 .delay 1 (5000,5000,5000) L_0x1e39200/d;
L_0x1e393e0/d .functor AND 1, L_0x1e38420, L_0x1e3a4f0, L_0x1e379b0, L_0x1e38c90;
L_0x1e393e0 .delay 1 (5000,5000,5000) L_0x1e393e0/d;
L_0x1e395b0/d .functor AND 1, L_0x1e37740, L_0x1e38ae0, L_0x1dd8750, L_0x1e37a50;
L_0x1e395b0 .delay 1 (5000,5000,5000) L_0x1e395b0/d;
L_0x1e39790/d .functor AND 1, L_0x1e36f70, L_0x1e3a4f0, L_0x1dd8750, L_0x1e37a50;
L_0x1e39790 .delay 1 (5000,5000,5000) L_0x1e39790/d;
L_0x1e39540/d .functor AND 1, L_0x1e37f90, L_0x1e38ae0, L_0x1e379b0, L_0x1e37a50;
L_0x1e39540 .delay 1 (5000,5000,5000) L_0x1e39540/d;
L_0x1e39b20/d .functor AND 1, L_0x1e352f0, L_0x1e3a4f0, L_0x1e379b0, L_0x1e37a50;
L_0x1e39b20 .delay 1 (5000,5000,5000) L_0x1e39b20/d;
L_0x1e39cc0/0/0 .functor OR 1, L_0x1e38e40, L_0x1e38ff0, L_0x1e39200, L_0x1e395b0;
L_0x1e39cc0/0/4 .functor OR 1, L_0x1e39790, L_0x1e39540, L_0x1e39b20, L_0x1e393e0;
L_0x1e39cc0/d .functor OR 1, L_0x1e39cc0/0/0, L_0x1e39cc0/0/4, C4<0>, C4<0>;
L_0x1e39cc0 .delay 1 (5000,5000,5000) L_0x1e39cc0/d;
v0x1dd80b0_0 .net "a", 0 0, L_0x1e3a0b0;  1 drivers
v0x1dd8170_0 .net "addSub", 0 0, L_0x1e38420;  1 drivers
v0x1dd8240_0 .net "andRes", 0 0, L_0x1e37740;  1 drivers
v0x1dd8310_0 .net "b", 0 0, L_0x1e3a210;  1 drivers
v0x1dd83e0_0 .net "carryIn", 0 0, L_0x1e3a3c0;  1 drivers
v0x1dd8480_0 .net "carryOut", 0 0, L_0x1e388e0;  1 drivers
v0x1dd8550_0 .net "initialResult", 0 0, L_0x1e39cc0;  1 drivers
v0x1dd85f0_0 .net "isAdd", 0 0, L_0x1e38e40;  1 drivers
v0x1dd8690_0 .net "isAnd", 0 0, L_0x1e395b0;  1 drivers
v0x1dd87c0_0 .net "isNand", 0 0, L_0x1e39790;  1 drivers
v0x1dd8860_0 .net "isNor", 0 0, L_0x1e39540;  1 drivers
v0x1dd8900_0 .net "isOr", 0 0, L_0x1e39b20;  1 drivers
v0x1dd89c0_0 .net "isSLT", 0 0, L_0x1e393e0;  1 drivers
v0x1dd8a80_0 .net "isSub", 0 0, L_0x1e38ff0;  1 drivers
v0x1dd8b40_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd8be0_0 .net "isXor", 0 0, L_0x1e39200;  1 drivers
v0x1dd8ca0_0 .net "nandRes", 0 0, L_0x1e36f70;  1 drivers
v0x1dd8e50_0 .net "norRes", 0 0, L_0x1e37f90;  1 drivers
v0x1dd8ef0_0 .net "orRes", 0 0, L_0x1e352f0;  1 drivers
v0x1dd8f90_0 .net "s0", 0 0, L_0x1e3a4f0;  1 drivers
v0x1dd9030_0 .net "s0inv", 0 0, L_0x1e38ae0;  1 drivers
v0x1dd90f0_0 .net "s1", 0 0, L_0x1e379b0;  1 drivers
v0x1dd91b0_0 .net "s1inv", 0 0, L_0x1dd8750;  1 drivers
v0x1dd9270_0 .net "s2", 0 0, L_0x1e37a50;  1 drivers
v0x1dd9330_0 .net "s2inv", 0 0, L_0x1e38c90;  1 drivers
v0x1dd93f0_0 .net "xorRes", 0 0, L_0x1e38050;  1 drivers
S_0x1dd74b0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dd71b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e381b0/d .functor XOR 1, L_0x1e3a210, L_0x1e45180, C4<0>, C4<0>;
L_0x1e381b0 .delay 1 (5000,5000,5000) L_0x1e381b0/d;
L_0x1e38270/d .functor XOR 1, L_0x1e3a0b0, L_0x1e381b0, C4<0>, C4<0>;
L_0x1e38270 .delay 1 (5000,5000,5000) L_0x1e38270/d;
L_0x1e38420/d .functor XOR 1, L_0x1e38270, L_0x1e3a3c0, C4<0>, C4<0>;
L_0x1e38420 .delay 1 (5000,5000,5000) L_0x1e38420/d;
L_0x1e38620/d .functor AND 1, L_0x1e3a0b0, L_0x1e381b0, C4<1>, C4<1>;
L_0x1e38620 .delay 1 (5000,5000,5000) L_0x1e38620/d;
L_0x1e35360/d .functor AND 1, L_0x1e38270, L_0x1e3a3c0, C4<1>, C4<1>;
L_0x1e35360 .delay 1 (5000,5000,5000) L_0x1e35360/d;
L_0x1e388e0/d .functor OR 1, L_0x1e38620, L_0x1e35360, C4<0>, C4<0>;
L_0x1e388e0 .delay 1 (5000,5000,5000) L_0x1e388e0/d;
v0x1dd7740_0 .net "AandB", 0 0, L_0x1e38620;  1 drivers
v0x1dd7820_0 .net "BxorSub", 0 0, L_0x1e381b0;  1 drivers
v0x1dd78e0_0 .net "a", 0 0, L_0x1e3a0b0;  alias, 1 drivers
v0x1dd79b0_0 .net "b", 0 0, L_0x1e3a210;  alias, 1 drivers
v0x1dd7a70_0 .net "carryin", 0 0, L_0x1e3a3c0;  alias, 1 drivers
v0x1dd7b80_0 .net "carryout", 0 0, L_0x1e388e0;  alias, 1 drivers
v0x1dd7c40_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dd7ce0_0 .net "res", 0 0, L_0x1e38420;  alias, 1 drivers
v0x1dd7da0_0 .net "xAorB", 0 0, L_0x1e38270;  1 drivers
v0x1dd7ef0_0 .net "xAorBandCin", 0 0, L_0x1e35360;  1 drivers
S_0x1dd95d0 .scope generate, "genblk1[29]" "genblk1[29]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dd9790 .param/l "i" 0 3 141, +C4<011101>;
S_0x1dd9850 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dd95d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e3a150/d .functor AND 1, L_0x1e3cc30, L_0x1e3cd90, C4<1>, C4<1>;
L_0x1e3a150 .delay 1 (5000,5000,5000) L_0x1e3a150/d;
L_0x1e39980/d .functor NAND 1, L_0x1e3cc30, L_0x1e3cd90, C4<1>, C4<1>;
L_0x1e39980 .delay 1 (5000,5000,5000) L_0x1e39980/d;
L_0x1e37be0/d .functor OR 1, L_0x1e3cc30, L_0x1e3cd90, C4<0>, C4<0>;
L_0x1e37be0 .delay 1 (5000,5000,5000) L_0x1e37be0/d;
L_0x1e37d80/d .functor NOR 1, L_0x1e3cc30, L_0x1e3cd90, C4<0>, C4<0>;
L_0x1e37d80 .delay 1 (5000,5000,5000) L_0x1e37d80/d;
L_0x1e3ab10/d .functor XOR 1, L_0x1e3cc30, L_0x1e3cd90, C4<0>, C4<0>;
L_0x1e3ab10 .delay 1 (5000,5000,5000) L_0x1e3ab10/d;
L_0x1e3b570/d .functor NOT 1, L_0x1e3a630, C4<0>, C4<0>, C4<0>;
L_0x1e3b570 .delay 1 (5000,5000,5000) L_0x1e3b570/d;
L_0x1e3b6d0/d .functor NOT 1, L_0x1e3a6d0, C4<0>, C4<0>, C4<0>;
L_0x1e3b6d0 .delay 1 (5000,5000,5000) L_0x1e3b6d0/d;
L_0x1e3b790/d .functor NOT 1, L_0x1e3a770, C4<0>, C4<0>, C4<0>;
L_0x1e3b790 .delay 1 (5000,5000,5000) L_0x1e3b790/d;
L_0x1e3b940/d .functor AND 1, L_0x1e3ae90, L_0x1e3b570, L_0x1e3b6d0, L_0x1e3b790;
L_0x1e3b940 .delay 1 (5000,5000,5000) L_0x1e3b940/d;
L_0x1e3baf0/d .functor AND 1, L_0x1e3ae90, L_0x1e3a630, L_0x1e3b6d0, L_0x1e3b790;
L_0x1e3baf0 .delay 1 (5000,5000,5000) L_0x1e3baf0/d;
L_0x1e3bd00/d .functor AND 1, L_0x1e3ab10, L_0x1e3b570, L_0x1e3a6d0, L_0x1e3b790;
L_0x1e3bd00 .delay 1 (5000,5000,5000) L_0x1e3bd00/d;
L_0x1e3bee0/d .functor AND 1, L_0x1e3ae90, L_0x1e3a630, L_0x1e3a6d0, L_0x1e3b790;
L_0x1e3bee0 .delay 1 (5000,5000,5000) L_0x1e3bee0/d;
L_0x1e3c0b0/d .functor AND 1, L_0x1e3a150, L_0x1e3b570, L_0x1e3b6d0, L_0x1e3a770;
L_0x1e3c0b0 .delay 1 (5000,5000,5000) L_0x1e3c0b0/d;
L_0x1e3c290/d .functor AND 1, L_0x1e39980, L_0x1e3a630, L_0x1e3b6d0, L_0x1e3a770;
L_0x1e3c290 .delay 1 (5000,5000,5000) L_0x1e3c290/d;
L_0x1e3c040/d .functor AND 1, L_0x1e37d80, L_0x1e3b570, L_0x1e3a6d0, L_0x1e3a770;
L_0x1e3c040 .delay 1 (5000,5000,5000) L_0x1e3c040/d;
L_0x1e3c670/d .functor AND 1, L_0x1e37be0, L_0x1e3a630, L_0x1e3a6d0, L_0x1e3a770;
L_0x1e3c670 .delay 1 (5000,5000,5000) L_0x1e3c670/d;
L_0x1e3c840/0/0 .functor OR 1, L_0x1e3b940, L_0x1e3baf0, L_0x1e3bd00, L_0x1e3c0b0;
L_0x1e3c840/0/4 .functor OR 1, L_0x1e3c290, L_0x1e3c040, L_0x1e3c670, L_0x1e3bee0;
L_0x1e3c840/d .functor OR 1, L_0x1e3c840/0/0, L_0x1e3c840/0/4, C4<0>, C4<0>;
L_0x1e3c840 .delay 1 (5000,5000,5000) L_0x1e3c840/d;
v0x1dda750_0 .net "a", 0 0, L_0x1e3cc30;  1 drivers
v0x1dda810_0 .net "addSub", 0 0, L_0x1e3ae90;  1 drivers
v0x1dda8e0_0 .net "andRes", 0 0, L_0x1e3a150;  1 drivers
v0x1dda9b0_0 .net "b", 0 0, L_0x1e3cd90;  1 drivers
v0x1ddaa80_0 .net "carryIn", 0 0, L_0x1e3a590;  1 drivers
v0x1ddab20_0 .net "carryOut", 0 0, L_0x1e3b370;  1 drivers
v0x1ddabf0_0 .net "initialResult", 0 0, L_0x1e3c840;  1 drivers
v0x1ddac90_0 .net "isAdd", 0 0, L_0x1e3b940;  1 drivers
v0x1ddad30_0 .net "isAnd", 0 0, L_0x1e3c0b0;  1 drivers
v0x1ddae60_0 .net "isNand", 0 0, L_0x1e3c290;  1 drivers
v0x1ddaf00_0 .net "isNor", 0 0, L_0x1e3c040;  1 drivers
v0x1ddafa0_0 .net "isOr", 0 0, L_0x1e3c670;  1 drivers
v0x1ddb060_0 .net "isSLT", 0 0, L_0x1e3bee0;  1 drivers
v0x1ddb120_0 .net "isSub", 0 0, L_0x1e3baf0;  1 drivers
v0x1ddb1e0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1ddb280_0 .net "isXor", 0 0, L_0x1e3bd00;  1 drivers
v0x1ddb340_0 .net "nandRes", 0 0, L_0x1e39980;  1 drivers
v0x1ddb4f0_0 .net "norRes", 0 0, L_0x1e37d80;  1 drivers
v0x1ddb590_0 .net "orRes", 0 0, L_0x1e37be0;  1 drivers
v0x1ddb630_0 .net "s0", 0 0, L_0x1e3a630;  1 drivers
v0x1ddb6d0_0 .net "s0inv", 0 0, L_0x1e3b570;  1 drivers
v0x1ddb790_0 .net "s1", 0 0, L_0x1e3a6d0;  1 drivers
v0x1ddb850_0 .net "s1inv", 0 0, L_0x1e3b6d0;  1 drivers
v0x1ddb910_0 .net "s2", 0 0, L_0x1e3a770;  1 drivers
v0x1ddb9d0_0 .net "s2inv", 0 0, L_0x1e3b790;  1 drivers
v0x1ddba90_0 .net "xorRes", 0 0, L_0x1e3ab10;  1 drivers
S_0x1dd9b50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dd9850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e3ab80/d .functor XOR 1, L_0x1e3cd90, L_0x1e45180, C4<0>, C4<0>;
L_0x1e3ab80 .delay 1 (5000,5000,5000) L_0x1e3ab80/d;
L_0x1e3ace0/d .functor XOR 1, L_0x1e3cc30, L_0x1e3ab80, C4<0>, C4<0>;
L_0x1e3ace0 .delay 1 (5000,5000,5000) L_0x1e3ace0/d;
L_0x1e3ae90/d .functor XOR 1, L_0x1e3ace0, L_0x1e3a590, C4<0>, C4<0>;
L_0x1e3ae90 .delay 1 (5000,5000,5000) L_0x1e3ae90/d;
L_0x1e3b090/d .functor AND 1, L_0x1e3cc30, L_0x1e3ab80, C4<1>, C4<1>;
L_0x1e3b090 .delay 1 (5000,5000,5000) L_0x1e3b090/d;
L_0x1e3b300/d .functor AND 1, L_0x1e3ace0, L_0x1e3a590, C4<1>, C4<1>;
L_0x1e3b300 .delay 1 (5000,5000,5000) L_0x1e3b300/d;
L_0x1e3b370/d .functor OR 1, L_0x1e3b090, L_0x1e3b300, C4<0>, C4<0>;
L_0x1e3b370 .delay 1 (5000,5000,5000) L_0x1e3b370/d;
v0x1dd9de0_0 .net "AandB", 0 0, L_0x1e3b090;  1 drivers
v0x1dd9ec0_0 .net "BxorSub", 0 0, L_0x1e3ab80;  1 drivers
v0x1dd9f80_0 .net "a", 0 0, L_0x1e3cc30;  alias, 1 drivers
v0x1dda050_0 .net "b", 0 0, L_0x1e3cd90;  alias, 1 drivers
v0x1dda110_0 .net "carryin", 0 0, L_0x1e3a590;  alias, 1 drivers
v0x1dda220_0 .net "carryout", 0 0, L_0x1e3b370;  alias, 1 drivers
v0x1dda2e0_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1dda380_0 .net "res", 0 0, L_0x1e3ae90;  alias, 1 drivers
v0x1dda440_0 .net "xAorB", 0 0, L_0x1e3ace0;  1 drivers
v0x1dda590_0 .net "xAorBandCin", 0 0, L_0x1e3b300;  1 drivers
S_0x1ddbc70 .scope generate, "genblk1[30]" "genblk1[30]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1ddbe30 .param/l "i" 0 3 141, +C4<011110>;
S_0x1ddbef0 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1ddbc70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e3ccd0/d .functor AND 1, L_0x1e3f710, L_0x1e149f0, C4<1>, C4<1>;
L_0x1e3ccd0 .delay 1 (5000,5000,5000) L_0x1e3ccd0/d;
L_0x1e3c480/d .functor NAND 1, L_0x1e3f710, L_0x1e149f0, C4<1>, C4<1>;
L_0x1e3c480 .delay 1 (5000,5000,5000) L_0x1e3c480/d;
L_0x1e3aa60/d .functor OR 1, L_0x1e3f710, L_0x1e149f0, C4<0>, C4<0>;
L_0x1e3aa60 .delay 1 (5000,5000,5000) L_0x1e3aa60/d;
L_0x1e3a940/d .functor NOR 1, L_0x1e3f710, L_0x1e149f0, C4<0>, C4<0>;
L_0x1e3a940 .delay 1 (5000,5000,5000) L_0x1e3a940/d;
L_0x1e3d5d0/d .functor XOR 1, L_0x1e3f710, L_0x1e149f0, C4<0>, C4<0>;
L_0x1e3d5d0 .delay 1 (5000,5000,5000) L_0x1e3d5d0/d;
L_0x1e3e080/d .functor NOT 1, L_0x1e14e40, C4<0>, C4<0>, C4<0>;
L_0x1e3e080 .delay 1 (5000,5000,5000) L_0x1e3e080/d;
L_0x1e3e1e0/d .functor NOT 1, L_0x1e3cf40, C4<0>, C4<0>, C4<0>;
L_0x1e3e1e0 .delay 1 (5000,5000,5000) L_0x1e3e1e0/d;
L_0x1e3e2a0/d .functor NOT 1, L_0x1e3cfe0, C4<0>, C4<0>, C4<0>;
L_0x1e3e2a0 .delay 1 (5000,5000,5000) L_0x1e3e2a0/d;
L_0x1e3e450/d .functor AND 1, L_0x1e3d9a0, L_0x1e3e080, L_0x1e3e1e0, L_0x1e3e2a0;
L_0x1e3e450 .delay 1 (5000,5000,5000) L_0x1e3e450/d;
L_0x1e3e600/d .functor AND 1, L_0x1e3d9a0, L_0x1e14e40, L_0x1e3e1e0, L_0x1e3e2a0;
L_0x1e3e600 .delay 1 (5000,5000,5000) L_0x1e3e600/d;
L_0x1e3e810/d .functor AND 1, L_0x1e3d5d0, L_0x1e3e080, L_0x1e3cf40, L_0x1e3e2a0;
L_0x1e3e810 .delay 1 (5000,5000,5000) L_0x1e3e810/d;
L_0x1e3e9f0/d .functor AND 1, L_0x1e3d9a0, L_0x1e14e40, L_0x1e3cf40, L_0x1e3e2a0;
L_0x1e3e9f0 .delay 1 (5000,5000,5000) L_0x1e3e9f0/d;
L_0x1e3ebc0/d .functor AND 1, L_0x1e3ccd0, L_0x1e3e080, L_0x1e3e1e0, L_0x1e3cfe0;
L_0x1e3ebc0 .delay 1 (5000,5000,5000) L_0x1e3ebc0/d;
L_0x1e3eda0/d .functor AND 1, L_0x1e3c480, L_0x1e14e40, L_0x1e3e1e0, L_0x1e3cfe0;
L_0x1e3eda0 .delay 1 (5000,5000,5000) L_0x1e3eda0/d;
L_0x1e3eb50/d .functor AND 1, L_0x1e3a940, L_0x1e3e080, L_0x1e3cf40, L_0x1e3cfe0;
L_0x1e3eb50 .delay 1 (5000,5000,5000) L_0x1e3eb50/d;
L_0x1e3f180/d .functor AND 1, L_0x1e3aa60, L_0x1e14e40, L_0x1e3cf40, L_0x1e3cfe0;
L_0x1e3f180 .delay 1 (5000,5000,5000) L_0x1e3f180/d;
L_0x1e3f320/0/0 .functor OR 1, L_0x1e3e450, L_0x1e3e600, L_0x1e3e810, L_0x1e3ebc0;
L_0x1e3f320/0/4 .functor OR 1, L_0x1e3eda0, L_0x1e3eb50, L_0x1e3f180, L_0x1e3e9f0;
L_0x1e3f320/d .functor OR 1, L_0x1e3f320/0/0, L_0x1e3f320/0/4, C4<0>, C4<0>;
L_0x1e3f320 .delay 1 (5000,5000,5000) L_0x1e3f320/d;
v0x1ddcdf0_0 .net "a", 0 0, L_0x1e3f710;  1 drivers
v0x1ddceb0_0 .net "addSub", 0 0, L_0x1e3d9a0;  1 drivers
v0x1ddcf80_0 .net "andRes", 0 0, L_0x1e3ccd0;  1 drivers
v0x1ddd050_0 .net "b", 0 0, L_0x1e149f0;  1 drivers
v0x1ddd120_0 .net "carryIn", 0 0, L_0x1e14d10;  1 drivers
v0x1ddd1c0_0 .net "carryOut", 0 0, L_0x1e3de80;  1 drivers
v0x1ddd290_0 .net "initialResult", 0 0, L_0x1e3f320;  1 drivers
v0x1ddd330_0 .net "isAdd", 0 0, L_0x1e3e450;  1 drivers
v0x1ddd3d0_0 .net "isAnd", 0 0, L_0x1e3ebc0;  1 drivers
v0x1ddd500_0 .net "isNand", 0 0, L_0x1e3eda0;  1 drivers
v0x1ddd5a0_0 .net "isNor", 0 0, L_0x1e3eb50;  1 drivers
v0x1ddd640_0 .net "isOr", 0 0, L_0x1e3f180;  1 drivers
v0x1ddd700_0 .net "isSLT", 0 0, L_0x1e3e9f0;  1 drivers
v0x1ddd7c0_0 .net "isSub", 0 0, L_0x1e3e600;  1 drivers
v0x1ddd880_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1ddd920_0 .net "isXor", 0 0, L_0x1e3e810;  1 drivers
v0x1ddd9e0_0 .net "nandRes", 0 0, L_0x1e3c480;  1 drivers
v0x1dddb90_0 .net "norRes", 0 0, L_0x1e3a940;  1 drivers
v0x1dddc30_0 .net "orRes", 0 0, L_0x1e3aa60;  1 drivers
v0x1dddcd0_0 .net "s0", 0 0, L_0x1e14e40;  1 drivers
v0x1dddd70_0 .net "s0inv", 0 0, L_0x1e3e080;  1 drivers
v0x1ddde30_0 .net "s1", 0 0, L_0x1e3cf40;  1 drivers
v0x1dddef0_0 .net "s1inv", 0 0, L_0x1e3e1e0;  1 drivers
v0x1dddfb0_0 .net "s2", 0 0, L_0x1e3cfe0;  1 drivers
v0x1dde070_0 .net "s2inv", 0 0, L_0x1e3e2a0;  1 drivers
v0x1dde130_0 .net "xorRes", 0 0, L_0x1e3d5d0;  1 drivers
S_0x1ddc1f0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1ddbef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e3d730/d .functor XOR 1, L_0x1e149f0, L_0x1e45180, C4<0>, C4<0>;
L_0x1e3d730 .delay 1 (5000,5000,5000) L_0x1e3d730/d;
L_0x1e3d7f0/d .functor XOR 1, L_0x1e3f710, L_0x1e3d730, C4<0>, C4<0>;
L_0x1e3d7f0 .delay 1 (5000,5000,5000) L_0x1e3d7f0/d;
L_0x1e3d9a0/d .functor XOR 1, L_0x1e3d7f0, L_0x1e14d10, C4<0>, C4<0>;
L_0x1e3d9a0 .delay 1 (5000,5000,5000) L_0x1e3d9a0/d;
L_0x1e3dba0/d .functor AND 1, L_0x1e3f710, L_0x1e3d730, C4<1>, C4<1>;
L_0x1e3dba0 .delay 1 (5000,5000,5000) L_0x1e3dba0/d;
L_0x1e3de10/d .functor AND 1, L_0x1e3d7f0, L_0x1e14d10, C4<1>, C4<1>;
L_0x1e3de10 .delay 1 (5000,5000,5000) L_0x1e3de10/d;
L_0x1e3de80/d .functor OR 1, L_0x1e3dba0, L_0x1e3de10, C4<0>, C4<0>;
L_0x1e3de80 .delay 1 (5000,5000,5000) L_0x1e3de80/d;
v0x1ddc480_0 .net "AandB", 0 0, L_0x1e3dba0;  1 drivers
v0x1ddc560_0 .net "BxorSub", 0 0, L_0x1e3d730;  1 drivers
v0x1ddc620_0 .net "a", 0 0, L_0x1e3f710;  alias, 1 drivers
v0x1ddc6f0_0 .net "b", 0 0, L_0x1e149f0;  alias, 1 drivers
v0x1ddc7b0_0 .net "carryin", 0 0, L_0x1e14d10;  alias, 1 drivers
v0x1ddc8c0_0 .net "carryout", 0 0, L_0x1e3de80;  alias, 1 drivers
v0x1ddc980_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1ddca20_0 .net "res", 0 0, L_0x1e3d9a0;  alias, 1 drivers
v0x1ddcae0_0 .net "xAorB", 0 0, L_0x1e3d7f0;  1 drivers
v0x1ddcc30_0 .net "xAorBandCin", 0 0, L_0x1e3de10;  1 drivers
S_0x1dde310 .scope generate, "genblk1[31]" "genblk1[31]" 3 141, 3 141 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1dde4d0 .param/l "i" 0 3 141, +C4<011111>;
S_0x1dde590 .scope module, "aluBitSlice" "aluBitSlice" 3 143, 3 56 0, S_0x1dde310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1e3f7b0/d .functor AND 1, L_0x1e43200, L_0x1e40090, C4<1>, C4<1>;
L_0x1e3f7b0 .delay 1 (5000,5000,5000) L_0x1e3f7b0/d;
L_0x1e3ef90/d .functor NAND 1, L_0x1e43200, L_0x1e40090, C4<1>, C4<1>;
L_0x1e3ef90 .delay 1 (5000,5000,5000) L_0x1e3ef90/d;
L_0x1e3d120/d .functor OR 1, L_0x1e43200, L_0x1e40090, C4<0>, C4<0>;
L_0x1e3d120 .delay 1 (5000,5000,5000) L_0x1e3d120/d;
L_0x1e3d310/d .functor NOR 1, L_0x1e43200, L_0x1e40090, C4<0>, C4<0>;
L_0x1e3d310 .delay 1 (5000,5000,5000) L_0x1e3d310/d;
L_0x1e3d3d0/d .functor XOR 1, L_0x1e43200, L_0x1e40090, C4<0>, C4<0>;
L_0x1e3d3d0 .delay 1 (5000,5000,5000) L_0x1e3d3d0/d;
L_0x1e40f50/d .functor NOT 1, L_0x1e14fc0, C4<0>, C4<0>, C4<0>;
L_0x1e40f50 .delay 1 (5000,5000,5000) L_0x1e40f50/d;
L_0x1e410b0/d .functor NOT 1, L_0x1e15060, C4<0>, C4<0>, C4<0>;
L_0x1e410b0 .delay 1 (5000,5000,5000) L_0x1e410b0/d;
L_0x1e41170/d .functor NOT 1, L_0x1e15100, C4<0>, C4<0>, C4<0>;
L_0x1e41170 .delay 1 (5000,5000,5000) L_0x1e41170/d;
L_0x1e41320/d .functor AND 1, L_0x1e40890, L_0x1e40f50, L_0x1e410b0, L_0x1e41170;
L_0x1e41320 .delay 1 (5000,5000,5000) L_0x1e41320/d;
L_0x1e414d0/d .functor AND 1, L_0x1e40890, L_0x1e14fc0, L_0x1e410b0, L_0x1e41170;
L_0x1e414d0 .delay 1 (5000,5000,5000) L_0x1e414d0/d;
L_0x1e416e0/d .functor AND 1, L_0x1e3d3d0, L_0x1e40f50, L_0x1e15060, L_0x1e41170;
L_0x1e416e0 .delay 1 (5000,5000,5000) L_0x1e416e0/d;
L_0x1e418c0/d .functor AND 1, L_0x1e40890, L_0x1e14fc0, L_0x1e15060, L_0x1e41170;
L_0x1e418c0 .delay 1 (5000,5000,5000) L_0x1e418c0/d;
L_0x1e41a90/d .functor AND 1, L_0x1e3f7b0, L_0x1e40f50, L_0x1e410b0, L_0x1e15100;
L_0x1e41a90 .delay 1 (5000,5000,5000) L_0x1e41a90/d;
L_0x1e41c70/d .functor AND 1, L_0x1e3ef90, L_0x1e14fc0, L_0x1e410b0, L_0x1e15100;
L_0x1e41c70 .delay 1 (5000,5000,5000) L_0x1e41c70/d;
L_0x1e41a20/d .functor AND 1, L_0x1e3d310, L_0x1e40f50, L_0x1e15060, L_0x1e15100;
L_0x1e41a20 .delay 1 (5000,5000,5000) L_0x1e41a20/d;
L_0x1e42050/d .functor AND 1, L_0x1e3d120, L_0x1e14fc0, L_0x1e15060, L_0x1e15100;
L_0x1e42050 .delay 1 (5000,5000,5000) L_0x1e42050/d;
L_0x1e421f0/0/0 .functor OR 1, L_0x1e41320, L_0x1e414d0, L_0x1e416e0, L_0x1e41a90;
L_0x1e421f0/0/4 .functor OR 1, L_0x1e41c70, L_0x1e41a20, L_0x1e42050, L_0x1e418c0;
L_0x1e421f0/d .functor OR 1, L_0x1e421f0/0/0, L_0x1e421f0/0/4, C4<0>, C4<0>;
L_0x1e421f0 .delay 1 (5000,5000,5000) L_0x1e421f0/d;
v0x1ddf490_0 .net "a", 0 0, L_0x1e43200;  1 drivers
v0x1ddf550_0 .net "addSub", 0 0, L_0x1e40890;  1 drivers
v0x1ddf620_0 .net "andRes", 0 0, L_0x1e3f7b0;  1 drivers
v0x1ddf6f0_0 .net "b", 0 0, L_0x1e40090;  1 drivers
v0x1ddf7c0_0 .net "carryIn", 0 0, L_0x1e40240;  1 drivers
v0x1ddf860_0 .net "carryOut", 0 0, L_0x1e40d50;  1 drivers
v0x1ddf930_0 .net "initialResult", 0 0, L_0x1e421f0;  1 drivers
v0x1ddf9d0_0 .net "isAdd", 0 0, L_0x1e41320;  1 drivers
v0x1ddfa70_0 .net "isAnd", 0 0, L_0x1e41a90;  1 drivers
v0x1ddfba0_0 .net "isNand", 0 0, L_0x1e41c70;  1 drivers
v0x1ddfc40_0 .net "isNor", 0 0, L_0x1e41a20;  1 drivers
v0x1ddfce0_0 .net "isOr", 0 0, L_0x1e42050;  1 drivers
v0x1ddfda0_0 .net "isSLT", 0 0, L_0x1e418c0;  1 drivers
v0x1ddfe60_0 .net "isSub", 0 0, L_0x1e414d0;  1 drivers
v0x1ddff20_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1ddffc0_0 .net "isXor", 0 0, L_0x1e416e0;  1 drivers
v0x1de0080_0 .net "nandRes", 0 0, L_0x1e3ef90;  1 drivers
v0x1de0230_0 .net "norRes", 0 0, L_0x1e3d310;  1 drivers
v0x1de02d0_0 .net "orRes", 0 0, L_0x1e3d120;  1 drivers
v0x1de0370_0 .net "s0", 0 0, L_0x1e14fc0;  1 drivers
v0x1de0410_0 .net "s0inv", 0 0, L_0x1e40f50;  1 drivers
v0x1de04d0_0 .net "s1", 0 0, L_0x1e15060;  1 drivers
v0x1de0590_0 .net "s1inv", 0 0, L_0x1e410b0;  1 drivers
v0x1de0650_0 .net "s2", 0 0, L_0x1e15100;  1 drivers
v0x1de0710_0 .net "s2inv", 0 0, L_0x1e41170;  1 drivers
v0x1de07d0_0 .net "xorRes", 0 0, L_0x1e3d3d0;  1 drivers
S_0x1dde890 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1dde590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1e40670/d .functor XOR 1, L_0x1e40090, L_0x1e45180, C4<0>, C4<0>;
L_0x1e40670 .delay 1 (5000,5000,5000) L_0x1e40670/d;
L_0x1e406e0/d .functor XOR 1, L_0x1e43200, L_0x1e40670, C4<0>, C4<0>;
L_0x1e406e0 .delay 1 (5000,5000,5000) L_0x1e406e0/d;
L_0x1e40890/d .functor XOR 1, L_0x1e406e0, L_0x1e40240, C4<0>, C4<0>;
L_0x1e40890 .delay 1 (5000,5000,5000) L_0x1e40890/d;
L_0x1e40a90/d .functor AND 1, L_0x1e43200, L_0x1e40670, C4<1>, C4<1>;
L_0x1e40a90 .delay 1 (5000,5000,5000) L_0x1e40a90/d;
L_0x1e3d190/d .functor AND 1, L_0x1e406e0, L_0x1e40240, C4<1>, C4<1>;
L_0x1e3d190 .delay 1 (5000,5000,5000) L_0x1e3d190/d;
L_0x1e40d50/d .functor OR 1, L_0x1e40a90, L_0x1e3d190, C4<0>, C4<0>;
L_0x1e40d50 .delay 1 (5000,5000,5000) L_0x1e40d50/d;
v0x1ddeb20_0 .net "AandB", 0 0, L_0x1e40a90;  1 drivers
v0x1ddec00_0 .net "BxorSub", 0 0, L_0x1e40670;  1 drivers
v0x1ddecc0_0 .net "a", 0 0, L_0x1e43200;  alias, 1 drivers
v0x1dded90_0 .net "b", 0 0, L_0x1e40090;  alias, 1 drivers
v0x1ddee50_0 .net "carryin", 0 0, L_0x1e40240;  alias, 1 drivers
v0x1ddef60_0 .net "carryout", 0 0, L_0x1e40d50;  alias, 1 drivers
v0x1ddf020_0 .net "isSubtract", 0 0, L_0x1e45180;  alias, 1 drivers
v0x1ddf0c0_0 .net "res", 0 0, L_0x1e40890;  alias, 1 drivers
v0x1ddf180_0 .net "xAorB", 0 0, L_0x1e406e0;  1 drivers
v0x1ddf2d0_0 .net "xAorBandCin", 0 0, L_0x1e3d190;  1 drivers
S_0x1de09b0 .scope generate, "genblk2[1]" "genblk2[1]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1db9ed0 .param/l "j" 0 3 181, +C4<01>;
L_0x1e41e60/d .functor AND 1, L_0x1e402e0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e41e60 .delay 1 (5000,5000,5000) L_0x1e41e60/d;
v0x1de0d80_0 .net *"_s1", 0 0, L_0x1e402e0;  1 drivers
S_0x1de0e20 .scope generate, "genblk2[2]" "genblk2[2]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de1030 .param/l "j" 0 3 181, +C4<010>;
L_0x1e403d0/d .functor AND 1, L_0x1e404e0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e403d0 .delay 1 (5000,5000,5000) L_0x1e403d0/d;
v0x1de10f0_0 .net *"_s1", 0 0, L_0x1e404e0;  1 drivers
S_0x1de11d0 .scope generate, "genblk2[3]" "genblk2[3]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de13e0 .param/l "j" 0 3 181, +C4<011>;
L_0x1e40580/d .functor AND 1, L_0x1e432f0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e40580 .delay 1 (5000,5000,5000) L_0x1e40580/d;
v0x1de14a0_0 .net *"_s1", 0 0, L_0x1e432f0;  1 drivers
S_0x1de1580 .scope generate, "genblk2[4]" "genblk2[4]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de1790 .param/l "j" 0 3 181, +C4<0100>;
L_0x1e434e0/d .functor AND 1, L_0x1e435e0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e434e0 .delay 1 (5000,5000,5000) L_0x1e434e0/d;
v0x1de1850_0 .net *"_s1", 0 0, L_0x1e435e0;  1 drivers
S_0x1de1930 .scope generate, "genblk2[5]" "genblk2[5]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de1b40 .param/l "j" 0 3 181, +C4<0101>;
L_0x1e436d0/d .functor AND 1, L_0x1e437e0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e436d0 .delay 1 (5000,5000,5000) L_0x1e436d0/d;
v0x1de1c00_0 .net *"_s1", 0 0, L_0x1e437e0;  1 drivers
S_0x1de1ce0 .scope generate, "genblk2[6]" "genblk2[6]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de1ef0 .param/l "j" 0 3 181, +C4<0110>;
L_0x1e43ca0/d .functor AND 1, L_0x1e43d60, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e43ca0 .delay 1 (5000,5000,5000) L_0x1e43ca0/d;
v0x1de1fb0_0 .net *"_s1", 0 0, L_0x1e43d60;  1 drivers
S_0x1de2090 .scope generate, "genblk2[7]" "genblk2[7]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de22a0 .param/l "j" 0 3 181, +C4<0111>;
L_0x1e43ec0/d .functor AND 1, L_0x1e43f80, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e43ec0 .delay 1 (5000,5000,5000) L_0x1e43ec0/d;
v0x1de2360_0 .net *"_s1", 0 0, L_0x1e43f80;  1 drivers
S_0x1de2440 .scope generate, "genblk2[8]" "genblk2[8]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de2650 .param/l "j" 0 3 181, +C4<01000>;
L_0x1e43450/d .functor AND 1, L_0x1e44a80, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e43450 .delay 1 (5000,5000,5000) L_0x1e43450/d;
v0x1de2710_0 .net *"_s1", 0 0, L_0x1e44a80;  1 drivers
S_0x1de27f0 .scope generate, "genblk2[9]" "genblk2[9]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de2a00 .param/l "j" 0 3 181, +C4<01001>;
L_0x1e44b20/d .functor AND 1, L_0x1e44be0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44b20 .delay 1 (5000,5000,5000) L_0x1e44b20/d;
v0x1de2ac0_0 .net *"_s1", 0 0, L_0x1e44be0;  1 drivers
S_0x1de2ba0 .scope generate, "genblk2[10]" "genblk2[10]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de2db0 .param/l "j" 0 3 181, +C4<01010>;
L_0x1e44320/d .functor AND 1, L_0x1e443e0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44320 .delay 1 (5000,5000,5000) L_0x1e44320/d;
v0x1de2e70_0 .net *"_s1", 0 0, L_0x1e443e0;  1 drivers
S_0x1de2f50 .scope generate, "genblk2[11]" "genblk2[11]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de3160 .param/l "j" 0 3 181, +C4<01011>;
L_0x1e44540/d .functor AND 1, L_0x1e44600, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44540 .delay 1 (5000,5000,5000) L_0x1e44540/d;
v0x1de3220_0 .net *"_s1", 0 0, L_0x1e44600;  1 drivers
S_0x1de3300 .scope generate, "genblk2[12]" "genblk2[12]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de3510 .param/l "j" 0 3 181, +C4<01100>;
L_0x1e44760/d .functor AND 1, L_0x1e44820, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44760 .delay 1 (5000,5000,5000) L_0x1e44760/d;
v0x1de35d0_0 .net *"_s1", 0 0, L_0x1e44820;  1 drivers
S_0x1de36b0 .scope generate, "genblk2[13]" "genblk2[13]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de38c0 .param/l "j" 0 3 181, +C4<01101>;
L_0x1e45400/d .functor AND 1, L_0x1e45470, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e45400 .delay 1 (5000,5000,5000) L_0x1e45400/d;
v0x1de3980_0 .net *"_s1", 0 0, L_0x1e45470;  1 drivers
S_0x1de3a60 .scope generate, "genblk2[14]" "genblk2[14]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de3c70 .param/l "j" 0 3 181, +C4<01110>;
L_0x1e44d40/d .functor AND 1, L_0x1e44e00, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44d40 .delay 1 (5000,5000,5000) L_0x1e44d40/d;
v0x1de3d30_0 .net *"_s1", 0 0, L_0x1e44e00;  1 drivers
S_0x1de3e10 .scope generate, "genblk2[15]" "genblk2[15]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de4020 .param/l "j" 0 3 181, +C4<01111>;
L_0x1e44f60/d .functor AND 1, L_0x1e45020, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e44f60 .delay 1 (5000,5000,5000) L_0x1e44f60/d;
v0x1de40e0_0 .net *"_s1", 0 0, L_0x1e45020;  1 drivers
S_0x1de41c0 .scope generate, "genblk2[16]" "genblk2[16]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de43d0 .param/l "j" 0 3 181, +C4<010000>;
L_0x1e440e0/d .functor AND 1, L_0x1e44970, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e440e0 .delay 1 (5000,5000,5000) L_0x1e440e0/d;
v0x1de4490_0 .net *"_s1", 0 0, L_0x1e44970;  1 drivers
S_0x1de4570 .scope generate, "genblk2[17]" "genblk2[17]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de4780 .param/l "j" 0 3 181, +C4<010001>;
L_0x1e45e70/d .functor AND 1, L_0x1e45f30, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e45e70 .delay 1 (5000,5000,5000) L_0x1e45e70/d;
v0x1de4840_0 .net *"_s1", 0 0, L_0x1e45f30;  1 drivers
S_0x1de4920 .scope generate, "genblk2[18]" "genblk2[18]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de4b30 .param/l "j" 0 3 181, +C4<010010>;
L_0x1e455d0/d .functor AND 1, L_0x1e45690, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e455d0 .delay 1 (5000,5000,5000) L_0x1e455d0/d;
v0x1de4bf0_0 .net *"_s1", 0 0, L_0x1e45690;  1 drivers
S_0x1de4cd0 .scope generate, "genblk2[19]" "genblk2[19]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de4ee0 .param/l "j" 0 3 181, +C4<010011>;
L_0x1e457f0/d .functor AND 1, L_0x1e458b0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e457f0 .delay 1 (5000,5000,5000) L_0x1e457f0/d;
v0x1de4fa0_0 .net *"_s1", 0 0, L_0x1e458b0;  1 drivers
S_0x1de5080 .scope generate, "genblk2[20]" "genblk2[20]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de5290 .param/l "j" 0 3 181, +C4<010100>;
L_0x1e45a10/d .functor AND 1, L_0x1e45ad0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e45a10 .delay 1 (5000,5000,5000) L_0x1e45a10/d;
v0x1de5350_0 .net *"_s1", 0 0, L_0x1e45ad0;  1 drivers
S_0x1de5430 .scope generate, "genblk2[21]" "genblk2[21]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de5640 .param/l "j" 0 3 181, +C4<010101>;
L_0x1e46740/d .functor AND 1, L_0x1e46800, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46740 .delay 1 (5000,5000,5000) L_0x1e46740/d;
v0x1de5700_0 .net *"_s1", 0 0, L_0x1e46800;  1 drivers
S_0x1de57e0 .scope generate, "genblk2[22]" "genblk2[22]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de59f0 .param/l "j" 0 3 181, +C4<010110>;
L_0x1e46090/d .functor AND 1, L_0x1e46150, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46090 .delay 1 (5000,5000,5000) L_0x1e46090/d;
v0x1de5ab0_0 .net *"_s1", 0 0, L_0x1e46150;  1 drivers
S_0x1de5b90 .scope generate, "genblk2[23]" "genblk2[23]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de5da0 .param/l "j" 0 3 181, +C4<010111>;
L_0x1e462b0/d .functor AND 1, L_0x1e46370, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e462b0 .delay 1 (5000,5000,5000) L_0x1e462b0/d;
v0x1de5e60_0 .net *"_s1", 0 0, L_0x1e46370;  1 drivers
S_0x1de5f40 .scope generate, "genblk2[24]" "genblk2[24]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de6150 .param/l "j" 0 3 181, +C4<011000>;
L_0x1e464d0/d .functor AND 1, L_0x1e46590, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e464d0 .delay 1 (5000,5000,5000) L_0x1e464d0/d;
v0x1de6210_0 .net *"_s1", 0 0, L_0x1e46590;  1 drivers
S_0x1de62f0 .scope generate, "genblk2[25]" "genblk2[25]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de6500 .param/l "j" 0 3 181, +C4<011001>;
L_0x1e46630/d .functor AND 1, L_0x1e47080, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46630 .delay 1 (5000,5000,5000) L_0x1e46630/d;
v0x1de65c0_0 .net *"_s1", 0 0, L_0x1e47080;  1 drivers
S_0x1de66a0 .scope generate, "genblk2[26]" "genblk2[26]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de68b0 .param/l "j" 0 3 181, +C4<011010>;
L_0x1e46960/d .functor AND 1, L_0x1e46a20, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46960 .delay 1 (5000,5000,5000) L_0x1e46960/d;
v0x1de6970_0 .net *"_s1", 0 0, L_0x1e46a20;  1 drivers
S_0x1de6a50 .scope generate, "genblk2[27]" "genblk2[27]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de6c60 .param/l "j" 0 3 181, +C4<011011>;
L_0x1e46b80/d .functor AND 1, L_0x1e46c40, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46b80 .delay 1 (5000,5000,5000) L_0x1e46b80/d;
v0x1de6d20_0 .net *"_s1", 0 0, L_0x1e46c40;  1 drivers
S_0x1de6e00 .scope generate, "genblk2[28]" "genblk2[28]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de7010 .param/l "j" 0 3 181, +C4<011100>;
L_0x1e46da0/d .functor AND 1, L_0x1e46e60, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46da0 .delay 1 (5000,5000,5000) L_0x1e46da0/d;
v0x1de70d0_0 .net *"_s1", 0 0, L_0x1e46e60;  1 drivers
S_0x1de71b0 .scope generate, "genblk2[29]" "genblk2[29]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de73c0 .param/l "j" 0 3 181, +C4<011101>;
L_0x1e46f00/d .functor AND 1, L_0x1e47920, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e46f00 .delay 1 (5000,5000,5000) L_0x1e46f00/d;
v0x1de7480_0 .net *"_s1", 0 0, L_0x1e47920;  1 drivers
S_0x1de7560 .scope generate, "genblk2[30]" "genblk2[30]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de7770 .param/l "j" 0 3 181, +C4<011110>;
L_0x1e471e0/d .functor AND 1, L_0x1e472a0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e471e0 .delay 1 (5000,5000,5000) L_0x1e471e0/d;
v0x1de7830_0 .net *"_s1", 0 0, L_0x1e472a0;  1 drivers
S_0x1de7910 .scope generate, "genblk2[31]" "genblk2[31]" 3 181, 3 181 0, S_0x1cdf2a0;
 .timescale -9 -12;
P_0x1de7b20 .param/l "j" 0 3 181, +C4<011111>;
L_0x1e47400/d .functor AND 1, L_0x1e474c0, L_0x1e4a100, C4<1>, C4<1>;
L_0x1e47400 .delay 1 (5000,5000,5000) L_0x1e47400/d;
v0x1de7be0_0 .net *"_s1", 0 0, L_0x1e474c0;  1 drivers
S_0x1de7cc0 .scope module, "overflowCalc" "didOverflow" 3 159, 3 8 0, S_0x1cdf2a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1e47f40/d .functor XOR 1, L_0x1e48590, L_0x1e45180, C4<0>, C4<0>;
L_0x1e47f40 .delay 1 (5000,5000,5000) L_0x1e47f40/d;
L_0x1e48000/d .functor NOT 1, L_0x1e49750, C4<0>, C4<0>, C4<0>;
L_0x1e48000 .delay 1 (5000,5000,5000) L_0x1e48000/d;
L_0x1e48cc0/d .functor NOT 1, L_0x1e47f40, C4<0>, C4<0>, C4<0>;
L_0x1e48cc0 .delay 1 (5000,5000,5000) L_0x1e48cc0/d;
L_0x1e48dd0/d .functor NOT 1, L_0x1e48680, C4<0>, C4<0>, C4<0>;
L_0x1e48dd0 .delay 1 (5000,5000,5000) L_0x1e48dd0/d;
L_0x1e48f30/d .functor AND 1, L_0x1e49750, L_0x1e47f40, C4<1>, C4<1>;
L_0x1e48f30 .delay 1 (5000,5000,5000) L_0x1e48f30/d;
L_0x1e49040/d .functor AND 1, L_0x1e48000, L_0x1e48cc0, C4<1>, C4<1>;
L_0x1e49040 .delay 1 (5000,5000,5000) L_0x1e49040/d;
L_0x1e491f0/d .functor AND 1, L_0x1e48f30, L_0x1e48dd0, C4<1>, C4<1>;
L_0x1e491f0 .delay 1 (5000,5000,5000) L_0x1e491f0/d;
L_0x1e493a0/d .functor AND 1, L_0x1e49040, L_0x1e48680, C4<1>, C4<1>;
L_0x1e493a0 .delay 1 (5000,5000,5000) L_0x1e493a0/d;
L_0x1e495a0/d .functor OR 1, L_0x1e491f0, L_0x1e493a0, C4<0>, C4<0>;
L_0x1e495a0 .delay 1 (5000,5000,5000) L_0x1e495a0/d;
v0x1de7f40_0 .net "BxorSub", 0 0, L_0x1e47f40;  1 drivers
v0x1de7fe0_0 .net "a", 0 0, L_0x1e49750;  1 drivers
v0x1de80a0_0 .net "aAndB", 0 0, L_0x1e48f30;  1 drivers
v0x1de8170_0 .net "b", 0 0, L_0x1e48590;  1 drivers
v0x1de8230_0 .net "negToPos", 0 0, L_0x1e491f0;  1 drivers
v0x1de8340_0 .net "notA", 0 0, L_0x1e48000;  1 drivers
v0x1de8400_0 .net "notB", 0 0, L_0x1e48cc0;  1 drivers
v0x1de84c0_0 .net "notS", 0 0, L_0x1e48dd0;  1 drivers
v0x1de8580_0 .net "notaAndNotb", 0 0, L_0x1e49040;  1 drivers
v0x1de86d0_0 .net "overflow", 0 0, L_0x1e495a0;  alias, 1 drivers
v0x1de8790_0 .net "posToNeg", 0 0, L_0x1e493a0;  1 drivers
v0x1de8850_0 .net "s", 0 0, L_0x1e48680;  1 drivers
v0x1de8910_0 .net "sub", 0 0, L_0x1e45180;  alias, 1 drivers
    .scope S_0x1cf6910;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1cdf2a0 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x1dec770_0, 3, 1>, &PV<v0x1dec770_0, 2, 1>, &PV<v0x1dec770_0, 1, 1>, &PV<v0x1dec770_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x1dec770_0, 3, 1>, &PV<v0x1dec770_0, 2, 1>, &PV<v0x1dec770_0, 1, 1>, &PV<v0x1dec770_0, 0, 1> {0 0 0};
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 32 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x1dec770_0, 3, 1>, &PV<v0x1dec770_0, 2, 1>, &PV<v0x1dec770_0, 1, 1>, &PV<v0x1dec770_0, 0, 1> {0 0 0};
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 36 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x1dec770_0, 3, 1>, &PV<v0x1dec770_0, 2, 1>, &PV<v0x1dec770_0, 1, 1>, &PV<v0x1dec770_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 40 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x1dec770_0, 3, 1>, &PV<v0x1dec770_0, 2, 1>, &PV<v0x1dec770_0, 1, 1>, &PV<v0x1dec770_0, 0, 1> {0 0 0};
T_0.8 ;
    %vpi_call 2 42 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 45 "$display", "p + p = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.10 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.12 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.14 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 49 "$display", "p + p = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.18 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 53 "$display", "0 + p = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 54 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.24 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.26 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 57 "$display", "n + n = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.28 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 58 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 59 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.32 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 61 "$display", "n + n = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 62 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 63 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 65 "$display", "n + p = 0 TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.40 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 66 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.42 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 67 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x1dec810_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.46 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 70 "$display", "n + p = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.48 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 71 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.50 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 72 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x1dec810_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.54 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 75 "$display", "n + p = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.56 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 76 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.58 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 77 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.60 ;
    %vpi_call 2 80 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 83 "$display", "0 - p = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.62 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 84 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.64 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 85 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.66 ;
    %vpi_call 2 86 "$display", "results: %b", v0x1dec770_0 {0 0 0};
    %vpi_call 2 87 "$display", "results: %d", v0x1dec770_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 89 "$display", "0 - n = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.68 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 90 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.70 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 91 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.72 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 93 "$display", "n - n = 0 TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.74 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 94 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.76 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 95 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.78 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 97 "$display", "p - p = 0 TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.80 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 98 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.82 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 99 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.84 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 101 "$display", "p - p = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.86 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 102 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 103 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.90 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 2449524101, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 105 "$display", "p - p = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 106 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 107 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 109 "$display", "n - n = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.98 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 110 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.100 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 111 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.102 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 113 "$display", "n - n = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.104 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 114 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.106 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 115 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.108 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 117 "$display", "p - n = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.110 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 118 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.112 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 119 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.114 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 121 "$display", "p - n = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.116 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 122 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.118 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 123 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.120 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 125 "$display", "n - p = n TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.122 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 126 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.124 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 127 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.126 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 129 "$display", "n - p = p TEST FAILED - result: %d", v0x1dec770_0 {0 0 0};
T_0.128 ;
    %load/vec4 v0x1dec680_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 130 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.130 ;
    %load/vec4 v0x1dec2f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 131 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.132 ;
    %vpi_call 2 133 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1dec3e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 136 "$display", "0 < p TEST FAILED - result: %b", v0x1dec770_0 {0 0 0};
T_0.134 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 138 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 140 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.138 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 142 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.140 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 144 "$display", "p < p TEST FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 146 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.144 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 148 "$display", "n < n TEST FAILED" {0 0 0};
T_0.146 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 150 "$display", "n not < n TEST FAILED %b", v0x1dec770_0 {0 0 0};
T_0.148 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 152 "$display", "n < p TEST FAILED" {0 0 0};
T_0.150 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1dec4b0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1dec5b0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1dec770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 154 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.152 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
