// Seed: 3373272591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(""), .id_1(id_3 - id_2), .id_2(id_2), .id_3(1), .id_4(1'b0), .id_5(id_3), .id_6(1)
  );
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_5 = id_2;
  uwire id_6;
  assign id_6 = 1;
  assign id_6 = id_5;
  module_0(
      id_3, id_1, id_3, id_2
  );
endmodule
