<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/D6F517D6-17E3-4162-8B79-A432CBC7D4AB"><gtr:id>D6F517D6-17E3-4162-8B79-A432CBC7D4AB</gtr:id><gtr:firstName>Ian</gtr:firstName><gtr:surname>Watson</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/58A3B454-8454-4DF5-8565-E2C1BDD6D6CA"><gtr:id>58A3B454-8454-4DF5-8565-E2C1BDD6D6CA</gtr:id><gtr:firstName>Christopher</gtr:firstName><gtr:otherNames>Clifford</gtr:otherNames><gtr:surname>Kirkham</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FE036368%2F1"><gtr:id>EFFC1C5C-6D59-45D1-BB38-02EBDBC816C2</gtr:id><gtr:title>An Efficient Page and Object-based Transactional Memory System</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E036368/1</gtr:grantReference><gtr:abstractText>For the last 25 years, the processor chips inside PCs, games consoles etc. have increased in speed many times over. This is often refereed to as 'Moores Law' which states that this increase will be approximately a factor of 2 every 18 months.However, Moores Law no longer holds for the latest semiconductor technology. Factors such as power dissipation prevent the continued shrinking of electronic circuits on which it depends.Processor manufacturers are therefore turning to 'multi-core' processors to achieve future increases in performance. A core being the circuit of a single processing unit of the structure found in previous computers. It is already possible to buy PCs which have dual cores on a single chip and advanced processors intended for commercial applications have several cores.Unfortunately the techniques required to write programs for these multi-core processors, particularly for general purpose applications, rely on mechanisms to share the memory between processors which require special hardware to ensure that they all see a consistent view of the shared memory over a common communication system.Although it is possible to build such hardware to perform efficiently for small numbers of processors, as the number of processors and the size of the communication system increases, it is impossible to maintain the required speed. This will therefore limit the size of future multi-core systems unless new techniques are found.Transactional Memory is a new approach to writing programs, to make use of multi-core processors, which does not require the same fully consistent view of shared memory. Instead, individual processors work on their own temporary copies of shared memory and reconcile its state at the end of defined tasks. This approach can not only remove the need for complex consistency maintaining mechanisms but also result in methods for writing multi-task programs which are easier to understand.However, Transactional Memory requires organisation specifically to support the maintenance and reconciliation of temporary shared copies. Current proposals to do this have removed some of the restrictions of conventional multi-core systems but introduced others of their own.This project proposes to perform a practical investigation of a novel Transactional Memory scheme which builds upon previous similar work but uses properties particular to the Object Oriented style of programming, concerned with the structuring of data, to avoid many of the existing problems. It uses memory structuring techniques which have been shown to be advantageous to the Object Oriented style and extends these to the world of Transactions. In addition, it will investigate support for the optimisation of Transactional execution using the highly flexible software systems which have been developed for the execution of Object Oriented programs.</gtr:abstractText><gtr:fund><gtr:end>2010-06-30</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2007-04-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>594574</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0D56F73D-C7B7-4FDF-9F07-8A37B818810D"><gtr:id>0D56F73D-C7B7-4FDF-9F07-8A37B818810D</gtr:id><gtr:title>A Study of a Transactional Parallel Routing Algorithm</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/06c9c1be7dc284d1b338396e7debee6b"><gtr:id>06c9c1be7dc284d1b338396e7debee6b</gtr:id><gtr:otherNames>Watson I</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:isbn>0-7695-2944-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B81185EC-3C13-4480-B3F9-7BEE2F3308CA"><gtr:id>B81185EC-3C13-4480-B3F9-7BEE2F3308CA</gtr:id><gtr:title>An Object-Aware Hardware Transactional Memory System</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cfaf41cb2857942c12f2489d03a54cca"><gtr:id>cfaf41cb2857942c12f2489d03a54cca</gtr:id><gtr:otherNames>Khan B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3352-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/47650CAA-C374-44EA-B2AA-C289CBA6C27C"><gtr:id>47650CAA-C374-44EA-B2AA-C289CBA6C27C</gtr:id><gtr:title>High Performance Embedded Architectures and Compilers</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-11514-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/92CFED01-35DE-43FF-A6FE-8DCD190A4FAB"><gtr:id>92CFED01-35DE-43FF-A6FE-8DCD190A4FAB</gtr:id><gtr:title>Profiling Transactional Memory Applications</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3544-9</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E97AB9AF-B5BB-4911-8360-9FD740EEE314"><gtr:id>E97AB9AF-B5BB-4911-8360-9FD740EEE314</gtr:id><gtr:title>High Performance Embedded Architectures and Compilers</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-540-92989-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/884BE504-0B49-4D52-B003-B8DB18E711EF"><gtr:id>884BE504-0B49-4D52-B003-B8DB18E711EF</gtr:id><gtr:title>Clustering JVMs with software transactional memory support</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/665a056fee8bba1830e39b1ab097eb22"><gtr:id>665a056fee8bba1830e39b1ab097eb22</gtr:id><gtr:otherNames>Kotselidis C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-6442-5</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1B7907C5-7A41-46DE-B193-000888CDD50C"><gtr:id>1B7907C5-7A41-46DE-B193-000888CDD50C</gtr:id><gtr:title>On the Performance of Contention Managers for Complex Transactional Memory Benchmarks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3680-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/FF861174-DBCD-4539-9E34-810B6624C9DE"><gtr:id>FF861174-DBCD-4539-9E34-810B6624C9DE</gtr:id><gtr:title>A first insight into object-aware hardware transactional memory</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cfaf41cb2857942c12f2489d03a54cca"><gtr:id>cfaf41cb2857942c12f2489d03a54cca</gtr:id><gtr:otherNames>Khan B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>9781595939739</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/288C2523-F025-4CBC-A45F-44D09311BC88"><gtr:id>288C2523-F025-4CBC-A45F-44D09311BC88</gtr:id><gtr:title>Algorithms and Architectures for Parallel Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-3-540-69500-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/067909FB-9DC1-411F-9A06-07E966B3EDB2"><gtr:id>067909FB-9DC1-411F-9A06-07E966B3EDB2</gtr:id><gtr:title>DiSTM: A Software Transactional Memory Framework for Clusters</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/665a056fee8bba1830e39b1ab097eb22"><gtr:id>665a056fee8bba1830e39b1ab097eb22</gtr:id><gtr:otherNames>Kotselidis C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/BC6CCF0B-3401-40CB-A972-D88EDD49544A"><gtr:id>BC6CCF0B-3401-40CB-A972-D88EDD49544A</gtr:id><gtr:title>Euro-Par 2010 - Parallel Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cfaf41cb2857942c12f2489d03a54cca"><gtr:id>cfaf41cb2857942c12f2489d03a54cca</gtr:id><gtr:otherNames>Khan B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-3-642-15276-4</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A91DC527-7E8C-428B-A652-ABDE00C1C373"><gtr:id>A91DC527-7E8C-428B-A652-ABDE00C1C373</gtr:id><gtr:title>Euro-Par 2008 - Parallel Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3982d000592c7bb3d227998a20f0c93b"><gtr:id>3982d000592c7bb3d227998a20f0c93b</gtr:id><gtr:otherNames>Ansari M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-3-540-85450-0</gtr:isbn></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E036368/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>01AC56BC-45B4-434D-B015-7C879327F09F</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Parallel Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>