RTL code credit goes to: https://github.com/nandland/spi-slave/blob/master/Verilog/source/SPI_Slave.v
