verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/priority_encoder.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/imports/axis_mux_3.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/arbiter.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/imports/axis_demux_2.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/imports/axis_arb_mux_3.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/axis_adapter.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/axis_srl_fifo.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/axis_async_fifo.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog blk_mem_gen_v8_3_4 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/59b0/simulation/blk_mem_gen_v8_3.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_2 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/a807/simulation/fifo_generator_vlog_beh.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_2 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/a807/hdl/fifo_generator_v13_1_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog generic_baseblocks_v2_1_0 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog axi_infrastructure_v1_1_0 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog axi_register_slice_v2_1_10 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog axi_data_fifo_v2_1_9 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog axi_crossbar_v2_1_11 "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ip/tcp_bridge_tb_bd_xbar_0/sim/tcp_bridge_tb_bd_xbar_0.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ip/tcp_bridge_tb_bd_blk_mem_gen_0_0/sim/tcp_bridge_tb_bd_blk_mem_gen_0_0.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
