# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Statistic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:44 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxsel
# -- Compiling architecture mux2sel of muxsel
# -- Compiling architecture mux4sel of muxsel
# -- Loading entity muxsel
# End time: 16:09:44 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_datapath
# -- Compiling architecture behv of test_datapath
# -- Loading entity muxsel
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/myregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/myregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity myregister
# -- Compiling architecture reg of myregister
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adder_bits_n
# -- Compiling architecture behv of adder_bits_n
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder
# -- Compiling architecture rtl of full_adder
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity up_counter
# -- Compiling architecture rtl of up_counter
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:45 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controller
# -- Compiling architecture acon of controller
# End time: 16:09:45 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Tugas/Semester_4/psd class/hw1/statistic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:46 on Mar 20,2020
# vcom -reportprogress 300 -93 -work work E:/Tugas/Semester_4/psd class/hw1/statistic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statistic
# -- Compiling architecture stat of statistic
# End time: 16:09:46 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.statistic
# vsim work.statistic 
# Start time: 18:24:36 on Mar 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.statistic(stat)
# Loading ieee.numeric_std(body)
# Loading work.test_datapath(behv)
# Loading work.muxsel(mux4sel)
# Loading work.muxsel(mux2sel)
# Loading work.myregister(reg)
# Loading work.adder_bits_n(behv)
# Loading work.full_adder(rtl)
# Loading work.up_counter(rtl)
# Loading work.controller(acon)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/statistic/din \
sim:/statistic/dout \
sim:/statistic/dout_mode \
sim:/statistic/clk \
sim:/statistic/go \
sim:/statistic/rst \
sim:/statistic/done \
sim:/statistic/zi \
sim:/statistic/s2 \
sim:/statistic/s3 \
sim:/statistic/gt \
sim:/statistic/en
force -freeze sim:/statistic/din 00000 0
# Value length (5) does not equal array index length (4).
# 
# ** Error: (vsim-4011) Invalid force value: 00000 0.
# 
force -freeze sim:/statistic/dout_mode 00 0
force -freeze sim:/statistic/rst 0 0
force -freeze sim:/statistic/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/statistic/din 0110 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /statistic/dpath
force -freeze sim:/statistic/go 1 0
run
force -freeze sim:/statistic/go 0 0
force -freeze sim:/statistic/din 0011 0
run
force -freeze sim:/statistic/go 1 0
run
force -freeze sim:/statistic/go 0 0
force -freeze sim:/statistic/din 1001 0
run
force -freeze sim:/statistic/go 1 0
run
run
run
run
force -freeze sim:/statistic/rst 1 0
run
run
# End time: 18:27:01 on Mar 20,2020, Elapsed time: 0:02:25
# Errors: 2, Warnings: 1
