\hypertarget{group___u_s_a_r_t___clock___phase}{}\doxysection{USART\+\_\+\+Clock\+\_\+\+Phase}
\label{group___u_s_a_r_t___clock___phase}\index{USART\_Clock\_Phase@{USART\_Clock\_Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}\label{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}} 
\#define {\bfseries USART\+\_\+\+PHASE\+\_\+1\+EDGE}~((uint32\+\_\+t)0x00000000)
\item 
\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}\label{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}} 
\#define {\bfseries USART\+\_\+\+PHASE\+\_\+2\+EDGE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\item 
\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_ga6ea3d074e9204eb593472e03452e537b}\label{group___u_s_a_r_t___clock___phase_ga6ea3d074e9204eb593472e03452e537b}} 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+PHASE}(CPHA)~(((CPHA) == USART\+\_\+\+PHASE\+\_\+1\+EDGE) $\vert$$\vert$ ((CPHA) == USART\+\_\+\+PHASE\+\_\+2\+EDGE))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
