// Seed: 2898500894
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd39
) (
    output tri1 id_0,
    output logic id_1,
    input tri1 id_2
    , id_8, id_9,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 _id_6
);
  assign id_9 = id_5;
  always @(1) id_1 = id_5;
  wire id_10;
  wire [-1 'b0 : id_6] id_11;
  wire id_12;
  logic id_13;
  logic id_14;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  wire id_16;
  assign id_14 = id_5;
endmodule
