
STM32_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b84  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08005d20  08005d20  00015d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060c8  080060c8  000202e4  2**0
                  CONTENTS
  4 .ARM          00000008  080060c8  080060c8  000160c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060d0  080060d0  000202e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060d0  080060d0  000160d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060d4  080060d4  000160d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  080060d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  200002e4  080063bc  000202e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000578  080063bc  00020578  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000928e  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001eba  00000000  00000000  000295a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008c0  00000000  00000000  0002b460  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007b8  00000000  00000000  0002bd20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015b2c  00000000  00000000  0002c4d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008d77  00000000  00000000  00042004  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00084ac3  00000000  00000000  0004ad7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cf83e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002990  00000000  00000000  000cf8bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002e4 	.word	0x200002e4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005d04 	.word	0x08005d04

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002e8 	.word	0x200002e8
 80001d4:	08005d04 	.word	0x08005d04

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_uldivmod>:
 8000b10:	b953      	cbnz	r3, 8000b28 <__aeabi_uldivmod+0x18>
 8000b12:	b94a      	cbnz	r2, 8000b28 <__aeabi_uldivmod+0x18>
 8000b14:	2900      	cmp	r1, #0
 8000b16:	bf08      	it	eq
 8000b18:	2800      	cmpeq	r0, #0
 8000b1a:	bf1c      	itt	ne
 8000b1c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b24:	f000 b972 	b.w	8000e0c <__aeabi_idiv0>
 8000b28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b30:	f000 f806 	bl	8000b40 <__udivmoddi4>
 8000b34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b3c:	b004      	add	sp, #16
 8000b3e:	4770      	bx	lr

08000b40 <__udivmoddi4>:
 8000b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b44:	9e08      	ldr	r6, [sp, #32]
 8000b46:	4604      	mov	r4, r0
 8000b48:	4688      	mov	r8, r1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d14b      	bne.n	8000be6 <__udivmoddi4+0xa6>
 8000b4e:	428a      	cmp	r2, r1
 8000b50:	4615      	mov	r5, r2
 8000b52:	d967      	bls.n	8000c24 <__udivmoddi4+0xe4>
 8000b54:	fab2 f282 	clz	r2, r2
 8000b58:	b14a      	cbz	r2, 8000b6e <__udivmoddi4+0x2e>
 8000b5a:	f1c2 0720 	rsb	r7, r2, #32
 8000b5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b62:	fa20 f707 	lsr.w	r7, r0, r7
 8000b66:	4095      	lsls	r5, r2
 8000b68:	ea47 0803 	orr.w	r8, r7, r3
 8000b6c:	4094      	lsls	r4, r2
 8000b6e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b72:	0c23      	lsrs	r3, r4, #16
 8000b74:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b78:	fa1f fc85 	uxth.w	ip, r5
 8000b7c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b84:	fb07 f10c 	mul.w	r1, r7, ip
 8000b88:	4299      	cmp	r1, r3
 8000b8a:	d909      	bls.n	8000ba0 <__udivmoddi4+0x60>
 8000b8c:	18eb      	adds	r3, r5, r3
 8000b8e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b92:	f080 811b 	bcs.w	8000dcc <__udivmoddi4+0x28c>
 8000b96:	4299      	cmp	r1, r3
 8000b98:	f240 8118 	bls.w	8000dcc <__udivmoddi4+0x28c>
 8000b9c:	3f02      	subs	r7, #2
 8000b9e:	442b      	add	r3, r5
 8000ba0:	1a5b      	subs	r3, r3, r1
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb4:	45a4      	cmp	ip, r4
 8000bb6:	d909      	bls.n	8000bcc <__udivmoddi4+0x8c>
 8000bb8:	192c      	adds	r4, r5, r4
 8000bba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bbe:	f080 8107 	bcs.w	8000dd0 <__udivmoddi4+0x290>
 8000bc2:	45a4      	cmp	ip, r4
 8000bc4:	f240 8104 	bls.w	8000dd0 <__udivmoddi4+0x290>
 8000bc8:	3802      	subs	r0, #2
 8000bca:	442c      	add	r4, r5
 8000bcc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	2700      	movs	r7, #0
 8000bd6:	b11e      	cbz	r6, 8000be0 <__udivmoddi4+0xa0>
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e9c6 4300 	strd	r4, r3, [r6]
 8000be0:	4639      	mov	r1, r7
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d909      	bls.n	8000bfe <__udivmoddi4+0xbe>
 8000bea:	2e00      	cmp	r6, #0
 8000bec:	f000 80eb 	beq.w	8000dc6 <__udivmoddi4+0x286>
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e9c6 0100 	strd	r0, r1, [r6]
 8000bf6:	4638      	mov	r0, r7
 8000bf8:	4639      	mov	r1, r7
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	fab3 f783 	clz	r7, r3
 8000c02:	2f00      	cmp	r7, #0
 8000c04:	d147      	bne.n	8000c96 <__udivmoddi4+0x156>
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d302      	bcc.n	8000c10 <__udivmoddi4+0xd0>
 8000c0a:	4282      	cmp	r2, r0
 8000c0c:	f200 80fa 	bhi.w	8000e04 <__udivmoddi4+0x2c4>
 8000c10:	1a84      	subs	r4, r0, r2
 8000c12:	eb61 0303 	sbc.w	r3, r1, r3
 8000c16:	2001      	movs	r0, #1
 8000c18:	4698      	mov	r8, r3
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d0e0      	beq.n	8000be0 <__udivmoddi4+0xa0>
 8000c1e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c22:	e7dd      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000c24:	b902      	cbnz	r2, 8000c28 <__udivmoddi4+0xe8>
 8000c26:	deff      	udf	#255	; 0xff
 8000c28:	fab2 f282 	clz	r2, r2
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	f040 808f 	bne.w	8000d50 <__udivmoddi4+0x210>
 8000c32:	1b49      	subs	r1, r1, r5
 8000c34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c38:	fa1f f885 	uxth.w	r8, r5
 8000c3c:	2701      	movs	r7, #1
 8000c3e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d907      	bls.n	8000c64 <__udivmoddi4+0x124>
 8000c54:	18eb      	adds	r3, r5, r3
 8000c56:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c5a:	d202      	bcs.n	8000c62 <__udivmoddi4+0x122>
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	f200 80cd 	bhi.w	8000dfc <__udivmoddi4+0x2bc>
 8000c62:	4684      	mov	ip, r0
 8000c64:	1a59      	subs	r1, r3, r1
 8000c66:	b2a3      	uxth	r3, r4
 8000c68:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c70:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c74:	fb08 f800 	mul.w	r8, r8, r0
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	d907      	bls.n	8000c8c <__udivmoddi4+0x14c>
 8000c7c:	192c      	adds	r4, r5, r4
 8000c7e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x14a>
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	f200 80b6 	bhi.w	8000df6 <__udivmoddi4+0x2b6>
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	eba4 0408 	sub.w	r4, r4, r8
 8000c90:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c94:	e79f      	b.n	8000bd6 <__udivmoddi4+0x96>
 8000c96:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9a:	40bb      	lsls	r3, r7
 8000c9c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca0:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca4:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca8:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cac:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb4:	4325      	orrs	r5, r4
 8000cb6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cba:	0c2c      	lsrs	r4, r5, #16
 8000cbc:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc0:	fa1f fa8e 	uxth.w	sl, lr
 8000cc4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc8:	fb09 f40a 	mul.w	r4, r9, sl
 8000ccc:	429c      	cmp	r4, r3
 8000cce:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cd6:	d90b      	bls.n	8000cf0 <__udivmoddi4+0x1b0>
 8000cd8:	eb1e 0303 	adds.w	r3, lr, r3
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ce0:	f080 8087 	bcs.w	8000df2 <__udivmoddi4+0x2b2>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f240 8084 	bls.w	8000df2 <__udivmoddi4+0x2b2>
 8000cea:	f1a9 0902 	sub.w	r9, r9, #2
 8000cee:	4473      	add	r3, lr
 8000cf0:	1b1b      	subs	r3, r3, r4
 8000cf2:	b2ad      	uxth	r5, r5
 8000cf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cfc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d00:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d908      	bls.n	8000d1a <__udivmoddi4+0x1da>
 8000d08:	eb1e 0404 	adds.w	r4, lr, r4
 8000d0c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d10:	d26b      	bcs.n	8000dea <__udivmoddi4+0x2aa>
 8000d12:	45a2      	cmp	sl, r4
 8000d14:	d969      	bls.n	8000dea <__udivmoddi4+0x2aa>
 8000d16:	3802      	subs	r0, #2
 8000d18:	4474      	add	r4, lr
 8000d1a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	eba4 040a 	sub.w	r4, r4, sl
 8000d26:	454c      	cmp	r4, r9
 8000d28:	46c2      	mov	sl, r8
 8000d2a:	464b      	mov	r3, r9
 8000d2c:	d354      	bcc.n	8000dd8 <__udivmoddi4+0x298>
 8000d2e:	d051      	beq.n	8000dd4 <__udivmoddi4+0x294>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d069      	beq.n	8000e08 <__udivmoddi4+0x2c8>
 8000d34:	ebb1 050a 	subs.w	r5, r1, sl
 8000d38:	eb64 0403 	sbc.w	r4, r4, r3
 8000d3c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d40:	40fd      	lsrs	r5, r7
 8000d42:	40fc      	lsrs	r4, r7
 8000d44:	ea4c 0505 	orr.w	r5, ip, r5
 8000d48:	e9c6 5400 	strd	r5, r4, [r6]
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	e747      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000d50:	f1c2 0320 	rsb	r3, r2, #32
 8000d54:	fa20 f703 	lsr.w	r7, r0, r3
 8000d58:	4095      	lsls	r5, r2
 8000d5a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d66:	4338      	orrs	r0, r7
 8000d68:	0c01      	lsrs	r1, r0, #16
 8000d6a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d6e:	fa1f f885 	uxth.w	r8, r5
 8000d72:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7a:	fb07 f308 	mul.w	r3, r7, r8
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	fa04 f402 	lsl.w	r4, r4, r2
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x256>
 8000d86:	1869      	adds	r1, r5, r1
 8000d88:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d8c:	d22f      	bcs.n	8000dee <__udivmoddi4+0x2ae>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d92d      	bls.n	8000dee <__udivmoddi4+0x2ae>
 8000d92:	3f02      	subs	r7, #2
 8000d94:	4429      	add	r1, r5
 8000d96:	1acb      	subs	r3, r1, r3
 8000d98:	b281      	uxth	r1, r0
 8000d9a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da6:	fb00 f308 	mul.w	r3, r0, r8
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x27e>
 8000dae:	1869      	adds	r1, r5, r1
 8000db0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000db4:	d217      	bcs.n	8000de6 <__udivmoddi4+0x2a6>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d915      	bls.n	8000de6 <__udivmoddi4+0x2a6>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4429      	add	r1, r5
 8000dbe:	1ac9      	subs	r1, r1, r3
 8000dc0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc4:	e73b      	b.n	8000c3e <__udivmoddi4+0xfe>
 8000dc6:	4637      	mov	r7, r6
 8000dc8:	4630      	mov	r0, r6
 8000dca:	e709      	b.n	8000be0 <__udivmoddi4+0xa0>
 8000dcc:	4607      	mov	r7, r0
 8000dce:	e6e7      	b.n	8000ba0 <__udivmoddi4+0x60>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	e6fb      	b.n	8000bcc <__udivmoddi4+0x8c>
 8000dd4:	4541      	cmp	r1, r8
 8000dd6:	d2ab      	bcs.n	8000d30 <__udivmoddi4+0x1f0>
 8000dd8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ddc:	eb69 020e 	sbc.w	r2, r9, lr
 8000de0:	3801      	subs	r0, #1
 8000de2:	4613      	mov	r3, r2
 8000de4:	e7a4      	b.n	8000d30 <__udivmoddi4+0x1f0>
 8000de6:	4660      	mov	r0, ip
 8000de8:	e7e9      	b.n	8000dbe <__udivmoddi4+0x27e>
 8000dea:	4618      	mov	r0, r3
 8000dec:	e795      	b.n	8000d1a <__udivmoddi4+0x1da>
 8000dee:	4667      	mov	r7, ip
 8000df0:	e7d1      	b.n	8000d96 <__udivmoddi4+0x256>
 8000df2:	4681      	mov	r9, r0
 8000df4:	e77c      	b.n	8000cf0 <__udivmoddi4+0x1b0>
 8000df6:	3802      	subs	r0, #2
 8000df8:	442c      	add	r4, r5
 8000dfa:	e747      	b.n	8000c8c <__udivmoddi4+0x14c>
 8000dfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e00:	442b      	add	r3, r5
 8000e02:	e72f      	b.n	8000c64 <__udivmoddi4+0x124>
 8000e04:	4638      	mov	r0, r7
 8000e06:	e708      	b.n	8000c1a <__udivmoddi4+0xda>
 8000e08:	4637      	mov	r7, r6
 8000e0a:	e6e9      	b.n	8000be0 <__udivmoddi4+0xa0>

08000e0c <__aeabi_idiv0>:
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <HAL_Init+0x40>)
 8000e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0a      	ldr	r2, [pc, #40]	; (8000e50 <HAL_Init+0x40>)
 8000e26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <HAL_Init+0x40>)
 8000e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f000 f995 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 f83c 	bl	8000ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f003 f8a0 	bl	8003f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40023c00 	.word	0x40023c00

08000e54 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000e58:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e5e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000e60:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000e66:	4b10      	ldr	r3, [pc, #64]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e6c:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e7a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e88:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e96:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <HAL_DeInit+0x54>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000e9e:	f000 f805 	bl	8000eac <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800

08000eac <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
	...

08000ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0x54>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x58>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 f9ac 	bl	8001238 <HAL_SYSTICK_Config>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00e      	b.n	8000f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b0f      	cmp	r3, #15
 8000eee:	d80a      	bhi.n	8000f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef8:	f000 f956 	bl	80011a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <HAL_InitTick+0x5c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000110 	.word	0x20000110
 8000f14:	20000004 	.word	0x20000004
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_IncTick+0x20>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <HAL_IncTick+0x24>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <HAL_IncTick+0x24>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000004 	.word	0x20000004
 8000f40:	2000030c 	.word	0x2000030c

08000f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b03      	ldr	r3, [pc, #12]	; (8000f58 <HAL_GetTick+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	2000030c 	.word	0x2000030c

08000f5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f64:	f7ff ffee 	bl	8000f44 <HAL_GetTick>
 8000f68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f74:	d005      	beq.n	8000f82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <HAL_Delay+0x40>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4413      	add	r3, r2
 8000f80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f82:	bf00      	nop
 8000f84:	f7ff ffde 	bl	8000f44 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d8f7      	bhi.n	8000f84 <HAL_Delay+0x28>
  {
  }
}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd2:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	60d3      	str	r3, [r2, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000ed00 	.word	0xe000ed00

08000fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b04      	ldr	r3, [pc, #16]	; (8001000 <__NVIC_GetPriorityGrouping+0x18>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	f003 0307 	and.w	r3, r3, #7
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	2b00      	cmp	r3, #0
 8001014:	db0b      	blt.n	800102e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f003 021f 	and.w	r2, r3, #31
 800101c:	4907      	ldr	r1, [pc, #28]	; (800103c <__NVIC_EnableIRQ+0x38>)
 800101e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001022:	095b      	lsrs	r3, r3, #5
 8001024:	2001      	movs	r0, #1
 8001026:	fa00 f202 	lsl.w	r2, r0, r2
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	e000e100 	.word	0xe000e100

08001040 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001050:	2b00      	cmp	r3, #0
 8001052:	db0a      	blt.n	800106a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	b2da      	uxtb	r2, r3
 8001058:	490c      	ldr	r1, [pc, #48]	; (800108c <__NVIC_SetPriority+0x4c>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	0112      	lsls	r2, r2, #4
 8001060:	b2d2      	uxtb	r2, r2
 8001062:	440b      	add	r3, r1
 8001064:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001068:	e00a      	b.n	8001080 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4908      	ldr	r1, [pc, #32]	; (8001090 <__NVIC_SetPriority+0x50>)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	3b04      	subs	r3, #4
 8001078:	0112      	lsls	r2, r2, #4
 800107a:	b2d2      	uxtb	r2, r2
 800107c:	440b      	add	r3, r1
 800107e:	761a      	strb	r2, [r3, #24]
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000e100 	.word	0xe000e100
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001094:	b480      	push	{r7}
 8001096:	b089      	sub	sp, #36	; 0x24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	f1c3 0307 	rsb	r3, r3, #7
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	bf28      	it	cs
 80010b2:	2304      	movcs	r3, #4
 80010b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3304      	adds	r3, #4
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	d902      	bls.n	80010c4 <NVIC_EncodePriority+0x30>
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3b03      	subs	r3, #3
 80010c2:	e000      	b.n	80010c6 <NVIC_EncodePriority+0x32>
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43da      	mvns	r2, r3
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	401a      	ands	r2, r3
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa01 f303 	lsl.w	r3, r1, r3
 80010e6:	43d9      	mvns	r1, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	4313      	orrs	r3, r2
         );
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3724      	adds	r7, #36	; 0x24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001100:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <__NVIC_SystemReset+0x20>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800110c:	4903      	ldr	r1, [pc, #12]	; (800111c <__NVIC_SystemReset+0x20>)
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <__NVIC_SystemReset+0x24>)
 8001110:	4313      	orrs	r3, r2
 8001112:	60cb      	str	r3, [r1, #12]
 8001114:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <__NVIC_SystemReset+0x1c>
 800111c:	e000ed00 	.word	0xe000ed00
 8001120:	05fa0004 	.word	0x05fa0004

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001148:	f7ff ff7a 	bl	8001040 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b07      	cmp	r3, #7
 8001174:	d00f      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d00c      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b05      	cmp	r3, #5
 8001180:	d009      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b04      	cmp	r3, #4
 8001186:	d006      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d003      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800118e:	2192      	movs	r1, #146	; 0x92
 8001190:	4804      	ldr	r0, [pc, #16]	; (80011a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001192:	f002 feee 	bl	8003f72 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ff02 	bl	8000fa0 <__NVIC_SetPriorityGrouping>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	08005d20 	.word	0x08005d20

080011a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d903      	bls.n	80011c8 <HAL_NVIC_SetPriority+0x20>
 80011c0:	21aa      	movs	r1, #170	; 0xaa
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011c4:	f002 fed5 	bl	8003f72 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b0f      	cmp	r3, #15
 80011cc:	d903      	bls.n	80011d6 <HAL_NVIC_SetPriority+0x2e>
 80011ce:	21ab      	movs	r1, #171	; 0xab
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011d2:	f002 fece 	bl	8003f72 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d6:	f7ff ff07 	bl	8000fe8 <__NVIC_GetPriorityGrouping>
 80011da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f7ff ff57 	bl	8001094 <NVIC_EncodePriority>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	4611      	mov	r1, r2
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff26 	bl	8001040 <__NVIC_SetPriority>
}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	08005d20 	.word	0x08005d20

08001200 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da03      	bge.n	800121a <HAL_NVIC_EnableIRQ+0x1a>
 8001212:	21be      	movs	r1, #190	; 0xbe
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <HAL_NVIC_EnableIRQ+0x2c>)
 8001216:	f002 feac 	bl	8003f72 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fef0 	bl	8001004 <__NVIC_EnableIRQ>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08005d20 	.word	0x08005d20

08001230 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001234:	f7ff ff62 	bl	80010fc <__NVIC_SystemReset>

08001238 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff6f 	bl	8001124 <SysTick_Config>
 8001246:	4603      	mov	r3, r0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800125e:	b2db      	uxtb	r3, r3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d004      	beq.n	800126e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2280      	movs	r2, #128	; 0x80
 8001268:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e00c      	b.n	8001288 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2205      	movs	r2, #5
 8001272:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f022 0201 	bic.w	r2, r2, #1
 8001284:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012a6:	4b2b      	ldr	r3, [pc, #172]	; (8001354 <HAL_FLASH_Program+0xc0>)
 80012a8:	7e1b      	ldrb	r3, [r3, #24]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d101      	bne.n	80012b2 <HAL_FLASH_Program+0x1e>
 80012ae:	2302      	movs	r3, #2
 80012b0:	e04b      	b.n	800134a <HAL_FLASH_Program+0xb6>
 80012b2:	4b28      	ldr	r3, [pc, #160]	; (8001354 <HAL_FLASH_Program+0xc0>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00c      	beq.n	80012d8 <HAL_FLASH_Program+0x44>
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d009      	beq.n	80012d8 <HAL_FLASH_Program+0x44>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d006      	beq.n	80012d8 <HAL_FLASH_Program+0x44>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	d003      	beq.n	80012d8 <HAL_FLASH_Program+0x44>
 80012d0:	21a4      	movs	r1, #164	; 0xa4
 80012d2:	4821      	ldr	r0, [pc, #132]	; (8001358 <HAL_FLASH_Program+0xc4>)
 80012d4:	f002 fe4d 	bl	8003f72 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80012dc:	f000 f872 	bl	80013c4 <FLASH_WaitForLastOperation>
 80012e0:	4603      	mov	r3, r0
 80012e2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d12b      	bne.n	8001342 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d105      	bne.n	80012fc <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80012f0:	783b      	ldrb	r3, [r7, #0]
 80012f2:	4619      	mov	r1, r3
 80012f4:	68b8      	ldr	r0, [r7, #8]
 80012f6:	f000 f96b 	bl	80015d0 <FLASH_Program_Byte>
 80012fa:	e016      	b.n	800132a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d105      	bne.n	800130e <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001302:	883b      	ldrh	r3, [r7, #0]
 8001304:	4619      	mov	r1, r3
 8001306:	68b8      	ldr	r0, [r7, #8]
 8001308:	f000 f924 	bl	8001554 <FLASH_Program_HalfWord>
 800130c:	e00d      	b.n	800132a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d105      	bne.n	8001320 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	4619      	mov	r1, r3
 8001318:	68b8      	ldr	r0, [r7, #8]
 800131a:	f000 f8dd 	bl	80014d8 <FLASH_Program_Word>
 800131e:	e004      	b.n	800132a <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001324:	68b8      	ldr	r0, [r7, #8]
 8001326:	f000 f88d 	bl	8001444 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800132a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800132e:	f000 f849 	bl	80013c4 <FLASH_WaitForLastOperation>
 8001332:	4603      	mov	r3, r0
 8001334:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001336:	4b09      	ldr	r3, [pc, #36]	; (800135c <HAL_FLASH_Program+0xc8>)
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	4a08      	ldr	r2, [pc, #32]	; (800135c <HAL_FLASH_Program+0xc8>)
 800133c:	f023 0301 	bic.w	r3, r3, #1
 8001340:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001342:	4b04      	ldr	r3, [pc, #16]	; (8001354 <HAL_FLASH_Program+0xc0>)
 8001344:	2200      	movs	r2, #0
 8001346:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001348:	7dfb      	ldrb	r3, [r7, #23]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3718      	adds	r7, #24
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000310 	.word	0x20000310
 8001358:	08005d5c 	.word	0x08005d5c
 800135c:	40023c00 	.word	0x40023c00

08001360 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <HAL_FLASH_Unlock+0x38>)
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	2b00      	cmp	r3, #0
 8001370:	da0b      	bge.n	800138a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001372:	4b09      	ldr	r3, [pc, #36]	; (8001398 <HAL_FLASH_Unlock+0x38>)
 8001374:	4a09      	ldr	r2, [pc, #36]	; (800139c <HAL_FLASH_Unlock+0x3c>)
 8001376:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <HAL_FLASH_Unlock+0x38>)
 800137a:	4a09      	ldr	r2, [pc, #36]	; (80013a0 <HAL_FLASH_Unlock+0x40>)
 800137c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800137e:	4b06      	ldr	r3, [pc, #24]	; (8001398 <HAL_FLASH_Unlock+0x38>)
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	2b00      	cmp	r3, #0
 8001384:	da01      	bge.n	800138a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800138a:	79fb      	ldrb	r3, [r7, #7]
}
 800138c:	4618      	mov	r0, r3
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	40023c00 	.word	0x40023c00
 800139c:	45670123 	.word	0x45670123
 80013a0:	cdef89ab 	.word	0xcdef89ab

080013a4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_FLASH_Lock+0x1c>)
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <HAL_FLASH_Lock+0x1c>)
 80013ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80013b2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	40023c00 	.word	0x40023c00

080013c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <FLASH_WaitForLastOperation+0x78>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80013d6:	f7ff fdb5 	bl	8000f44 <HAL_GetTick>
 80013da:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80013dc:	e010      	b.n	8001400 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80013e4:	d00c      	beq.n	8001400 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d007      	beq.n	80013fc <FLASH_WaitForLastOperation+0x38>
 80013ec:	f7ff fdaa 	bl	8000f44 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d201      	bcs.n	8001400 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e019      	b.n	8001434 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <FLASH_WaitForLastOperation+0x7c>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1e8      	bne.n	80013de <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <FLASH_WaitForLastOperation+0x7c>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	2b00      	cmp	r3, #0
 8001416:	d002      	beq.n	800141e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <FLASH_WaitForLastOperation+0x7c>)
 800141a:	2201      	movs	r2, #1
 800141c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <FLASH_WaitForLastOperation+0x7c>)
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800142a:	f000 f90d 	bl	8001648 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001432:	2300      	movs	r3, #0
  
}  
 8001434:	4618      	mov	r0, r3
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000310 	.word	0x20000310
 8001440:	40023c00 	.word	0x40023c00

08001444 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001444:	b590      	push	{r4, r7, lr}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001456:	d303      	bcc.n	8001460 <FLASH_Program_DoubleWord+0x1c>
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4a1a      	ldr	r2, [pc, #104]	; (80014c4 <FLASH_Program_DoubleWord+0x80>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d90c      	bls.n	800147a <FLASH_Program_DoubleWord+0x36>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4a19      	ldr	r2, [pc, #100]	; (80014c8 <FLASH_Program_DoubleWord+0x84>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d903      	bls.n	8001470 <FLASH_Program_DoubleWord+0x2c>
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <FLASH_Program_DoubleWord+0x88>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d904      	bls.n	800147a <FLASH_Program_DoubleWord+0x36>
 8001470:	f240 2167 	movw	r1, #615	; 0x267
 8001474:	4816      	ldr	r0, [pc, #88]	; (80014d0 <FLASH_Program_DoubleWord+0x8c>)
 8001476:	f002 fd7c 	bl	8003f72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800147a:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	4a15      	ldr	r2, [pc, #84]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 8001480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001484:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001486:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 800148c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001490:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	4a0f      	ldr	r2, [pc, #60]	; (80014d4 <FLASH_Program_DoubleWord+0x90>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80014a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80014a8:	f04f 0300 	mov.w	r3, #0
 80014ac:	f04f 0400 	mov.w	r4, #0
 80014b0:	0013      	movs	r3, r2
 80014b2:	2400      	movs	r4, #0
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	3204      	adds	r2, #4
 80014b8:	6013      	str	r3, [r2, #0]
}
 80014ba:	bf00      	nop
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd90      	pop	{r4, r7, pc}
 80014c2:	bf00      	nop
 80014c4:	0807ffff 	.word	0x0807ffff
 80014c8:	1fff77ff 	.word	0x1fff77ff
 80014cc:	1fff7a0f 	.word	0x1fff7a0f
 80014d0:	08005d5c 	.word	0x08005d5c
 80014d4:	40023c00 	.word	0x40023c00

080014d8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80014e8:	d303      	bcc.n	80014f2 <FLASH_Program_Word+0x1a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a14      	ldr	r2, [pc, #80]	; (8001540 <FLASH_Program_Word+0x68>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d90c      	bls.n	800150c <FLASH_Program_Word+0x34>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a13      	ldr	r2, [pc, #76]	; (8001544 <FLASH_Program_Word+0x6c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d903      	bls.n	8001502 <FLASH_Program_Word+0x2a>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a12      	ldr	r2, [pc, #72]	; (8001548 <FLASH_Program_Word+0x70>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d904      	bls.n	800150c <FLASH_Program_Word+0x34>
 8001502:	f240 2183 	movw	r1, #643	; 0x283
 8001506:	4811      	ldr	r0, [pc, #68]	; (800154c <FLASH_Program_Word+0x74>)
 8001508:	f002 fd33 	bl	8003f72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800150c:	4b10      	ldr	r3, [pc, #64]	; (8001550 <FLASH_Program_Word+0x78>)
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <FLASH_Program_Word+0x78>)
 8001512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001516:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001518:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <FLASH_Program_Word+0x78>)
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	4a0c      	ldr	r2, [pc, #48]	; (8001550 <FLASH_Program_Word+0x78>)
 800151e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001522:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <FLASH_Program_Word+0x78>)
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	4a09      	ldr	r2, [pc, #36]	; (8001550 <FLASH_Program_Word+0x78>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	601a      	str	r2, [r3, #0]
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	0807ffff 	.word	0x0807ffff
 8001544:	1fff77ff 	.word	0x1fff77ff
 8001548:	1fff7a0f 	.word	0x1fff7a0f
 800154c:	08005d5c 	.word	0x08005d5c
 8001550:	40023c00 	.word	0x40023c00

08001554 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001566:	d303      	bcc.n	8001570 <FLASH_Program_HalfWord+0x1c>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a14      	ldr	r2, [pc, #80]	; (80015bc <FLASH_Program_HalfWord+0x68>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d90c      	bls.n	800158a <FLASH_Program_HalfWord+0x36>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a13      	ldr	r2, [pc, #76]	; (80015c0 <FLASH_Program_HalfWord+0x6c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d903      	bls.n	8001580 <FLASH_Program_HalfWord+0x2c>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a12      	ldr	r2, [pc, #72]	; (80015c4 <FLASH_Program_HalfWord+0x70>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d904      	bls.n	800158a <FLASH_Program_HalfWord+0x36>
 8001580:	f44f 7127 	mov.w	r1, #668	; 0x29c
 8001584:	4810      	ldr	r0, [pc, #64]	; (80015c8 <FLASH_Program_HalfWord+0x74>)
 8001586:	f002 fcf4 	bl	8003f72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 8001590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001594:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001596:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	4a0c      	ldr	r2, [pc, #48]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 800159c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	4a09      	ldr	r2, [pc, #36]	; (80015cc <FLASH_Program_HalfWord+0x78>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	887a      	ldrh	r2, [r7, #2]
 80015b2:	801a      	strh	r2, [r3, #0]
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	0807ffff 	.word	0x0807ffff
 80015c0:	1fff77ff 	.word	0x1fff77ff
 80015c4:	1fff7a0f 	.word	0x1fff7a0f
 80015c8:	08005d5c 	.word	0x08005d5c
 80015cc:	40023c00 	.word	0x40023c00

080015d0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80015e2:	d303      	bcc.n	80015ec <FLASH_Program_Byte+0x1c>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a13      	ldr	r2, [pc, #76]	; (8001634 <FLASH_Program_Byte+0x64>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d90c      	bls.n	8001606 <FLASH_Program_Byte+0x36>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a12      	ldr	r2, [pc, #72]	; (8001638 <FLASH_Program_Byte+0x68>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d903      	bls.n	80015fc <FLASH_Program_Byte+0x2c>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a11      	ldr	r2, [pc, #68]	; (800163c <FLASH_Program_Byte+0x6c>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d904      	bls.n	8001606 <FLASH_Program_Byte+0x36>
 80015fc:	f240 21b5 	movw	r1, #693	; 0x2b5
 8001600:	480f      	ldr	r0, [pc, #60]	; (8001640 <FLASH_Program_Byte+0x70>)
 8001602:	f002 fcb6 	bl	8003f72 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <FLASH_Program_Byte+0x74>)
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	4a0e      	ldr	r2, [pc, #56]	; (8001644 <FLASH_Program_Byte+0x74>)
 800160c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001610:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <FLASH_Program_Byte+0x74>)
 8001614:	4a0b      	ldr	r2, [pc, #44]	; (8001644 <FLASH_Program_Byte+0x74>)
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800161a:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <FLASH_Program_Byte+0x74>)
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	4a09      	ldr	r2, [pc, #36]	; (8001644 <FLASH_Program_Byte+0x74>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	78fa      	ldrb	r2, [r7, #3]
 800162a:	701a      	strb	r2, [r3, #0]
}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	0807ffff 	.word	0x0807ffff
 8001638:	1fff77ff 	.word	0x1fff77ff
 800163c:	1fff7a0f 	.word	0x1fff7a0f
 8001640:	08005d5c 	.word	0x08005d5c
 8001644:	40023c00 	.word	0x40023c00

08001648 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800164c:	4b2f      	ldr	r3, [pc, #188]	; (800170c <FLASH_SetErrorCode+0xc4>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	f003 0310 	and.w	r3, r3, #16
 8001654:	2b00      	cmp	r3, #0
 8001656:	d008      	beq.n	800166a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001658:	4b2d      	ldr	r3, [pc, #180]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	f043 0310 	orr.w	r3, r3, #16
 8001660:	4a2b      	ldr	r2, [pc, #172]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 8001662:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <FLASH_SetErrorCode+0xc4>)
 8001666:	2210      	movs	r2, #16
 8001668:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <FLASH_SetErrorCode+0xc4>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	f003 0320 	and.w	r3, r3, #32
 8001672:	2b00      	cmp	r3, #0
 8001674:	d008      	beq.n	8001688 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001676:	4b26      	ldr	r3, [pc, #152]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	f043 0308 	orr.w	r3, r3, #8
 800167e:	4a24      	ldr	r2, [pc, #144]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 8001680:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001682:	4b22      	ldr	r3, [pc, #136]	; (800170c <FLASH_SetErrorCode+0xc4>)
 8001684:	2220      	movs	r2, #32
 8001686:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <FLASH_SetErrorCode+0xc4>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001690:	2b00      	cmp	r3, #0
 8001692:	d008      	beq.n	80016a6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001694:	4b1e      	ldr	r3, [pc, #120]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	4a1c      	ldr	r2, [pc, #112]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 800169e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016a2:	2240      	movs	r2, #64	; 0x40
 80016a4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d008      	beq.n	80016c4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80016b2:	4b17      	ldr	r3, [pc, #92]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	4a15      	ldr	r2, [pc, #84]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016bc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80016be:	4b13      	ldr	r3, [pc, #76]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d009      	beq.n	80016e4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	4a0d      	ldr	r2, [pc, #52]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016da:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016e2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80016e4:	4b09      	ldr	r3, [pc, #36]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d008      	beq.n	8001702 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	f043 0320 	orr.w	r3, r3, #32
 80016f8:	4a05      	ldr	r2, [pc, #20]	; (8001710 <FLASH_SetErrorCode+0xc8>)
 80016fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80016fc:	4b03      	ldr	r3, [pc, #12]	; (800170c <FLASH_SetErrorCode+0xc4>)
 80016fe:	2202      	movs	r2, #2
 8001700:	60da      	str	r2, [r3, #12]
  }
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	40023c00 	.word	0x40023c00
 8001710:	20000310 	.word	0x20000310

08001714 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001726:	4b40      	ldr	r3, [pc, #256]	; (8001828 <HAL_FLASHEx_Erase+0x114>)
 8001728:	7e1b      	ldrb	r3, [r3, #24]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d101      	bne.n	8001732 <HAL_FLASHEx_Erase+0x1e>
 800172e:	2302      	movs	r3, #2
 8001730:	e076      	b.n	8001820 <HAL_FLASHEx_Erase+0x10c>
 8001732:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <HAL_FLASHEx_Erase+0x114>)
 8001734:	2201      	movs	r2, #1
 8001736:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d007      	beq.n	8001750 <HAL_FLASHEx_Erase+0x3c>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d003      	beq.n	8001750 <HAL_FLASHEx_Erase+0x3c>
 8001748:	21ab      	movs	r1, #171	; 0xab
 800174a:	4838      	ldr	r0, [pc, #224]	; (800182c <HAL_FLASHEx_Erase+0x118>)
 800174c:	f002 fc11 	bl	8003f72 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001750:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001754:	f7ff fe36 	bl	80013c4 <FLASH_WaitForLastOperation>
 8001758:	4603      	mov	r3, r0
 800175a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d15a      	bne.n	8001818 <HAL_FLASHEx_Erase+0x104>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001768:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d115      	bne.n	800179e <HAL_FLASHEx_Erase+0x8a>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	b2da      	uxtb	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	4619      	mov	r1, r3
 800177e:	4610      	mov	r0, r2
 8001780:	f000 f858 	bl	8001834 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001784:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001788:	f7ff fe1c 	bl	80013c4 <FLASH_WaitForLastOperation>
 800178c:	4603      	mov	r3, r0
 800178e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001790:	4b27      	ldr	r3, [pc, #156]	; (8001830 <HAL_FLASHEx_Erase+0x11c>)
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	4a26      	ldr	r2, [pc, #152]	; (8001830 <HAL_FLASHEx_Erase+0x11c>)
 8001796:	f023 0304 	bic.w	r3, r3, #4
 800179a:	6113      	str	r3, [r2, #16]
 800179c:	e03a      	b.n	8001814 <HAL_FLASHEx_Erase+0x100>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	4413      	add	r3, r2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d006      	beq.n	80017ba <HAL_FLASHEx_Erase+0xa6>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	4413      	add	r3, r2
 80017b6:	2b08      	cmp	r3, #8
 80017b8:	d903      	bls.n	80017c2 <HAL_FLASHEx_Erase+0xae>
 80017ba:	21c3      	movs	r1, #195	; 0xc3
 80017bc:	481b      	ldr	r0, [pc, #108]	; (800182c <HAL_FLASHEx_Erase+0x118>)
 80017be:	f002 fbd8 	bl	8003f72 <assert_failed>

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	60bb      	str	r3, [r7, #8]
 80017c8:	e01c      	b.n	8001804 <HAL_FLASHEx_Erase+0xf0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	4619      	mov	r1, r3
 80017d2:	68b8      	ldr	r0, [r7, #8]
 80017d4:	f000 f86a 	bl	80018ac <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017dc:	f7ff fdf2 	bl	80013c4 <FLASH_WaitForLastOperation>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_FLASHEx_Erase+0x11c>)
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	4a11      	ldr	r2, [pc, #68]	; (8001830 <HAL_FLASHEx_Erase+0x11c>)
 80017ea:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80017ee:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_FLASHEx_Erase+0xea>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	601a      	str	r2, [r3, #0]
          break;
 80017fc:	e00a      	b.n	8001814 <HAL_FLASHEx_Erase+0x100>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	3301      	adds	r3, #1
 8001802:	60bb      	str	r3, [r7, #8]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68da      	ldr	r2, [r3, #12]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4413      	add	r3, r2
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	429a      	cmp	r2, r3
 8001812:	d3da      	bcc.n	80017ca <HAL_FLASHEx_Erase+0xb6>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001814:	f000 f8c0 	bl	8001998 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001818:	4b03      	ldr	r3, [pc, #12]	; (8001828 <HAL_FLASHEx_Erase+0x114>)
 800181a:	2200      	movs	r2, #0
 800181c:	761a      	strb	r2, [r3, #24]

  return status;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000310 	.word	0x20000310
 800182c:	08005d98 	.word	0x08005d98
 8001830:	40023c00 	.word	0x40023c00

08001834 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	6039      	str	r1, [r7, #0]
 800183e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d00d      	beq.n	8001862 <FLASH_MassErase+0x2e>
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d00a      	beq.n	8001862 <FLASH_MassErase+0x2e>
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	2b02      	cmp	r3, #2
 8001850:	d007      	beq.n	8001862 <FLASH_MassErase+0x2e>
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d004      	beq.n	8001862 <FLASH_MassErase+0x2e>
 8001858:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800185c:	4811      	ldr	r0, [pc, #68]	; (80018a4 <FLASH_MassErase+0x70>)
 800185e:	f002 fb88 	bl	8003f72 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d004      	beq.n	8001872 <FLASH_MassErase+0x3e>
 8001868:	f240 31bd 	movw	r1, #957	; 0x3bd
 800186c:	480d      	ldr	r0, [pc, #52]	; (80018a4 <FLASH_MassErase+0x70>)
 800186e:	f002 fb80 	bl	8003f72 <assert_failed>
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <FLASH_MassErase+0x74>)
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <FLASH_MassErase+0x74>)
 8001878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800187c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <FLASH_MassErase+0x74>)
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	4a09      	ldr	r2, [pc, #36]	; (80018a8 <FLASH_MassErase+0x74>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800188a:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <FLASH_MassErase+0x74>)
 800188c:	691a      	ldr	r2, [r3, #16]
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	4313      	orrs	r3, r2
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <FLASH_MassErase+0x74>)
 8001896:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800189a:	6113      	str	r3, [r2, #16]
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	08005d98 	.word	0x08005d98
 80018a8:	40023c00 	.word	0x40023c00

080018ac <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d019      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d016      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d013      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	d010      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d00d      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b05      	cmp	r3, #5
 80018de:	d00a      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b06      	cmp	r3, #6
 80018e4:	d007      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2b07      	cmp	r3, #7
 80018ea:	d004      	beq.n	80018f6 <FLASH_Erase_Sector+0x4a>
 80018ec:	f240 31db 	movw	r1, #987	; 0x3db
 80018f0:	4827      	ldr	r0, [pc, #156]	; (8001990 <FLASH_Erase_Sector+0xe4>)
 80018f2:	f002 fb3e 	bl	8003f72 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 80018f6:	78fb      	ldrb	r3, [r7, #3]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00d      	beq.n	8001918 <FLASH_Erase_Sector+0x6c>
 80018fc:	78fb      	ldrb	r3, [r7, #3]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d00a      	beq.n	8001918 <FLASH_Erase_Sector+0x6c>
 8001902:	78fb      	ldrb	r3, [r7, #3]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d007      	beq.n	8001918 <FLASH_Erase_Sector+0x6c>
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	2b03      	cmp	r3, #3
 800190c:	d004      	beq.n	8001918 <FLASH_Erase_Sector+0x6c>
 800190e:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8001912:	481f      	ldr	r0, [pc, #124]	; (8001990 <FLASH_Erase_Sector+0xe4>)
 8001914:	f002 fb2d 	bl	8003f72 <assert_failed>
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <FLASH_Erase_Sector+0x78>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	e010      	b.n	8001946 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001924:	78fb      	ldrb	r3, [r7, #3]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d103      	bne.n	8001932 <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800192a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	e009      	b.n	8001946 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001932:	78fb      	ldrb	r3, [r7, #3]
 8001934:	2b02      	cmp	r3, #2
 8001936:	d103      	bne.n	8001940 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001938:	f44f 7300 	mov.w	r3, #512	; 0x200
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	e002      	b.n	8001946 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001940:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001944:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001946:	4b13      	ldr	r3, [pc, #76]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	4a12      	ldr	r2, [pc, #72]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 800194c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001950:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001954:	691a      	ldr	r2, [r3, #16]
 8001956:	490f      	ldr	r1, [pc, #60]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800195e:	4b0d      	ldr	r3, [pc, #52]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	4a0c      	ldr	r2, [pc, #48]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001964:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001968:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 800196c:	691a      	ldr	r2, [r3, #16]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	4313      	orrs	r3, r2
 8001974:	4a07      	ldr	r2, [pc, #28]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	4a04      	ldr	r2, [pc, #16]	; (8001994 <FLASH_Erase_Sector+0xe8>)
 8001982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001986:	6113      	str	r3, [r2, #16]
}
 8001988:	bf00      	nop
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	08005d98 	.word	0x08005d98
 8001994:	40023c00 	.word	0x40023c00

08001998 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800199c:	4b20      	ldr	r3, [pc, #128]	; (8001a20 <FLASH_FlushCaches+0x88>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d017      	beq.n	80019d8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1c      	ldr	r2, [pc, #112]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019ae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80019b2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80019b4:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a19      	ldr	r2, [pc, #100]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a16      	ldr	r2, [pc, #88]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019ca:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019cc:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a13      	ldr	r2, [pc, #76]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019d6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80019d8:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d017      	beq.n	8001a14 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80019e4:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a0d      	ldr	r2, [pc, #52]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80019ee:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0a      	ldr	r2, [pc, #40]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019fa:	6013      	str	r3, [r2, #0]
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <FLASH_FlushCaches+0x88>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <FLASH_FlushCaches+0x88>)
 8001a02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a06:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a08:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <FLASH_FlushCaches+0x88>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <FLASH_FlushCaches+0x88>)
 8001a0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a12:	6013      	str	r3, [r2, #0]
  }
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	40023c00 	.word	0x40023c00

08001a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a3b      	ldr	r2, [pc, #236]	; (8001b2c <HAL_GPIO_Init+0x108>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d017      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a3a      	ldr	r2, [pc, #232]	; (8001b30 <HAL_GPIO_Init+0x10c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d013      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a39      	ldr	r2, [pc, #228]	; (8001b34 <HAL_GPIO_Init+0x110>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d00f      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a38      	ldr	r2, [pc, #224]	; (8001b38 <HAL_GPIO_Init+0x114>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d00b      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a37      	ldr	r2, [pc, #220]	; (8001b3c <HAL_GPIO_Init+0x118>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d007      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a36      	ldr	r2, [pc, #216]	; (8001b40 <HAL_GPIO_Init+0x11c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_Init+0x4e>
 8001a6a:	21b3      	movs	r1, #179	; 0xb3
 8001a6c:	4835      	ldr	r0, [pc, #212]	; (8001b44 <HAL_GPIO_Init+0x120>)
 8001a6e:	f002 fa80 	bl	8003f72 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_GPIO_Init+0x64>
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	0c1b      	lsrs	r3, r3, #16
 8001a82:	041b      	lsls	r3, r3, #16
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_GPIO_Init+0x6c>
 8001a88:	21b4      	movs	r1, #180	; 0xb4
 8001a8a:	482e      	ldr	r0, [pc, #184]	; (8001b44 <HAL_GPIO_Init+0x120>)
 8001a8c:	f002 fa71 	bl	8003f72 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d035      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d031      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b11      	cmp	r3, #17
 8001aa6:	d02d      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d029      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	2b12      	cmp	r3, #18
 8001ab6:	d025      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4a22      	ldr	r2, [pc, #136]	; (8001b48 <HAL_GPIO_Init+0x124>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d020      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	4a21      	ldr	r2, [pc, #132]	; (8001b4c <HAL_GPIO_Init+0x128>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d01b      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4a1f      	ldr	r2, [pc, #124]	; (8001b50 <HAL_GPIO_Init+0x12c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d016      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <HAL_GPIO_Init+0x130>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d011      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	4a1c      	ldr	r2, [pc, #112]	; (8001b58 <HAL_GPIO_Init+0x134>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d00c      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	4a1b      	ldr	r2, [pc, #108]	; (8001b5c <HAL_GPIO_Init+0x138>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d007      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d003      	beq.n	8001b04 <HAL_GPIO_Init+0xe0>
 8001afc:	21b5      	movs	r1, #181	; 0xb5
 8001afe:	4811      	ldr	r0, [pc, #68]	; (8001b44 <HAL_GPIO_Init+0x120>)
 8001b00:	f002 fa37 	bl	8003f72 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00b      	beq.n	8001b24 <HAL_GPIO_Init+0x100>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d007      	beq.n	8001b24 <HAL_GPIO_Init+0x100>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x100>
 8001b1c:	21b6      	movs	r1, #182	; 0xb6
 8001b1e:	4809      	ldr	r0, [pc, #36]	; (8001b44 <HAL_GPIO_Init+0x120>)
 8001b20:	f002 fa27 	bl	8003f72 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b24:	2300      	movs	r3, #0
 8001b26:	61fb      	str	r3, [r7, #28]
 8001b28:	e201      	b.n	8001f2e <HAL_GPIO_Init+0x50a>
 8001b2a:	bf00      	nop
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40020400 	.word	0x40020400
 8001b34:	40020800 	.word	0x40020800
 8001b38:	40020c00 	.word	0x40020c00
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40021c00 	.word	0x40021c00
 8001b44:	08005dd8 	.word	0x08005dd8
 8001b48:	10110000 	.word	0x10110000
 8001b4c:	10210000 	.word	0x10210000
 8001b50:	10310000 	.word	0x10310000
 8001b54:	10120000 	.word	0x10120000
 8001b58:	10220000 	.word	0x10220000
 8001b5c:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b60:	2201      	movs	r2, #1
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	4013      	ands	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	f040 81d5 	bne.w	8001f28 <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d004      	beq.n	8001b90 <HAL_GPIO_Init+0x16c>
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b12      	cmp	r3, #18
 8001b8c:	f040 808c 	bne.w	8001ca8 <HAL_GPIO_Init+0x284>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d063      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	2b0c      	cmp	r3, #12
 8001b9e:	d05f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d05b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d057      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d053      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d04f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d04b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d047      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d043      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d03f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d03b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	2b04      	cmp	r3, #4
 8001bee:	d037      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d033      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	2b04      	cmp	r3, #4
 8001bfe:	d02f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	2b05      	cmp	r3, #5
 8001c06:	d02b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	2b05      	cmp	r3, #5
 8001c0e:	d027      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	691b      	ldr	r3, [r3, #16]
 8001c14:	2b06      	cmp	r3, #6
 8001c16:	d023      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	2b05      	cmp	r3, #5
 8001c1e:	d01f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	2b07      	cmp	r3, #7
 8001c26:	d01b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	2b07      	cmp	r3, #7
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	2b08      	cmp	r3, #8
 8001c36:	d013      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	2b0a      	cmp	r3, #10
 8001c3e:	d00f      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	2b09      	cmp	r3, #9
 8001c46:	d00b      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	2b09      	cmp	r3, #9
 8001c4e:	d007      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	2b0f      	cmp	r3, #15
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x23c>
 8001c58:	21c7      	movs	r1, #199	; 0xc7
 8001c5a:	4879      	ldr	r0, [pc, #484]	; (8001e40 <HAL_GPIO_Init+0x41c>)
 8001c5c:	f002 f989 	bl	8003f72 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	08da      	lsrs	r2, r3, #3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3208      	adds	r2, #8
 8001c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	220f      	movs	r2, #15
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	08da      	lsrs	r2, r3, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3208      	adds	r2, #8
 8001ca2:	69b9      	ldr	r1, [r7, #24]
 8001ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0203 	and.w	r2, r3, #3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d00b      	beq.n	8001cfc <HAL_GPIO_Init+0x2d8>
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d007      	beq.n	8001cfc <HAL_GPIO_Init+0x2d8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cf0:	2b11      	cmp	r3, #17
 8001cf2:	d003      	beq.n	8001cfc <HAL_GPIO_Init+0x2d8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b12      	cmp	r3, #18
 8001cfa:	d144      	bne.n	8001d86 <HAL_GPIO_Init+0x362>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00f      	beq.n	8001d24 <HAL_GPIO_Init+0x300>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d00b      	beq.n	8001d24 <HAL_GPIO_Init+0x300>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d007      	beq.n	8001d24 <HAL_GPIO_Init+0x300>
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	2b03      	cmp	r3, #3
 8001d1a:	d003      	beq.n	8001d24 <HAL_GPIO_Init+0x300>
 8001d1c:	21da      	movs	r1, #218	; 0xda
 8001d1e:	4848      	ldr	r0, [pc, #288]	; (8001e40 <HAL_GPIO_Init+0x41c>)
 8001d20:	f002 f927 	bl	8003f72 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	2203      	movs	r2, #3
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	091b      	lsrs	r3, r3, #4
 8001d70:	f003 0201 	and.w	r2, r3, #1
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 80b2 	beq.w	8001f28 <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <HAL_GPIO_Init+0x420>)
 8001dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dcc:	4a1d      	ldr	r2, [pc, #116]	; (8001e44 <HAL_GPIO_Init+0x420>)
 8001dce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dd2:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <HAL_GPIO_Init+0x420>)
 8001dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001de0:	4a19      	ldr	r2, [pc, #100]	; (8001e48 <HAL_GPIO_Init+0x424>)
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	089b      	lsrs	r3, r3, #2
 8001de6:	3302      	adds	r3, #2
 8001de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f003 0303 	and.w	r3, r3, #3
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	220f      	movs	r2, #15
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a11      	ldr	r2, [pc, #68]	; (8001e4c <HAL_GPIO_Init+0x428>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d029      	beq.n	8001e60 <HAL_GPIO_Init+0x43c>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a10      	ldr	r2, [pc, #64]	; (8001e50 <HAL_GPIO_Init+0x42c>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d013      	beq.n	8001e3c <HAL_GPIO_Init+0x418>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a0f      	ldr	r2, [pc, #60]	; (8001e54 <HAL_GPIO_Init+0x430>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d00d      	beq.n	8001e38 <HAL_GPIO_Init+0x414>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a0e      	ldr	r2, [pc, #56]	; (8001e58 <HAL_GPIO_Init+0x434>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d007      	beq.n	8001e34 <HAL_GPIO_Init+0x410>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <HAL_GPIO_Init+0x438>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d101      	bne.n	8001e30 <HAL_GPIO_Init+0x40c>
 8001e2c:	2304      	movs	r3, #4
 8001e2e:	e018      	b.n	8001e62 <HAL_GPIO_Init+0x43e>
 8001e30:	2307      	movs	r3, #7
 8001e32:	e016      	b.n	8001e62 <HAL_GPIO_Init+0x43e>
 8001e34:	2303      	movs	r3, #3
 8001e36:	e014      	b.n	8001e62 <HAL_GPIO_Init+0x43e>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e012      	b.n	8001e62 <HAL_GPIO_Init+0x43e>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e010      	b.n	8001e62 <HAL_GPIO_Init+0x43e>
 8001e40:	08005dd8 	.word	0x08005dd8
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40013800 	.word	0x40013800
 8001e4c:	40020000 	.word	0x40020000
 8001e50:	40020400 	.word	0x40020400
 8001e54:	40020800 	.word	0x40020800
 8001e58:	40020c00 	.word	0x40020c00
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	2300      	movs	r3, #0
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	f002 0203 	and.w	r2, r2, #3
 8001e68:	0092      	lsls	r2, r2, #2
 8001e6a:	4093      	lsls	r3, r2
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e72:	4933      	ldr	r1, [pc, #204]	; (8001f40 <HAL_GPIO_Init+0x51c>)
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	089b      	lsrs	r3, r3, #2
 8001e78:	3302      	adds	r3, #2
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e80:	4b30      	ldr	r3, [pc, #192]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ea4:	4a27      	ldr	r2, [pc, #156]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001eaa:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ece:	4a1d      	ldr	r2, [pc, #116]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ef8:	4a12      	ldr	r2, [pc, #72]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001efe:	4b11      	ldr	r3, [pc, #68]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f22:	4a08      	ldr	r2, [pc, #32]	; (8001f44 <HAL_GPIO_Init+0x520>)
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	2b0f      	cmp	r3, #15
 8001f32:	f67f ae15 	bls.w	8001b60 <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 8001f36:	bf00      	nop
 8001f38:	3720      	adds	r7, #32
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40013800 	.word	0x40013800
 8001f44:	40013c00 	.word	0x40013c00

08001f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001f58:	887b      	ldrh	r3, [r7, #2]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d004      	beq.n	8001f68 <HAL_GPIO_WritePin+0x20>
 8001f5e:	887b      	ldrh	r3, [r7, #2]
 8001f60:	0c1b      	lsrs	r3, r3, #16
 8001f62:	041b      	lsls	r3, r3, #16
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d004      	beq.n	8001f72 <HAL_GPIO_WritePin+0x2a>
 8001f68:	f240 119f 	movw	r1, #415	; 0x19f
 8001f6c:	480e      	ldr	r0, [pc, #56]	; (8001fa8 <HAL_GPIO_WritePin+0x60>)
 8001f6e:	f002 f800 	bl	8003f72 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001f72:	787b      	ldrb	r3, [r7, #1]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d007      	beq.n	8001f88 <HAL_GPIO_WritePin+0x40>
 8001f78:	787b      	ldrb	r3, [r7, #1]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d004      	beq.n	8001f88 <HAL_GPIO_WritePin+0x40>
 8001f7e:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001f82:	4809      	ldr	r0, [pc, #36]	; (8001fa8 <HAL_GPIO_WritePin+0x60>)
 8001f84:	f001 fff5 	bl	8003f72 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8001f88:	787b      	ldrb	r3, [r7, #1]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f8e:	887a      	ldrh	r2, [r7, #2]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f94:	e003      	b.n	8001f9e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f96:	887b      	ldrh	r3, [r7, #2]
 8001f98:	041a      	lsls	r2, r3, #16
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	619a      	str	r2, [r3, #24]
}
 8001f9e:	bf00      	nop
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	08005dd8 	.word	0x08005dd8

08001fac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e2e0      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b0f      	cmp	r3, #15
 8001fc4:	d903      	bls.n	8001fce <HAL_RCC_OscConfig+0x22>
 8001fc6:	21e8      	movs	r1, #232	; 0xe8
 8001fc8:	48a3      	ldr	r0, [pc, #652]	; (8002258 <HAL_RCC_OscConfig+0x2ac>)
 8001fca:	f001 ffd2 	bl	8003f72 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 8088 	beq.w	80020ec <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00d      	beq.n	8002000 <HAL_RCC_OscConfig+0x54>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fec:	d008      	beq.n	8002000 <HAL_RCC_OscConfig+0x54>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ff6:	d003      	beq.n	8002000 <HAL_RCC_OscConfig+0x54>
 8001ff8:	21ed      	movs	r1, #237	; 0xed
 8001ffa:	4897      	ldr	r0, [pc, #604]	; (8002258 <HAL_RCC_OscConfig+0x2ac>)
 8001ffc:	f001 ffb9 	bl	8003f72 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002000:	4b96      	ldr	r3, [pc, #600]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b04      	cmp	r3, #4
 800200a:	d00c      	beq.n	8002026 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800200c:	4b93      	ldr	r3, [pc, #588]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002014:	2b08      	cmp	r3, #8
 8002016:	d112      	bne.n	800203e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002018:	4b90      	ldr	r3, [pc, #576]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002020:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002024:	d10b      	bne.n	800203e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002026:	4b8d      	ldr	r3, [pc, #564]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d05b      	beq.n	80020ea <HAL_RCC_OscConfig+0x13e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d157      	bne.n	80020ea <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e2a0      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002046:	d106      	bne.n	8002056 <HAL_RCC_OscConfig+0xaa>
 8002048:	4b84      	ldr	r3, [pc, #528]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a83      	ldr	r2, [pc, #524]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800204e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002052:	6013      	str	r3, [r2, #0]
 8002054:	e01d      	b.n	8002092 <HAL_RCC_OscConfig+0xe6>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800205e:	d10c      	bne.n	800207a <HAL_RCC_OscConfig+0xce>
 8002060:	4b7e      	ldr	r3, [pc, #504]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a7d      	ldr	r2, [pc, #500]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002066:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b7b      	ldr	r3, [pc, #492]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a7a      	ldr	r2, [pc, #488]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	e00b      	b.n	8002092 <HAL_RCC_OscConfig+0xe6>
 800207a:	4b78      	ldr	r3, [pc, #480]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a77      	ldr	r2, [pc, #476]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4b75      	ldr	r3, [pc, #468]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a74      	ldr	r2, [pc, #464]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800208c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002090:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d013      	beq.n	80020c2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209a:	f7fe ff53 	bl	8000f44 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a2:	f7fe ff4f 	bl	8000f44 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b64      	cmp	r3, #100	; 0x64
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e265      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b4:	4b69      	ldr	r3, [pc, #420]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0xf6>
 80020c0:	e014      	b.n	80020ec <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c2:	f7fe ff3f 	bl	8000f44 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020ca:	f7fe ff3b 	bl	8000f44 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b64      	cmp	r3, #100	; 0x64
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e251      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020dc:	4b5f      	ldr	r3, [pc, #380]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f0      	bne.n	80020ca <HAL_RCC_OscConfig+0x11e>
 80020e8:	e000      	b.n	80020ec <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d079      	beq.n	80021ec <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d008      	beq.n	8002112 <HAL_RCC_OscConfig+0x166>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d004      	beq.n	8002112 <HAL_RCC_OscConfig+0x166>
 8002108:	f240 111f 	movw	r1, #287	; 0x11f
 800210c:	4852      	ldr	r0, [pc, #328]	; (8002258 <HAL_RCC_OscConfig+0x2ac>)
 800210e:	f001 ff30 	bl	8003f72 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b1f      	cmp	r3, #31
 8002118:	d904      	bls.n	8002124 <HAL_RCC_OscConfig+0x178>
 800211a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800211e:	484e      	ldr	r0, [pc, #312]	; (8002258 <HAL_RCC_OscConfig+0x2ac>)
 8002120:	f001 ff27 	bl	8003f72 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002124:	4b4d      	ldr	r3, [pc, #308]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030c 	and.w	r3, r3, #12
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00b      	beq.n	8002148 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002130:	4b4a      	ldr	r3, [pc, #296]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002138:	2b08      	cmp	r3, #8
 800213a:	d11c      	bne.n	8002176 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800213c:	4b47      	ldr	r3, [pc, #284]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d116      	bne.n	8002176 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002148:	4b44      	ldr	r3, [pc, #272]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d005      	beq.n	8002160 <HAL_RCC_OscConfig+0x1b4>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d001      	beq.n	8002160 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e20f      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002160:	4b3e      	ldr	r3, [pc, #248]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	493b      	ldr	r1, [pc, #236]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002174:	e03a      	b.n	80021ec <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d020      	beq.n	80021c0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800217e:	4b38      	ldr	r3, [pc, #224]	; (8002260 <HAL_RCC_OscConfig+0x2b4>)
 8002180:	2201      	movs	r2, #1
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002184:	f7fe fede 	bl	8000f44 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800218c:	f7fe feda 	bl	8000f44 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e1f0      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219e:	4b2f      	ldr	r3, [pc, #188]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d0f0      	beq.n	800218c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021aa:	4b2c      	ldr	r3, [pc, #176]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4928      	ldr	r1, [pc, #160]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]
 80021be:	e015      	b.n	80021ec <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c0:	4b27      	ldr	r3, [pc, #156]	; (8002260 <HAL_RCC_OscConfig+0x2b4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c6:	f7fe febd 	bl	8000f44 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021ce:	f7fe feb9 	bl	8000f44 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e1cf      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e0:	4b1e      	ldr	r3, [pc, #120]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f0      	bne.n	80021ce <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d046      	beq.n	8002286 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_RCC_OscConfig+0x266>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d004      	beq.n	8002212 <HAL_RCC_OscConfig+0x266>
 8002208:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800220c:	4812      	ldr	r0, [pc, #72]	; (8002258 <HAL_RCC_OscConfig+0x2ac>)
 800220e:	f001 feb0 	bl	8003f72 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d016      	beq.n	8002248 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800221a:	4b12      	ldr	r3, [pc, #72]	; (8002264 <HAL_RCC_OscConfig+0x2b8>)
 800221c:	2201      	movs	r2, #1
 800221e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002220:	f7fe fe90 	bl	8000f44 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002228:	f7fe fe8c 	bl	8000f44 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e1a2      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <HAL_RCC_OscConfig+0x2b0>)
 800223c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0x27c>
 8002246:	e01e      	b.n	8002286 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002248:	4b06      	ldr	r3, [pc, #24]	; (8002264 <HAL_RCC_OscConfig+0x2b8>)
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224e:	f7fe fe79 	bl	8000f44 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002254:	e011      	b.n	800227a <HAL_RCC_OscConfig+0x2ce>
 8002256:	bf00      	nop
 8002258:	08005e14 	.word	0x08005e14
 800225c:	40023800 	.word	0x40023800
 8002260:	42470000 	.word	0x42470000
 8002264:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002268:	f7fe fe6c 	bl	8000f44 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e182      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800227a:	4b97      	ldr	r3, [pc, #604]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800227c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 80a8 	beq.w	80023e4 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002294:	2300      	movs	r3, #0
 8002296:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00c      	beq.n	80022ba <HAL_RCC_OscConfig+0x30e>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d008      	beq.n	80022ba <HAL_RCC_OscConfig+0x30e>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2b05      	cmp	r3, #5
 80022ae:	d004      	beq.n	80022ba <HAL_RCC_OscConfig+0x30e>
 80022b0:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80022b4:	4889      	ldr	r0, [pc, #548]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 80022b6:	f001 fe5c 	bl	8003f72 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b87      	ldr	r3, [pc, #540]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10f      	bne.n	80022e6 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	4b83      	ldr	r3, [pc, #524]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	4a82      	ldr	r2, [pc, #520]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d4:	6413      	str	r3, [r2, #64]	; 0x40
 80022d6:	4b80      	ldr	r3, [pc, #512]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80022e2:	2301      	movs	r3, #1
 80022e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e6:	4b7e      	ldr	r3, [pc, #504]	; (80024e0 <HAL_RCC_OscConfig+0x534>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d118      	bne.n	8002324 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022f2:	4b7b      	ldr	r3, [pc, #492]	; (80024e0 <HAL_RCC_OscConfig+0x534>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a7a      	ldr	r2, [pc, #488]	; (80024e0 <HAL_RCC_OscConfig+0x534>)
 80022f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fe:	f7fe fe21 	bl	8000f44 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002304:	e008      	b.n	8002318 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002306:	f7fe fe1d 	bl	8000f44 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	2b02      	cmp	r3, #2
 8002312:	d901      	bls.n	8002318 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e133      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002318:	4b71      	ldr	r3, [pc, #452]	; (80024e0 <HAL_RCC_OscConfig+0x534>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0f0      	beq.n	8002306 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d106      	bne.n	800233a <HAL_RCC_OscConfig+0x38e>
 800232c:	4b6a      	ldr	r3, [pc, #424]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800232e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002330:	4a69      	ldr	r2, [pc, #420]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6713      	str	r3, [r2, #112]	; 0x70
 8002338:	e01c      	b.n	8002374 <HAL_RCC_OscConfig+0x3c8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b05      	cmp	r3, #5
 8002340:	d10c      	bne.n	800235c <HAL_RCC_OscConfig+0x3b0>
 8002342:	4b65      	ldr	r3, [pc, #404]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002346:	4a64      	ldr	r2, [pc, #400]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002348:	f043 0304 	orr.w	r3, r3, #4
 800234c:	6713      	str	r3, [r2, #112]	; 0x70
 800234e:	4b62      	ldr	r3, [pc, #392]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002352:	4a61      	ldr	r2, [pc, #388]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6713      	str	r3, [r2, #112]	; 0x70
 800235a:	e00b      	b.n	8002374 <HAL_RCC_OscConfig+0x3c8>
 800235c:	4b5e      	ldr	r3, [pc, #376]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002360:	4a5d      	ldr	r2, [pc, #372]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	6713      	str	r3, [r2, #112]	; 0x70
 8002368:	4b5b      	ldr	r3, [pc, #364]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	4a5a      	ldr	r2, [pc, #360]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800236e:	f023 0304 	bic.w	r3, r3, #4
 8002372:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d015      	beq.n	80023a8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7fe fde2 	bl	8000f44 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002382:	e00a      	b.n	800239a <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002384:	f7fe fdde 	bl	8000f44 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0f2      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239a:	4b4f      	ldr	r3, [pc, #316]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0ee      	beq.n	8002384 <HAL_RCC_OscConfig+0x3d8>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7fe fdcc 	bl	8000f44 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7fe fdc8 	bl	8000f44 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0dc      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c6:	4b44      	ldr	r3, [pc, #272]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1ee      	bne.n	80023b0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d105      	bne.n	80023e4 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d8:	4b3f      	ldr	r3, [pc, #252]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	4a3e      	ldr	r2, [pc, #248]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 80023de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00c      	beq.n	8002406 <HAL_RCC_OscConfig+0x45a>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d008      	beq.n	8002406 <HAL_RCC_OscConfig+0x45a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d004      	beq.n	8002406 <HAL_RCC_OscConfig+0x45a>
 80023fc:	f240 11cf 	movw	r1, #463	; 0x1cf
 8002400:	4836      	ldr	r0, [pc, #216]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 8002402:	f001 fdb6 	bl	8003f72 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 80b7 	beq.w	800257e <HAL_RCC_OscConfig+0x5d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002410:	4b31      	ldr	r3, [pc, #196]	; (80024d8 <HAL_RCC_OscConfig+0x52c>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 030c 	and.w	r3, r3, #12
 8002418:	2b08      	cmp	r3, #8
 800241a:	f000 80ae 	beq.w	800257a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	2b02      	cmp	r3, #2
 8002424:	f040 8092 	bne.w	800254c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d009      	beq.n	8002444 <HAL_RCC_OscConfig+0x498>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002438:	d004      	beq.n	8002444 <HAL_RCC_OscConfig+0x498>
 800243a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800243e:	4827      	ldr	r0, [pc, #156]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 8002440:	f001 fd97 	bl	8003f72 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	2b3f      	cmp	r3, #63	; 0x3f
 800244a:	d904      	bls.n	8002456 <HAL_RCC_OscConfig+0x4aa>
 800244c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8002450:	4822      	ldr	r0, [pc, #136]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 8002452:	f001 fd8e 	bl	8003f72 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	2b31      	cmp	r3, #49	; 0x31
 800245c:	d904      	bls.n	8002468 <HAL_RCC_OscConfig+0x4bc>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002462:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002466:	d904      	bls.n	8002472 <HAL_RCC_OscConfig+0x4c6>
 8002468:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800246c:	481b      	ldr	r0, [pc, #108]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 800246e:	f001 fd80 	bl	8003f72 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002476:	2b02      	cmp	r3, #2
 8002478:	d010      	beq.n	800249c <HAL_RCC_OscConfig+0x4f0>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	2b04      	cmp	r3, #4
 8002480:	d00c      	beq.n	800249c <HAL_RCC_OscConfig+0x4f0>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002486:	2b06      	cmp	r3, #6
 8002488:	d008      	beq.n	800249c <HAL_RCC_OscConfig+0x4f0>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248e:	2b08      	cmp	r3, #8
 8002490:	d004      	beq.n	800249c <HAL_RCC_OscConfig+0x4f0>
 8002492:	f240 11db 	movw	r1, #475	; 0x1db
 8002496:	4811      	ldr	r0, [pc, #68]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 8002498:	f001 fd6b 	bl	8003f72 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d903      	bls.n	80024ac <HAL_RCC_OscConfig+0x500>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a8:	2b0f      	cmp	r3, #15
 80024aa:	d904      	bls.n	80024b6 <HAL_RCC_OscConfig+0x50a>
 80024ac:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80024b0:	480a      	ldr	r0, [pc, #40]	; (80024dc <HAL_RCC_OscConfig+0x530>)
 80024b2:	f001 fd5e 	bl	8003f72 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <HAL_RCC_OscConfig+0x538>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7fe fd42 	bl	8000f44 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024c2:	e011      	b.n	80024e8 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c4:	f7fe fd3e 	bl	8000f44 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d90a      	bls.n	80024e8 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e054      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
 80024d6:	bf00      	nop
 80024d8:	40023800 	.word	0x40023800
 80024dc:	08005e14 	.word	0x08005e14
 80024e0:	40007000 	.word	0x40007000
 80024e4:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <HAL_RCC_OscConfig+0x5dc>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1e7      	bne.n	80024c4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69da      	ldr	r2, [r3, #28]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002502:	019b      	lsls	r3, r3, #6
 8002504:	431a      	orrs	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250a:	085b      	lsrs	r3, r3, #1
 800250c:	3b01      	subs	r3, #1
 800250e:	041b      	lsls	r3, r3, #16
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002516:	061b      	lsls	r3, r3, #24
 8002518:	491b      	ldr	r1, [pc, #108]	; (8002588 <HAL_RCC_OscConfig+0x5dc>)
 800251a:	4313      	orrs	r3, r2
 800251c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251e:	4b1b      	ldr	r3, [pc, #108]	; (800258c <HAL_RCC_OscConfig+0x5e0>)
 8002520:	2201      	movs	r2, #1
 8002522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7fe fd0e 	bl	8000f44 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800252c:	f7fe fd0a 	bl	8000f44 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e020      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_OscConfig+0x5dc>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x580>
 800254a:	e018      	b.n	800257e <HAL_RCC_OscConfig+0x5d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254c:	4b0f      	ldr	r3, [pc, #60]	; (800258c <HAL_RCC_OscConfig+0x5e0>)
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002552:	f7fe fcf7 	bl	8000f44 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255a:	f7fe fcf3 	bl	8000f44 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e009      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_RCC_OscConfig+0x5dc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1f0      	bne.n	800255a <HAL_RCC_OscConfig+0x5ae>
 8002578:	e001      	b.n	800257e <HAL_RCC_OscConfig+0x5d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <HAL_RCC_OscConfig+0x5d4>
    }
  }
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40023800 	.word	0x40023800
 800258c:	42470060 	.word	0x42470060

08002590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e172      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x24>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b0f      	cmp	r3, #15
 80025b2:	d904      	bls.n	80025be <HAL_RCC_ClockConfig+0x2e>
 80025b4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80025b8:	487b      	ldr	r0, [pc, #492]	; (80027a8 <HAL_RCC_ClockConfig+0x218>)
 80025ba:	f001 fcda 	bl	8003f72 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d019      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d016      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d013      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d010      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d00d      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	2b05      	cmp	r3, #5
 80025e0:	d00a      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2b06      	cmp	r3, #6
 80025e6:	d007      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	2b07      	cmp	r3, #7
 80025ec:	d004      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x68>
 80025ee:	f240 2141 	movw	r1, #577	; 0x241
 80025f2:	486d      	ldr	r0, [pc, #436]	; (80027a8 <HAL_RCC_ClockConfig+0x218>)
 80025f4:	f001 fcbd 	bl	8003f72 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025f8:	4b6c      	ldr	r3, [pc, #432]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 030f 	and.w	r3, r3, #15
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d90c      	bls.n	8002620 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b69      	ldr	r3, [pc, #420]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b67      	ldr	r3, [pc, #412]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e134      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d049      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002638:	4b5d      	ldr	r3, [pc, #372]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	4a5c      	ldr	r2, [pc, #368]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 800263e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002642:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002650:	4b57      	ldr	r3, [pc, #348]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	4a56      	ldr	r2, [pc, #344]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002656:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800265a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d024      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b80      	cmp	r3, #128	; 0x80
 800266a:	d020      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b90      	cmp	r3, #144	; 0x90
 8002672:	d01c      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2ba0      	cmp	r3, #160	; 0xa0
 800267a:	d018      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2bb0      	cmp	r3, #176	; 0xb0
 8002682:	d014      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2bc0      	cmp	r3, #192	; 0xc0
 800268a:	d010      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2bd0      	cmp	r3, #208	; 0xd0
 8002692:	d00c      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2be0      	cmp	r3, #224	; 0xe0
 800269a:	d008      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2bf0      	cmp	r3, #240	; 0xf0
 80026a2:	d004      	beq.n	80026ae <HAL_RCC_ClockConfig+0x11e>
 80026a4:	f44f 7119 	mov.w	r1, #612	; 0x264
 80026a8:	483f      	ldr	r0, [pc, #252]	; (80027a8 <HAL_RCC_ClockConfig+0x218>)
 80026aa:	f001 fc62 	bl	8003f72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ae:	4b40      	ldr	r3, [pc, #256]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	493d      	ldr	r1, [pc, #244]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d059      	beq.n	8002780 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d010      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x166>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d00c      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x166>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d008      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x166>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b03      	cmp	r3, #3
 80026ea:	d004      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x166>
 80026ec:	f240 216b 	movw	r1, #619	; 0x26b
 80026f0:	482d      	ldr	r0, [pc, #180]	; (80027a8 <HAL_RCC_ClockConfig+0x218>)
 80026f2:	f001 fc3e 	bl	8003f72 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b2c      	ldr	r3, [pc, #176]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d119      	bne.n	800273e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e0bd      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d003      	beq.n	800271e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800271a:	2b03      	cmp	r3, #3
 800271c:	d107      	bne.n	800272e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	4b24      	ldr	r3, [pc, #144]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e0ad      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272e:	4b20      	ldr	r3, [pc, #128]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e0a5      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800273e:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f023 0203 	bic.w	r2, r3, #3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	4919      	ldr	r1, [pc, #100]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 800274c:	4313      	orrs	r3, r2
 800274e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002750:	f7fe fbf8 	bl	8000f44 <HAL_GetTick>
 8002754:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002756:	e00a      	b.n	800276e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002758:	f7fe fbf4 	bl	8000f44 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f241 3288 	movw	r2, #5000	; 0x1388
 8002766:	4293      	cmp	r3, r2
 8002768:	d901      	bls.n	800276e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e08d      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <HAL_RCC_ClockConfig+0x220>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 020c 	and.w	r2, r3, #12
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	429a      	cmp	r2, r3
 800277e:	d1eb      	bne.n	8002758 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002780:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d212      	bcs.n	80027b4 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b07      	ldr	r3, [pc, #28]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <HAL_RCC_ClockConfig+0x21c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d007      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e070      	b.n	800288a <HAL_RCC_ClockConfig+0x2fa>
 80027a8:	08005e14 	.word	0x08005e14
 80027ac:	40023c00 	.word	0x40023c00
 80027b0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d025      	beq.n	800280c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d018      	beq.n	80027fa <HAL_RCC_ClockConfig+0x26a>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027d0:	d013      	beq.n	80027fa <HAL_RCC_ClockConfig+0x26a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80027da:	d00e      	beq.n	80027fa <HAL_RCC_ClockConfig+0x26a>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80027e4:	d009      	beq.n	80027fa <HAL_RCC_ClockConfig+0x26a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80027ee:	d004      	beq.n	80027fa <HAL_RCC_ClockConfig+0x26a>
 80027f0:	f240 21a9 	movw	r1, #681	; 0x2a9
 80027f4:	4827      	ldr	r0, [pc, #156]	; (8002894 <HAL_RCC_ClockConfig+0x304>)
 80027f6:	f001 fbbc 	bl	8003f72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027fa:	4b27      	ldr	r3, [pc, #156]	; (8002898 <HAL_RCC_ClockConfig+0x308>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	4924      	ldr	r1, [pc, #144]	; (8002898 <HAL_RCC_ClockConfig+0x308>)
 8002808:	4313      	orrs	r3, r2
 800280a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d026      	beq.n	8002866 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d018      	beq.n	8002852 <HAL_RCC_ClockConfig+0x2c2>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002828:	d013      	beq.n	8002852 <HAL_RCC_ClockConfig+0x2c2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002832:	d00e      	beq.n	8002852 <HAL_RCC_ClockConfig+0x2c2>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800283c:	d009      	beq.n	8002852 <HAL_RCC_ClockConfig+0x2c2>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002846:	d004      	beq.n	8002852 <HAL_RCC_ClockConfig+0x2c2>
 8002848:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 800284c:	4811      	ldr	r0, [pc, #68]	; (8002894 <HAL_RCC_ClockConfig+0x304>)
 800284e:	f001 fb90 	bl	8003f72 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002852:	4b11      	ldr	r3, [pc, #68]	; (8002898 <HAL_RCC_ClockConfig+0x308>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	490d      	ldr	r1, [pc, #52]	; (8002898 <HAL_RCC_ClockConfig+0x308>)
 8002862:	4313      	orrs	r3, r2
 8002864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002866:	f000 f81d 	bl	80028a4 <HAL_RCC_GetSysClockFreq>
 800286a:	4601      	mov	r1, r0
 800286c:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <HAL_RCC_ClockConfig+0x308>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	091b      	lsrs	r3, r3, #4
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	4a09      	ldr	r2, [pc, #36]	; (800289c <HAL_RCC_ClockConfig+0x30c>)
 8002878:	5cd3      	ldrb	r3, [r2, r3]
 800287a:	fa21 f303 	lsr.w	r3, r1, r3
 800287e:	4a08      	ldr	r2, [pc, #32]	; (80028a0 <HAL_RCC_ClockConfig+0x310>)
 8002880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002882:	2000      	movs	r0, #0
 8002884:	f7fe fb1a 	bl	8000ebc <HAL_InitTick>

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	08005e14 	.word	0x08005e14
 8002898:	40023800 	.word	0x40023800
 800289c:	08005e88 	.word	0x08005e88
 80028a0:	20000110 	.word	0x20000110

080028a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	607b      	str	r3, [r7, #4]
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	2300      	movs	r3, #0
 80028b4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028ba:	4b63      	ldr	r3, [pc, #396]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d007      	beq.n	80028d6 <HAL_RCC_GetSysClockFreq+0x32>
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d008      	beq.n	80028dc <HAL_RCC_GetSysClockFreq+0x38>
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f040 80b4 	bne.w	8002a38 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028d0:	4b5e      	ldr	r3, [pc, #376]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80028d2:	60bb      	str	r3, [r7, #8]
       break;
 80028d4:	e0b3      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028d6:	4b5e      	ldr	r3, [pc, #376]	; (8002a50 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80028d8:	60bb      	str	r3, [r7, #8]
      break;
 80028da:	e0b0      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028dc:	4b5a      	ldr	r3, [pc, #360]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028e4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028e6:	4b58      	ldr	r3, [pc, #352]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d04a      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028f2:	4b55      	ldr	r3, [pc, #340]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	099b      	lsrs	r3, r3, #6
 80028f8:	f04f 0400 	mov.w	r4, #0
 80028fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	ea03 0501 	and.w	r5, r3, r1
 8002908:	ea04 0602 	and.w	r6, r4, r2
 800290c:	4629      	mov	r1, r5
 800290e:	4632      	mov	r2, r6
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	f04f 0400 	mov.w	r4, #0
 8002918:	0154      	lsls	r4, r2, #5
 800291a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800291e:	014b      	lsls	r3, r1, #5
 8002920:	4619      	mov	r1, r3
 8002922:	4622      	mov	r2, r4
 8002924:	1b49      	subs	r1, r1, r5
 8002926:	eb62 0206 	sbc.w	r2, r2, r6
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	f04f 0400 	mov.w	r4, #0
 8002932:	0194      	lsls	r4, r2, #6
 8002934:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002938:	018b      	lsls	r3, r1, #6
 800293a:	1a5b      	subs	r3, r3, r1
 800293c:	eb64 0402 	sbc.w	r4, r4, r2
 8002940:	f04f 0100 	mov.w	r1, #0
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	00e2      	lsls	r2, r4, #3
 800294a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800294e:	00d9      	lsls	r1, r3, #3
 8002950:	460b      	mov	r3, r1
 8002952:	4614      	mov	r4, r2
 8002954:	195b      	adds	r3, r3, r5
 8002956:	eb44 0406 	adc.w	r4, r4, r6
 800295a:	f04f 0100 	mov.w	r1, #0
 800295e:	f04f 0200 	mov.w	r2, #0
 8002962:	0262      	lsls	r2, r4, #9
 8002964:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002968:	0259      	lsls	r1, r3, #9
 800296a:	460b      	mov	r3, r1
 800296c:	4614      	mov	r4, r2
 800296e:	4618      	mov	r0, r3
 8002970:	4621      	mov	r1, r4
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f04f 0400 	mov.w	r4, #0
 8002978:	461a      	mov	r2, r3
 800297a:	4623      	mov	r3, r4
 800297c:	f7fe f8c8 	bl	8000b10 <__aeabi_uldivmod>
 8002980:	4603      	mov	r3, r0
 8002982:	460c      	mov	r4, r1
 8002984:	60fb      	str	r3, [r7, #12]
 8002986:	e049      	b.n	8002a1c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	099b      	lsrs	r3, r3, #6
 800298e:	f04f 0400 	mov.w	r4, #0
 8002992:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002996:	f04f 0200 	mov.w	r2, #0
 800299a:	ea03 0501 	and.w	r5, r3, r1
 800299e:	ea04 0602 	and.w	r6, r4, r2
 80029a2:	4629      	mov	r1, r5
 80029a4:	4632      	mov	r2, r6
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	f04f 0400 	mov.w	r4, #0
 80029ae:	0154      	lsls	r4, r2, #5
 80029b0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80029b4:	014b      	lsls	r3, r1, #5
 80029b6:	4619      	mov	r1, r3
 80029b8:	4622      	mov	r2, r4
 80029ba:	1b49      	subs	r1, r1, r5
 80029bc:	eb62 0206 	sbc.w	r2, r2, r6
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	f04f 0400 	mov.w	r4, #0
 80029c8:	0194      	lsls	r4, r2, #6
 80029ca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80029ce:	018b      	lsls	r3, r1, #6
 80029d0:	1a5b      	subs	r3, r3, r1
 80029d2:	eb64 0402 	sbc.w	r4, r4, r2
 80029d6:	f04f 0100 	mov.w	r1, #0
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	00e2      	lsls	r2, r4, #3
 80029e0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80029e4:	00d9      	lsls	r1, r3, #3
 80029e6:	460b      	mov	r3, r1
 80029e8:	4614      	mov	r4, r2
 80029ea:	195b      	adds	r3, r3, r5
 80029ec:	eb44 0406 	adc.w	r4, r4, r6
 80029f0:	f04f 0100 	mov.w	r1, #0
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	02a2      	lsls	r2, r4, #10
 80029fa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80029fe:	0299      	lsls	r1, r3, #10
 8002a00:	460b      	mov	r3, r1
 8002a02:	4614      	mov	r4, r2
 8002a04:	4618      	mov	r0, r3
 8002a06:	4621      	mov	r1, r4
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f04f 0400 	mov.w	r4, #0
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4623      	mov	r3, r4
 8002a12:	f7fe f87d 	bl	8000b10 <__aeabi_uldivmod>
 8002a16:	4603      	mov	r3, r0
 8002a18:	460c      	mov	r4, r1
 8002a1a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a1c:	4b0a      	ldr	r3, [pc, #40]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	0c1b      	lsrs	r3, r3, #16
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	3301      	adds	r3, #1
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	60bb      	str	r3, [r7, #8]
      break;
 8002a36:	e002      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a38:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002a3a:	60bb      	str	r3, [r7, #8]
      break;
 8002a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a3e:	68bb      	ldr	r3, [r7, #8]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	00f42400 	.word	0x00f42400
 8002a50:	007a1200 	.word	0x007a1200

08002a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000110 	.word	0x20000110

08002a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a70:	f7ff fff0 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002a74:	4601      	mov	r1, r0
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	0a9b      	lsrs	r3, r3, #10
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	4a03      	ldr	r2, [pc, #12]	; (8002a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a82:	5cd3      	ldrb	r3, [r2, r3]
 8002a84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	08005e98 	.word	0x08005e98

08002a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a98:	f7ff ffdc 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002a9c:	4601      	mov	r1, r0
 8002a9e:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	0b5b      	lsrs	r3, r3, #13
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	4a03      	ldr	r2, [pc, #12]	; (8002ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	08005e98 	.word	0x08005e98

08002abc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e0a0      	b.n	8002c10 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d02c      	beq.n	8002b30 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a4f      	ldr	r2, [pc, #316]	; (8002c18 <HAL_UART_Init+0x15c>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d00e      	beq.n	8002afe <HAL_UART_Init+0x42>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a4d      	ldr	r2, [pc, #308]	; (8002c1c <HAL_UART_Init+0x160>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d009      	beq.n	8002afe <HAL_UART_Init+0x42>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a4c      	ldr	r2, [pc, #304]	; (8002c20 <HAL_UART_Init+0x164>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d004      	beq.n	8002afe <HAL_UART_Init+0x42>
 8002af4:	f240 1149 	movw	r1, #329	; 0x149
 8002af8:	484a      	ldr	r0, [pc, #296]	; (8002c24 <HAL_UART_Init+0x168>)
 8002afa:	f001 fa3a 	bl	8003f72 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d028      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b0e:	d023      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b18:	d01e      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b22:	d019      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b24:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8002b28:	483e      	ldr	r0, [pc, #248]	; (8002c24 <HAL_UART_Init+0x168>)
 8002b2a:	f001 fa22 	bl	8003f72 <assert_failed>
 8002b2e:	e013      	b.n	8002b58 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a38      	ldr	r2, [pc, #224]	; (8002c18 <HAL_UART_Init+0x15c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d00e      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a37      	ldr	r2, [pc, #220]	; (8002c1c <HAL_UART_Init+0x160>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a35      	ldr	r2, [pc, #212]	; (8002c20 <HAL_UART_Init+0x164>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_UART_Init+0x9c>
 8002b4e:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8002b52:	4834      	ldr	r0, [pc, #208]	; (8002c24 <HAL_UART_Init+0x168>)
 8002b54:	f001 fa0d 	bl	8003f72 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d009      	beq.n	8002b74 <HAL_UART_Init+0xb8>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b68:	d004      	beq.n	8002b74 <HAL_UART_Init+0xb8>
 8002b6a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8002b6e:	482d      	ldr	r0, [pc, #180]	; (8002c24 <HAL_UART_Init+0x168>)
 8002b70:	f001 f9ff 	bl	8003f72 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d009      	beq.n	8002b90 <HAL_UART_Init+0xd4>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b84:	d004      	beq.n	8002b90 <HAL_UART_Init+0xd4>
 8002b86:	f240 1151 	movw	r1, #337	; 0x151
 8002b8a:	4826      	ldr	r0, [pc, #152]	; (8002c24 <HAL_UART_Init+0x168>)
 8002b8c:	f001 f9f1 	bl	8003f72 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d106      	bne.n	8002baa <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f001 fadd 	bl	8004164 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2224      	movs	r2, #36	; 0x24
 8002bae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bc0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 fb5c 	bl	8003280 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002bd6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695a      	ldr	r2, [r3, #20]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002be6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bf6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2220      	movs	r2, #32
 8002c02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40011000 	.word	0x40011000
 8002c1c:	40004400 	.word	0x40004400
 8002c20:	40011400 	.word	0x40011400
 8002c24:	08005e4c 	.word	0x08005e4c

08002c28 <HAL_UART_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	4613      	mov	r3, r2
 8002c36:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	f040 8090 	bne.w	8002d6a <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d002      	beq.n	8002c56 <HAL_UART_Receive+0x2e>
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e088      	b.n	8002d6c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_UART_Receive+0x40>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e081      	b.n	8002d6c <HAL_UART_Receive+0x144>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2222      	movs	r2, #34	; 0x22
 8002c7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002c7e:	f7fe f961 	bl	8000f44 <HAL_GetTick>
 8002c82:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	88fa      	ldrh	r2, [r7, #6]
 8002c88:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	88fa      	ldrh	r2, [r7, #6]
 8002c8e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002c90:	e05c      	b.n	8002d4c <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca8:	d12b      	bne.n	8002d02 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	9300      	str	r3, [sp, #0]
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	2120      	movs	r1, #32
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 f977 	bl	8002fa8 <UART_WaitOnFlagUntilTimeout>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e053      	b.n	8002d6c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10c      	bne.n	8002cea <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	60bb      	str	r3, [r7, #8]
 8002ce8:	e030      	b.n	8002d4c <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	e024      	b.n	8002d4c <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2120      	movs	r1, #32
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 f94b 	bl	8002fa8 <UART_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e027      	b.n	8002d6c <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d108      	bne.n	8002d36 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	60ba      	str	r2, [r7, #8]
 8002d30:	b2ca      	uxtb	r2, r1
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e00a      	b.n	8002d4c <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	1c59      	adds	r1, r3, #1
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d19d      	bne.n	8002c92 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	e000      	b.n	8002d6c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8002d6a:	2302      	movs	r3, #2
  }
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 030f 	and.w	r3, r3, #15
 8002da2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10d      	bne.n	8002dc6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	f003 0320 	and.w	r3, r3, #32
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x52>
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	f003 0320 	and.w	r3, r3, #32
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 f9dc 	bl	800317c <UART_Receive_IT>
      return;
 8002dc4:	e0cc      	b.n	8002f60 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80ab 	beq.w	8002f24 <HAL_UART_IRQHandler+0x1b0>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d105      	bne.n	8002de4 <HAL_UART_IRQHandler+0x70>
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 80a0 	beq.w	8002f24 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00a      	beq.n	8002e04 <HAL_UART_IRQHandler+0x90>
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dfc:	f043 0201 	orr.w	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_UART_IRQHandler+0xb0>
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1c:	f043 0202 	orr.w	r2, r3, #2
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00a      	beq.n	8002e44 <HAL_UART_IRQHandler+0xd0>
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e3c:	f043 0204 	orr.w	r2, r3, #4
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_UART_IRQHandler+0xf0>
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	f043 0208 	orr.w	r2, r3, #8
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d078      	beq.n	8002f5e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f003 0320 	and.w	r3, r3, #32
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d007      	beq.n	8002e86 <HAL_UART_IRQHandler+0x112>
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f003 0320 	and.w	r3, r3, #32
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d002      	beq.n	8002e86 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f97b 	bl	800317c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e90:	2b40      	cmp	r3, #64	; 0x40
 8002e92:	bf0c      	ite	eq
 8002e94:	2301      	moveq	r3, #1
 8002e96:	2300      	movne	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea0:	f003 0308 	and.w	r3, r3, #8
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d102      	bne.n	8002eae <HAL_UART_IRQHandler+0x13a>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d031      	beq.n	8002f12 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f8c4 	bl	800303c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ebe:	2b40      	cmp	r3, #64	; 0x40
 8002ec0:	d123      	bne.n	8002f0a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695a      	ldr	r2, [r3, #20]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ed0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d013      	beq.n	8002f02 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ede:	4a22      	ldr	r2, [pc, #136]	; (8002f68 <HAL_UART_IRQHandler+0x1f4>)
 8002ee0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe f9b2 	bl	8001250 <HAL_DMA_Abort_IT>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d016      	beq.n	8002f20 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002efc:	4610      	mov	r0, r2
 8002efe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f00:	e00e      	b.n	8002f20 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f846 	bl	8002f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f08:	e00a      	b.n	8002f20 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f842 	bl	8002f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f10:	e006      	b.n	8002f20 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f83e 	bl	8002f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002f1e:	e01e      	b.n	8002f5e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f20:	bf00      	nop
    return;
 8002f22:	e01c      	b.n	8002f5e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <HAL_UART_IRQHandler+0x1cc>
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f8b1 	bl	80030a0 <UART_Transmit_IT>
    return;
 8002f3e:	e00f      	b.n	8002f60 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00a      	beq.n	8002f60 <HAL_UART_IRQHandler+0x1ec>
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f8f9 	bl	800314c <UART_EndTransmit_IT>
    return;
 8002f5a:	bf00      	nop
 8002f5c:	e000      	b.n	8002f60 <HAL_UART_IRQHandler+0x1ec>
    return;
 8002f5e:	bf00      	nop
  }
}
 8002f60:	3720      	adds	r7, #32
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	08003079 	.word	0x08003079

08002f6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fb8:	e02c      	b.n	8003014 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fc0:	d028      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fc8:	f7fd ffbc 	bl	8000f44 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d21d      	bcs.n	8003014 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fe6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695a      	ldr	r2, [r3, #20]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0201 	bic.w	r2, r2, #1
 8002ff6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e00f      	b.n	8003034 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	4013      	ands	r3, r2
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	429a      	cmp	r2, r3
 8003022:	bf0c      	ite	eq
 8003024:	2301      	moveq	r3, #1
 8003026:	2300      	movne	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	461a      	mov	r2, r3
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	429a      	cmp	r2, r3
 8003030:	d0c3      	beq.n	8002fba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003052:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0201 	bic.w	r2, r2, #1
 8003062:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f7ff ff7e 	bl	8002f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003098:	bf00      	nop
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b21      	cmp	r3, #33	; 0x21
 80030b2:	d144      	bne.n	800313e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030bc:	d11a      	bne.n	80030f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	461a      	mov	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d105      	bne.n	80030e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	1c9a      	adds	r2, r3, #2
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	621a      	str	r2, [r3, #32]
 80030e6:	e00e      	b.n	8003106 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	621a      	str	r2, [r3, #32]
 80030f2:	e008      	b.n	8003106 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	1c59      	adds	r1, r3, #1
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6211      	str	r1, [r2, #32]
 80030fe:	781a      	ldrb	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29b      	uxth	r3, r3
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	4619      	mov	r1, r3
 8003114:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10f      	bne.n	800313a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68da      	ldr	r2, [r3, #12]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003128:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68da      	ldr	r2, [r3, #12]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003138:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	e000      	b.n	8003140 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800313e:	2302      	movs	r3, #2
  }
}
 8003140:	4618      	mov	r0, r3
 8003142:	3714      	adds	r7, #20
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003162:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff fefd 	bl	8002f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b22      	cmp	r3, #34	; 0x22
 800318e:	d171      	bne.n	8003274 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003198:	d123      	bne.n	80031e2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10e      	bne.n	80031c6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031be:	1c9a      	adds	r2, r3, #2
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	629a      	str	r2, [r3, #40]	; 0x28
 80031c4:	e029      	b.n	800321a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
 80031e0:	e01b      	b.n	800321a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10a      	bne.n	8003200 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6858      	ldr	r0, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f4:	1c59      	adds	r1, r3, #1
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6291      	str	r1, [r2, #40]	; 0x28
 80031fa:	b2c2      	uxtb	r2, r0
 80031fc:	701a      	strb	r2, [r3, #0]
 80031fe:	e00c      	b.n	800321a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	b2da      	uxtb	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320c:	1c58      	adds	r0, r3, #1
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	6288      	str	r0, [r1, #40]	; 0x28
 8003212:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29b      	uxth	r3, r3
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	4619      	mov	r1, r3
 8003228:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800322a:	2b00      	cmp	r3, #0
 800322c:	d120      	bne.n	8003270 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68da      	ldr	r2, [r3, #12]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0220 	bic.w	r2, r2, #32
 800323c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800324c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695a      	ldr	r2, [r3, #20]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff fe8a 	bl	8002f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800326c:	2300      	movs	r3, #0
 800326e:	e002      	b.n	8003276 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	e000      	b.n	8003276 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003274:	2302      	movs	r3, #2
  }
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003280:	b5b0      	push	{r4, r5, r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4aa8      	ldr	r2, [pc, #672]	; (8003530 <UART_SetConfig+0x2b0>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d904      	bls.n	800329c <UART_SetConfig+0x1c>
 8003292:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8003296:	48a7      	ldr	r0, [pc, #668]	; (8003534 <UART_SetConfig+0x2b4>)
 8003298:	f000 fe6b 	bl	8003f72 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d009      	beq.n	80032b8 <UART_SetConfig+0x38>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ac:	d004      	beq.n	80032b8 <UART_SetConfig+0x38>
 80032ae:	f640 31e6 	movw	r1, #3046	; 0xbe6
 80032b2:	48a0      	ldr	r0, [pc, #640]	; (8003534 <UART_SetConfig+0x2b4>)
 80032b4:	f000 fe5d 	bl	8003f72 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00e      	beq.n	80032de <UART_SetConfig+0x5e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c8:	d009      	beq.n	80032de <UART_SetConfig+0x5e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80032d2:	d004      	beq.n	80032de <UART_SetConfig+0x5e>
 80032d4:	f640 31e7 	movw	r1, #3047	; 0xbe7
 80032d8:	4896      	ldr	r0, [pc, #600]	; (8003534 <UART_SetConfig+0x2b4>)
 80032da:	f000 fe4a 	bl	8003f72 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d103      	bne.n	80032f4 <UART_SetConfig+0x74>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <UART_SetConfig+0x7e>
 80032f4:	f640 31e8 	movw	r1, #3048	; 0xbe8
 80032f8:	488e      	ldr	r0, [pc, #568]	; (8003534 <UART_SetConfig+0x2b4>)
 80032fa:	f000 fe3a 	bl	8003f72 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	4313      	orrs	r3, r2
 800332a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003336:	f023 030c 	bic.w	r3, r3, #12
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6812      	ldr	r2, [r2, #0]
 800333e:	68f9      	ldr	r1, [r7, #12]
 8003340:	430b      	orrs	r3, r1
 8003342:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003362:	f040 80ef 	bne.w	8003544 <UART_SetConfig+0x2c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a73      	ldr	r2, [pc, #460]	; (8003538 <UART_SetConfig+0x2b8>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d004      	beq.n	800337a <UART_SetConfig+0xfa>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a71      	ldr	r2, [pc, #452]	; (800353c <UART_SetConfig+0x2bc>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d16c      	bne.n	8003454 <UART_SetConfig+0x1d4>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800337a:	f7ff fb8b 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 800337e:	4602      	mov	r2, r0
 8003380:	4613      	mov	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	009a      	lsls	r2, r3, #2
 8003388:	441a      	add	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
 8003394:	4a6a      	ldr	r2, [pc, #424]	; (8003540 <UART_SetConfig+0x2c0>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	011c      	lsls	r4, r3, #4
 800339e:	f7ff fb79 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 80033a2:	4602      	mov	r2, r0
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	009a      	lsls	r2, r3, #2
 80033ac:	441a      	add	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	fbb2 f5f3 	udiv	r5, r2, r3
 80033b8:	f7ff fb6c 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	009a      	lsls	r2, r3, #2
 80033c6:	441a      	add	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d2:	4a5b      	ldr	r2, [pc, #364]	; (8003540 <UART_SetConfig+0x2c0>)
 80033d4:	fba2 2303 	umull	r2, r3, r2, r3
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	2264      	movs	r2, #100	; 0x64
 80033dc:	fb02 f303 	mul.w	r3, r2, r3
 80033e0:	1aeb      	subs	r3, r5, r3
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	3332      	adds	r3, #50	; 0x32
 80033e6:	4a56      	ldr	r2, [pc, #344]	; (8003540 <UART_SetConfig+0x2c0>)
 80033e8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033f4:	441c      	add	r4, r3
 80033f6:	f7ff fb4d 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 80033fa:	4602      	mov	r2, r0
 80033fc:	4613      	mov	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	4413      	add	r3, r2
 8003402:	009a      	lsls	r2, r3, #2
 8003404:	441a      	add	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003410:	f7ff fb40 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 8003414:	4602      	mov	r2, r0
 8003416:	4613      	mov	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	4413      	add	r3, r2
 800341c:	009a      	lsls	r2, r3, #2
 800341e:	441a      	add	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fbb2 f3f3 	udiv	r3, r2, r3
 800342a:	4a45      	ldr	r2, [pc, #276]	; (8003540 <UART_SetConfig+0x2c0>)
 800342c:	fba2 2303 	umull	r2, r3, r2, r3
 8003430:	095b      	lsrs	r3, r3, #5
 8003432:	2264      	movs	r2, #100	; 0x64
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	1aeb      	subs	r3, r5, r3
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	3332      	adds	r3, #50	; 0x32
 800343e:	4a40      	ldr	r2, [pc, #256]	; (8003540 <UART_SetConfig+0x2c0>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	095b      	lsrs	r3, r3, #5
 8003446:	f003 0207 	and.w	r2, r3, #7
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4422      	add	r2, r4
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	e159      	b.n	8003708 <UART_SetConfig+0x488>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003454:	f7ff fb0a 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003458:	4602      	mov	r2, r0
 800345a:	4613      	mov	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4413      	add	r3, r2
 8003460:	009a      	lsls	r2, r3, #2
 8003462:	441a      	add	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	fbb2 f3f3 	udiv	r3, r2, r3
 800346e:	4a34      	ldr	r2, [pc, #208]	; (8003540 <UART_SetConfig+0x2c0>)
 8003470:	fba2 2303 	umull	r2, r3, r2, r3
 8003474:	095b      	lsrs	r3, r3, #5
 8003476:	011c      	lsls	r4, r3, #4
 8003478:	f7ff faf8 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 800347c:	4602      	mov	r2, r0
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009a      	lsls	r2, r3, #2
 8003486:	441a      	add	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003492:	f7ff faeb 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003496:	4602      	mov	r2, r0
 8003498:	4613      	mov	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	009a      	lsls	r2, r3, #2
 80034a0:	441a      	add	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ac:	4a24      	ldr	r2, [pc, #144]	; (8003540 <UART_SetConfig+0x2c0>)
 80034ae:	fba2 2303 	umull	r2, r3, r2, r3
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	2264      	movs	r2, #100	; 0x64
 80034b6:	fb02 f303 	mul.w	r3, r2, r3
 80034ba:	1aeb      	subs	r3, r5, r3
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	3332      	adds	r3, #50	; 0x32
 80034c0:	4a1f      	ldr	r2, [pc, #124]	; (8003540 <UART_SetConfig+0x2c0>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	095b      	lsrs	r3, r3, #5
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034ce:	441c      	add	r4, r3
 80034d0:	f7ff facc 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80034d4:	4602      	mov	r2, r0
 80034d6:	4613      	mov	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4413      	add	r3, r2
 80034dc:	009a      	lsls	r2, r3, #2
 80034de:	441a      	add	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	fbb2 f5f3 	udiv	r5, r2, r3
 80034ea:	f7ff fabf 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80034ee:	4602      	mov	r2, r0
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	009a      	lsls	r2, r3, #2
 80034f8:	441a      	add	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	fbb2 f3f3 	udiv	r3, r2, r3
 8003504:	4a0e      	ldr	r2, [pc, #56]	; (8003540 <UART_SetConfig+0x2c0>)
 8003506:	fba2 2303 	umull	r2, r3, r2, r3
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	2264      	movs	r2, #100	; 0x64
 800350e:	fb02 f303 	mul.w	r3, r2, r3
 8003512:	1aeb      	subs	r3, r5, r3
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	3332      	adds	r3, #50	; 0x32
 8003518:	4a09      	ldr	r2, [pc, #36]	; (8003540 <UART_SetConfig+0x2c0>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	095b      	lsrs	r3, r3, #5
 8003520:	f003 0207 	and.w	r2, r3, #7
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4422      	add	r2, r4
 800352a:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800352c:	e0ec      	b.n	8003708 <UART_SetConfig+0x488>
 800352e:	bf00      	nop
 8003530:	00a037a0 	.word	0x00a037a0
 8003534:	08005e4c 	.word	0x08005e4c
 8003538:	40011000 	.word	0x40011000
 800353c:	40011400 	.word	0x40011400
 8003540:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a71      	ldr	r2, [pc, #452]	; (8003710 <UART_SetConfig+0x490>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d004      	beq.n	8003558 <UART_SetConfig+0x2d8>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a70      	ldr	r2, [pc, #448]	; (8003714 <UART_SetConfig+0x494>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d16b      	bne.n	8003630 <UART_SetConfig+0x3b0>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003558:	f7ff fa9c 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 800355c:	4602      	mov	r2, r0
 800355e:	4613      	mov	r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	009a      	lsls	r2, r3, #2
 8003566:	441a      	add	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003572:	4a69      	ldr	r2, [pc, #420]	; (8003718 <UART_SetConfig+0x498>)
 8003574:	fba2 2303 	umull	r2, r3, r2, r3
 8003578:	095b      	lsrs	r3, r3, #5
 800357a:	011c      	lsls	r4, r3, #4
 800357c:	f7ff fa8a 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 8003580:	4602      	mov	r2, r0
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	009a      	lsls	r2, r3, #2
 800358a:	441a      	add	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	fbb2 f5f3 	udiv	r5, r2, r3
 8003596:	f7ff fa7d 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 800359a:	4602      	mov	r2, r0
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	009a      	lsls	r2, r3, #2
 80035a4:	441a      	add	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b0:	4a59      	ldr	r2, [pc, #356]	; (8003718 <UART_SetConfig+0x498>)
 80035b2:	fba2 2303 	umull	r2, r3, r2, r3
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	2264      	movs	r2, #100	; 0x64
 80035ba:	fb02 f303 	mul.w	r3, r2, r3
 80035be:	1aeb      	subs	r3, r5, r3
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	3332      	adds	r3, #50	; 0x32
 80035c4:	4a54      	ldr	r2, [pc, #336]	; (8003718 <UART_SetConfig+0x498>)
 80035c6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035d0:	441c      	add	r4, r3
 80035d2:	f7ff fa5f 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 80035d6:	4602      	mov	r2, r0
 80035d8:	4613      	mov	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	009a      	lsls	r2, r3, #2
 80035e0:	441a      	add	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80035ec:	f7ff fa52 	bl	8002a94 <HAL_RCC_GetPCLK2Freq>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4613      	mov	r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4413      	add	r3, r2
 80035f8:	009a      	lsls	r2, r3, #2
 80035fa:	441a      	add	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	fbb2 f3f3 	udiv	r3, r2, r3
 8003606:	4a44      	ldr	r2, [pc, #272]	; (8003718 <UART_SetConfig+0x498>)
 8003608:	fba2 2303 	umull	r2, r3, r2, r3
 800360c:	095b      	lsrs	r3, r3, #5
 800360e:	2264      	movs	r2, #100	; 0x64
 8003610:	fb02 f303 	mul.w	r3, r2, r3
 8003614:	1aeb      	subs	r3, r5, r3
 8003616:	011b      	lsls	r3, r3, #4
 8003618:	3332      	adds	r3, #50	; 0x32
 800361a:	4a3f      	ldr	r2, [pc, #252]	; (8003718 <UART_SetConfig+0x498>)
 800361c:	fba2 2303 	umull	r2, r3, r2, r3
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	f003 020f 	and.w	r2, r3, #15
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4422      	add	r2, r4
 800362c:	609a      	str	r2, [r3, #8]
 800362e:	e06b      	b.n	8003708 <UART_SetConfig+0x488>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003630:	f7ff fa1c 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003634:	4602      	mov	r2, r0
 8003636:	4613      	mov	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	009a      	lsls	r2, r3, #2
 800363e:	441a      	add	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	fbb2 f3f3 	udiv	r3, r2, r3
 800364a:	4a33      	ldr	r2, [pc, #204]	; (8003718 <UART_SetConfig+0x498>)
 800364c:	fba2 2303 	umull	r2, r3, r2, r3
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	011c      	lsls	r4, r3, #4
 8003654:	f7ff fa0a 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003658:	4602      	mov	r2, r0
 800365a:	4613      	mov	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4413      	add	r3, r2
 8003660:	009a      	lsls	r2, r3, #2
 8003662:	441a      	add	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	fbb2 f5f3 	udiv	r5, r2, r3
 800366e:	f7ff f9fd 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003672:	4602      	mov	r2, r0
 8003674:	4613      	mov	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4413      	add	r3, r2
 800367a:	009a      	lsls	r2, r3, #2
 800367c:	441a      	add	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	fbb2 f3f3 	udiv	r3, r2, r3
 8003688:	4a23      	ldr	r2, [pc, #140]	; (8003718 <UART_SetConfig+0x498>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2264      	movs	r2, #100	; 0x64
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	1aeb      	subs	r3, r5, r3
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	3332      	adds	r3, #50	; 0x32
 800369c:	4a1e      	ldr	r2, [pc, #120]	; (8003718 <UART_SetConfig+0x498>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	095b      	lsrs	r3, r3, #5
 80036a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036a8:	441c      	add	r4, r3
 80036aa:	f7ff f9df 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80036ae:	4602      	mov	r2, r0
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	009a      	lsls	r2, r3, #2
 80036b8:	441a      	add	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	fbb2 f5f3 	udiv	r5, r2, r3
 80036c4:	f7ff f9d2 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 80036c8:	4602      	mov	r2, r0
 80036ca:	4613      	mov	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	009a      	lsls	r2, r3, #2
 80036d2:	441a      	add	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	fbb2 f3f3 	udiv	r3, r2, r3
 80036de:	4a0e      	ldr	r2, [pc, #56]	; (8003718 <UART_SetConfig+0x498>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	2264      	movs	r2, #100	; 0x64
 80036e8:	fb02 f303 	mul.w	r3, r2, r3
 80036ec:	1aeb      	subs	r3, r5, r3
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	3332      	adds	r3, #50	; 0x32
 80036f2:	4a09      	ldr	r2, [pc, #36]	; (8003718 <UART_SetConfig+0x498>)
 80036f4:	fba2 2303 	umull	r2, r3, r2, r3
 80036f8:	095b      	lsrs	r3, r3, #5
 80036fa:	f003 020f 	and.w	r2, r3, #15
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4422      	add	r2, r4
 8003704:	609a      	str	r2, [r3, #8]
}
 8003706:	e7ff      	b.n	8003708 <UART_SetConfig+0x488>
 8003708:	bf00      	nop
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bdb0      	pop	{r4, r5, r7, pc}
 8003710:	40011000 	.word	0x40011000
 8003714:	40011400 	.word	0x40011400
 8003718:	51eb851f 	.word	0x51eb851f

0800371c <CRC8>:
	233, 183, 85, 11, 136, 214, 52, 106, 43, 117, 151, 201, 74, 20, 246, 168,
	116, 42, 200, 150, 21, 75, 169, 247, 182, 232, 10, 84, 215, 137, 107, 53
    };

uint8_t CRC8(uint8_t* data, uint8_t len)
    {
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	70fb      	strb	r3, [r7, #3]

    uint8_t crc = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	73fb      	strb	r3, [r7, #15]

    for(uint8_t i=0; i<len; i++)
 800372c:	2300      	movs	r3, #0
 800372e:	73bb      	strb	r3, [r7, #14]
 8003730:	e00d      	b.n	800374e <CRC8+0x32>
	{
	crc = CRC8_Table[crc^ data[i]];
 8003732:	7bbb      	ldrb	r3, [r7, #14]
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	4413      	add	r3, r2
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	4053      	eors	r3, r2
 800373e:	b2db      	uxtb	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	4b08      	ldr	r3, [pc, #32]	; (8003764 <CRC8+0x48>)
 8003744:	5c9b      	ldrb	r3, [r3, r2]
 8003746:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i=0; i<len; i++)
 8003748:	7bbb      	ldrb	r3, [r7, #14]
 800374a:	3301      	adds	r3, #1
 800374c:	73bb      	strb	r3, [r7, #14]
 800374e:	7bba      	ldrb	r2, [r7, #14]
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	429a      	cmp	r2, r3
 8003754:	d3ed      	bcc.n	8003732 <CRC8+0x16>
	}

    return crc;
 8003756:	7bfb      	ldrb	r3, [r7, #15]
    }
 8003758:	4618      	mov	r0, r3
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	20000010 	.word	0x20000010

08003768 <BL_UART_Send_Char>:



void BL_UART_Send_Char(char data)
    {
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
    BL_UART->Instance->DR = data;
 8003772:	4b0a      	ldr	r3, [pc, #40]	; (800379c <BL_UART_Send_Char+0x34>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	79fa      	ldrb	r2, [r7, #7]
 800377a:	605a      	str	r2, [r3, #4]
    while (__HAL_UART_GET_FLAG(BL_UART,UART_FLAG_TC) == 0);
 800377c:	bf00      	nop
 800377e:	4b07      	ldr	r3, [pc, #28]	; (800379c <BL_UART_Send_Char+0x34>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378a:	2b40      	cmp	r3, #64	; 0x40
 800378c:	d1f7      	bne.n	800377e <BL_UART_Send_Char+0x16>
    }
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	20000008 	.word	0x20000008

080037a0 <Write_Callback>:
	}

    }

void Write_Callback(uint32_t address, const uint8_t *data, uint32_t len)
    {
 80037a0:	b590      	push	{r4, r7, lr}
 80037a2:	b089      	sub	sp, #36	; 0x24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]

    uint8_t status = 1;
 80037ac:	2301      	movs	r3, #1
 80037ae:	77fb      	strb	r3, [r7, #31]

    uint32_t Aligned_Word[1];

    uint8_t *byte_ptr = (uint8_t*) Aligned_Word;
 80037b0:	f107 0310 	add.w	r3, r7, #16
 80037b4:	617b      	str	r3, [r7, #20]

    if (address >= USER_FLASH_START_ADDRESS
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4a32      	ldr	r2, [pc, #200]	; (8003884 <Write_Callback+0xe4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d951      	bls.n	8003862 <Write_Callback+0xc2>
	    && address <= USER_FLASH_END_ADDRESS - len)
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	4b31      	ldr	r3, [pc, #196]	; (8003888 <Write_Callback+0xe8>)
 80037c2:	1a9b      	subs	r3, r3, r2
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d84b      	bhi.n	8003862 <Write_Callback+0xc2>
	{

	if (len % 4 != 0)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f003 0303 	and.w	r3, r3, #3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <Write_Callback+0x40>
	    {
	    len += (len % 4);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	4413      	add	r3, r2
 80037de:	607b      	str	r3, [r7, #4]
	    }

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 80037e0:	f7fd fdbe 	bl	8001360 <HAL_FLASH_Unlock>

	for (uint32_t i = 0; i < len/4 ; i++)
 80037e4:	2300      	movs	r3, #0
 80037e6:	61bb      	str	r3, [r7, #24]
 80037e8:	e033      	b.n	8003852 <Write_Callback+0xb2>
	    {

	    // forced aligned start
	    byte_ptr[0] = data[0];
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	781a      	ldrb	r2, [r3, #0]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	701a      	strb	r2, [r3, #0]
	    byte_ptr[1] = data[1];
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	3301      	adds	r3, #1
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	7852      	ldrb	r2, [r2, #1]
 80037fa:	701a      	strb	r2, [r3, #0]
	    byte_ptr[2] = data[2];
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	3302      	adds	r3, #2
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	7892      	ldrb	r2, [r2, #2]
 8003804:	701a      	strb	r2, [r3, #0]
	    byte_ptr[3] = data[3];
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	3303      	adds	r3, #3
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	78d2      	ldrb	r2, [r2, #3]
 800380e:	701a      	strb	r2, [r3, #0]
	    // forced aligned end

	    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address,
		    Aligned_Word[0]) == HAL_OK)
 8003810:	693b      	ldr	r3, [r7, #16]
	    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address,
 8003812:	f04f 0400 	mov.w	r4, #0
 8003816:	461a      	mov	r2, r3
 8003818:	4623      	mov	r3, r4
 800381a:	68f9      	ldr	r1, [r7, #12]
 800381c:	2002      	movs	r0, #2
 800381e:	f7fd fd39 	bl	8001294 <HAL_FLASH_Program>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d10e      	bne.n	8003846 <Write_Callback+0xa6>
		{
		/* Check the written value */
		if (*(uint32_t*) address != Aligned_Word[0])
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	429a      	cmp	r2, r3
 8003830:	d002      	beq.n	8003838 <Write_Callback+0x98>
		    {
		    /* Flash content doesn't match SRAM content */
		    status = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	77fb      	strb	r3, [r7, #31]
		    break;
 8003836:	e011      	b.n	800385c <Write_Callback+0xbc>
		    }
		/* Increment FLASH destination address */
		address += 4;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	3304      	adds	r3, #4
 800383c:	60fb      	str	r3, [r7, #12]
		data += 4;
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	3304      	adds	r3, #4
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	e002      	b.n	800384c <Write_Callback+0xac>
		}
	    else
		{
		/* Error occurred while writing data in Flash memory */
		status = 0;
 8003846:	2300      	movs	r3, #0
 8003848:	77fb      	strb	r3, [r7, #31]
		break;
 800384a:	e007      	b.n	800385c <Write_Callback+0xbc>
	for (uint32_t i = 0; i < len/4 ; i++)
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	3301      	adds	r3, #1
 8003850:	61bb      	str	r3, [r7, #24]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	089b      	lsrs	r3, r3, #2
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	429a      	cmp	r2, r3
 800385a:	d3c6      	bcc.n	80037ea <Write_Callback+0x4a>
		}
	    }

	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 800385c:	f7fd fda2 	bl	80013a4 <HAL_FLASH_Lock>
 8003860:	e001      	b.n	8003866 <Write_Callback+0xc6>
	}
    else
	{
	status = 0;
 8003862:	2300      	movs	r3, #0
 8003864:	77fb      	strb	r3, [r7, #31]
	}

    if (status)
 8003866:	7ffb      	ldrb	r3, [r7, #31]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <Write_Callback+0xd4>
	{
	BL_UART_Send_Char(CMD_ACK);
 800386c:	2090      	movs	r0, #144	; 0x90
 800386e:	f7ff ff7b 	bl	8003768 <BL_UART_Send_Char>
    else
	{
	BL_UART_Send_Char(CMD_NACK);
	}

    }
 8003872:	e002      	b.n	800387a <Write_Callback+0xda>
	BL_UART_Send_Char(CMD_NACK);
 8003874:	2091      	movs	r0, #145	; 0x91
 8003876:	f7ff ff77 	bl	8003768 <BL_UART_Send_Char>
    }
 800387a:	bf00      	nop
 800387c:	3724      	adds	r7, #36	; 0x24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd90      	pop	{r4, r7, pc}
 8003882:	bf00      	nop
 8003884:	08007fff 	.word	0x08007fff
 8003888:	0807d300 	.word	0x0807d300

0800388c <Read_Callback>:

void Read_Callback(uint32_t address, uint8_t len)
    {
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	70fb      	strb	r3, [r7, #3]

    uint8_t crc;
    uint8_t* add_ptr = (uint8_t*)address;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	60fb      	str	r3, [r7, #12]

    if (address >= USER_FLASH_START_ADDRESS
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a1b      	ldr	r2, [pc, #108]	; (800390c <Read_Callback+0x80>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d92c      	bls.n	80038fe <Read_Callback+0x72>
	    && address <= USER_FLASH_END_ADDRESS - len)
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	4b1a      	ldr	r3, [pc, #104]	; (8003910 <Read_Callback+0x84>)
 80038a8:	1a9b      	subs	r3, r3, r2
 80038aa:	461a      	mov	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d825      	bhi.n	80038fe <Read_Callback+0x72>
	{

	BL_UART_Send_Char(CMD_ACK);
 80038b2:	2090      	movs	r0, #144	; 0x90
 80038b4:	f7ff ff58 	bl	8003768 <BL_UART_Send_Char>


	for (uint8_t i = 0; i < len; i++)
 80038b8:	2300      	movs	r3, #0
 80038ba:	72fb      	strb	r3, [r7, #11]
 80038bc:	e00f      	b.n	80038de <Read_Callback+0x52>
	    {
	    TX_Buffer[i] = *add_ptr++;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	60fa      	str	r2, [r7, #12]
 80038c4:	7afa      	ldrb	r2, [r7, #11]
 80038c6:	7819      	ldrb	r1, [r3, #0]
 80038c8:	4b12      	ldr	r3, [pc, #72]	; (8003914 <Read_Callback+0x88>)
 80038ca:	5499      	strb	r1, [r3, r2]
	    BL_UART_Send_Char(TX_Buffer[i]);
 80038cc:	7afb      	ldrb	r3, [r7, #11]
 80038ce:	4a11      	ldr	r2, [pc, #68]	; (8003914 <Read_Callback+0x88>)
 80038d0:	5cd3      	ldrb	r3, [r2, r3]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff ff48 	bl	8003768 <BL_UART_Send_Char>
	for (uint8_t i = 0; i < len; i++)
 80038d8:	7afb      	ldrb	r3, [r7, #11]
 80038da:	3301      	adds	r3, #1
 80038dc:	72fb      	strb	r3, [r7, #11]
 80038de:	7afa      	ldrb	r2, [r7, #11]
 80038e0:	78fb      	ldrb	r3, [r7, #3]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d3eb      	bcc.n	80038be <Read_Callback+0x32>
	    }

	crc = CRC8(TX_Buffer, len);
 80038e6:	78fb      	ldrb	r3, [r7, #3]
 80038e8:	4619      	mov	r1, r3
 80038ea:	480a      	ldr	r0, [pc, #40]	; (8003914 <Read_Callback+0x88>)
 80038ec:	f7ff ff16 	bl	800371c <CRC8>
 80038f0:	4603      	mov	r3, r0
 80038f2:	72bb      	strb	r3, [r7, #10]

	BL_UART_Send_Char(crc);
 80038f4:	7abb      	ldrb	r3, [r7, #10]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff ff36 	bl	8003768 <BL_UART_Send_Char>
 80038fc:	e002      	b.n	8003904 <Read_Callback+0x78>

	}
    else
	{
	BL_UART_Send_Char(CMD_NACK);
 80038fe:	2091      	movs	r0, #145	; 0x91
 8003900:	f7ff ff32 	bl	8003768 <BL_UART_Send_Char>
	}

    }
 8003904:	bf00      	nop
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	08007fff 	.word	0x08007fff
 8003910:	0807d300 	.word	0x0807d300
 8003914:	20000430 	.word	0x20000430

08003918 <Fast_Read_Callback>:


void Fast_Read_Callback(uint32_t address, uint32_t len)
    {
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]

    uint8_t* add_ptr = (uint8_t*)address;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	60fb      	str	r3, [r7, #12]

    if (address >= USER_FLASH_START_ADDRESS
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a12      	ldr	r2, [pc, #72]	; (8003974 <Fast_Read_Callback+0x5c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d91a      	bls.n	8003964 <Fast_Read_Callback+0x4c>
	    && address <= USER_FLASH_END_ADDRESS - len)
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <Fast_Read_Callback+0x60>)
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	429a      	cmp	r2, r3
 8003938:	d814      	bhi.n	8003964 <Fast_Read_Callback+0x4c>
	{

	BL_UART_Send_Char(CMD_ACK);
 800393a:	2090      	movs	r0, #144	; 0x90
 800393c:	f7ff ff14 	bl	8003768 <BL_UART_Send_Char>

	for (uint32_t i = 0; i < len; i++)
 8003940:	2300      	movs	r3, #0
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	e009      	b.n	800395a <Fast_Read_Callback+0x42>
	    {
	    BL_UART_Send_Char(*add_ptr++);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1c5a      	adds	r2, r3, #1
 800394a:	60fa      	str	r2, [r7, #12]
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff ff0a 	bl	8003768 <BL_UART_Send_Char>
	for (uint32_t i = 0; i < len; i++)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	3301      	adds	r3, #1
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d3f1      	bcc.n	8003946 <Fast_Read_Callback+0x2e>
 8003962:	e002      	b.n	800396a <Fast_Read_Callback+0x52>
	    }

	}
    else
	{
	BL_UART_Send_Char(CMD_NACK);
 8003964:	2091      	movs	r0, #145	; 0x91
 8003966:	f7ff feff 	bl	8003768 <BL_UART_Send_Char>
	}

    }
 800396a:	bf00      	nop
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	08007fff 	.word	0x08007fff
 8003978:	0807d300 	.word	0x0807d300

0800397c <Erase_Callback>:

void Erase_Callback()
    {
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0

    if (BL_Erase_Flash())
 8003980:	f000 f84a 	bl	8003a18 <BL_Erase_Flash>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <Erase_Callback+0x16>
	{
	BL_UART_Send_Char(CMD_ACK);
 800398a:	2090      	movs	r0, #144	; 0x90
 800398c:	f7ff feec 	bl	8003768 <BL_UART_Send_Char>
	}
    else
	{
	BL_UART_Send_Char(CMD_NACK);
	}
    }
 8003990:	e002      	b.n	8003998 <Erase_Callback+0x1c>
	BL_UART_Send_Char(CMD_NACK);
 8003992:	2091      	movs	r0, #145	; 0x91
 8003994:	f7ff fee8 	bl	8003768 <BL_UART_Send_Char>
    }
 8003998:	bf00      	nop
 800399a:	bd80      	pop	{r7, pc}

0800399c <Reset_Callback>:

void Reset_Callback()
    {
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
    // reset mcu
    HAL_NVIC_SystemReset();
 80039a0:	f7fd fc46 	bl	8001230 <HAL_NVIC_SystemReset>
    }
 80039a4:	bf00      	nop
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <Jump_Callback>:
typedef  void (*pFunction)(void);

pFunction Jump_To_App;

void Jump_Callback()
    {
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0

    uint32_t app_adress = 0;
 80039ae:	2300      	movs	r3, #0
 80039b0:	607b      	str	r3, [r7, #4]

    BL_UART_Send_Char(CMD_ACK);
 80039b2:	2090      	movs	r0, #144	; 0x90
 80039b4:	f7ff fed8 	bl	8003768 <BL_UART_Send_Char>

    HAL_DeInit();
 80039b8:	f7fd fa4c 	bl	8000e54 <HAL_DeInit>

    /* execute the new program */
    app_adress = *(__IO uint32_t*) (USER_FLASH_START_ADDRESS + 4);
 80039bc:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <Jump_Callback+0x3c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	607b      	str	r3, [r7, #4]

    /* Jump to user application */
    Jump_To_App = (pFunction) app_adress;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a08      	ldr	r2, [pc, #32]	; (80039e8 <Jump_Callback+0x40>)
 80039c6:	6013      	str	r3, [r2, #0]

    /* Initialize user application's Stack Pointer */
    __set_MSP(*(__IO uint32_t*) USER_FLASH_START_ADDRESS);
 80039c8:	4b08      	ldr	r3, [pc, #32]	; (80039ec <Jump_Callback+0x44>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	f383 8808 	msr	MSP, r3

    Jump_To_App();
 80039d4:	4b04      	ldr	r3, [pc, #16]	; (80039e8 <Jump_Callback+0x40>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4798      	blx	r3

    }
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	08008004 	.word	0x08008004
 80039e8:	20000530 	.word	0x20000530
 80039ec:	08008000 	.word	0x08008000

080039f0 <Verify_Callback>:


void Verify_Callback(uint32_t address, const uint8_t* data, uint8_t len)
    {
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	4613      	mov	r3, r2
 80039fc:	71fb      	strb	r3, [r7, #7]
    // verify flash
    }
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <Help_Callback>:


void Help_Callback()
    {
 8003a0a:	b480      	push	{r7}
 8003a0c:	af00      	add	r7, sp, #0

    }
 8003a0e:	bf00      	nop
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <BL_Erase_Flash>:

uint8_t BL_Erase_Flash()
    {
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b088      	sub	sp, #32
 8003a1c:	af00      	add	r7, sp, #0

    uint8_t status = 0;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	77fb      	strb	r3, [r7, #31]
    uint32_t error = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	61bb      	str	r3, [r7, #24]

    FLASH_EraseInitTypeDef flash_erase_handle;

    flash_erase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8003a26:	2300      	movs	r3, #0
 8003a28:	607b      	str	r3, [r7, #4]
    flash_erase_handle.Banks = FLASH_BANK_1;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	60bb      	str	r3, [r7, #8]
    flash_erase_handle.Sector = BL_USED_SECTORS;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	60fb      	str	r3, [r7, #12]
    flash_erase_handle.NbSectors = 6;
 8003a32:	2306      	movs	r3, #6
 8003a34:	613b      	str	r3, [r7, #16]
    flash_erase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8003a36:	2302      	movs	r3, #2
 8003a38:	617b      	str	r3, [r7, #20]

    HAL_FLASH_Unlock();
 8003a3a:	f7fd fc91 	bl	8001360 <HAL_FLASH_Unlock>

    if (HAL_FLASHEx_Erase(&flash_erase_handle, &error) == HAL_OK)
 8003a3e:	f107 0218 	add.w	r2, r7, #24
 8003a42:	1d3b      	adds	r3, r7, #4
 8003a44:	4611      	mov	r1, r2
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fd fe64 	bl	8001714 <HAL_FLASHEx_Erase>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <BL_Erase_Flash+0x3e>
	{
	status = 1;
 8003a52:	2301      	movs	r3, #1
 8003a54:	77fb      	strb	r3, [r7, #31]
	}

    HAL_FLASH_Lock();
 8003a56:	f7fd fca5 	bl	80013a4 <HAL_FLASH_Lock>

    return status;
 8003a5a:	7ffb      	ldrb	r3, [r7, #31]
    }
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3720      	adds	r7, #32
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <Bootloader>:


void Bootloader()
    {
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b08a      	sub	sp, #40	; 0x28
 8003a68:	af00      	add	r7, sp, #0

    uint32_t write_address = 0;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t write_len = 0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    uint32_t read_address = 0;
 8003a74:	2300      	movs	r3, #0
 8003a76:	61fb      	str	r3, [r7, #28]
    uint8_t read_len = 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	76fb      	strb	r3, [r7, #27]

    uint32_t verify_address = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
    uint8_t verify_len = 0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	74fb      	strb	r3, [r7, #19]

    uint32_t fast_read_len = 0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	60fb      	str	r3, [r7, #12]

    while (1)
	{

	memset(RX_Buffer, 0x00, RX_BUFFER_SIZE);
 8003a88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	487e      	ldr	r0, [pc, #504]	; (8003c88 <Bootloader+0x224>)
 8003a90:	f000 fc0c 	bl	80042ac <memset>

	/* wait for sync char*/
	if (HAL_UART_Receive(BL_UART, RX_Buffer, 1, HAL_MAX_DELAY)
 8003a94:	4b7d      	ldr	r3, [pc, #500]	; (8003c8c <Bootloader+0x228>)
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	497a      	ldr	r1, [pc, #488]	; (8003c88 <Bootloader+0x224>)
 8003aa0:	f7ff f8c2 	bl	8002c28 <HAL_UART_Receive>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f040 80e9 	bne.w	8003c7e <Bootloader+0x21a>
		== HAL_OK)
	    {

	    uint8_t sync_char = RX_Buffer[0];
 8003aac:	4b76      	ldr	r3, [pc, #472]	; (8003c88 <Bootloader+0x224>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	72fb      	strb	r3, [r7, #11]

	    if (sync_char == SYNC_CHAR)
 8003ab2:	7afb      	ldrb	r3, [r7, #11]
 8003ab4:	2b24      	cmp	r3, #36	; 0x24
 8003ab6:	f040 80e2 	bne.w	8003c7e <Bootloader+0x21a>
		{

		/* wait for packet len char*/
		if (HAL_UART_Receive(BL_UART, RX_Buffer, 1, 100) == HAL_OK)
 8003aba:	4b74      	ldr	r3, [pc, #464]	; (8003c8c <Bootloader+0x228>)
 8003abc:	6818      	ldr	r0, [r3, #0]
 8003abe:	2364      	movs	r3, #100	; 0x64
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	4971      	ldr	r1, [pc, #452]	; (8003c88 <Bootloader+0x224>)
 8003ac4:	f7ff f8b0 	bl	8002c28 <HAL_UART_Receive>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f040 80d7 	bne.w	8003c7e <Bootloader+0x21a>
		    {

		    uint8_t packet_len = RX_Buffer[0];
 8003ad0:	4b6d      	ldr	r3, [pc, #436]	; (8003c88 <Bootloader+0x224>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	72bb      	strb	r3, [r7, #10]

		    if (HAL_UART_Receive(BL_UART, RX_Buffer, packet_len,
 8003ad6:	4b6d      	ldr	r3, [pc, #436]	; (8003c8c <Bootloader+0x228>)
 8003ad8:	6818      	ldr	r0, [r3, #0]
 8003ada:	7abb      	ldrb	r3, [r7, #10]
 8003adc:	b29a      	uxth	r2, r3
			    (packet_len + 100)) == HAL_OK)
 8003ade:	7abb      	ldrb	r3, [r7, #10]
 8003ae0:	3364      	adds	r3, #100	; 0x64
		    if (HAL_UART_Receive(BL_UART, RX_Buffer, packet_len,
 8003ae2:	4969      	ldr	r1, [pc, #420]	; (8003c88 <Bootloader+0x224>)
 8003ae4:	f7ff f8a0 	bl	8002c28 <HAL_UART_Receive>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f040 80c7 	bne.w	8003c7e <Bootloader+0x21a>
			{

			uint8_t cmd = RX_Buffer[0];
 8003af0:	4b65      	ldr	r3, [pc, #404]	; (8003c88 <Bootloader+0x224>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	727b      	strb	r3, [r7, #9]

			/* last byte is crc*/
			uint8_t crc_recvd = RX_Buffer[packet_len - 1];
 8003af6:	7abb      	ldrb	r3, [r7, #10]
 8003af8:	3b01      	subs	r3, #1
 8003afa:	4a63      	ldr	r2, [pc, #396]	; (8003c88 <Bootloader+0x224>)
 8003afc:	5cd3      	ldrb	r3, [r2, r3]
 8003afe:	723b      	strb	r3, [r7, #8]

			/* calculate crc */
			uint8_t crc_calc = CRC8(RX_Buffer, (packet_len - 1));
 8003b00:	7abb      	ldrb	r3, [r7, #10]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	4619      	mov	r1, r3
 8003b08:	485f      	ldr	r0, [pc, #380]	; (8003c88 <Bootloader+0x224>)
 8003b0a:	f7ff fe07 	bl	800371c <CRC8>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	71fb      	strb	r3, [r7, #7]

			if (crc_calc == crc_recvd)
 8003b12:	79fa      	ldrb	r2, [r7, #7]
 8003b14:	7a3b      	ldrb	r3, [r7, #8]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	f040 80b1 	bne.w	8003c7e <Bootloader+0x21a>
			    {

			    switch (cmd)
 8003b1c:	7a7b      	ldrb	r3, [r7, #9]
 8003b1e:	3b40      	subs	r3, #64	; 0x40
 8003b20:	2b16      	cmp	r3, #22
 8003b22:	f200 80ae 	bhi.w	8003c82 <Bootloader+0x21e>
 8003b26:	a201      	add	r2, pc, #4	; (adr r2, 8003b2c <Bootloader+0xc8>)
 8003b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2c:	08003c33 	.word	0x08003c33
 8003b30:	08003c83 	.word	0x08003c83
 8003b34:	08003c83 	.word	0x08003c83
 8003b38:	08003c83 	.word	0x08003c83
 8003b3c:	08003c83 	.word	0x08003c83
 8003b40:	08003c83 	.word	0x08003c83
 8003b44:	08003c83 	.word	0x08003c83
 8003b48:	08003c83 	.word	0x08003c83
 8003b4c:	08003c83 	.word	0x08003c83
 8003b50:	08003c83 	.word	0x08003c83
 8003b54:	08003c83 	.word	0x08003c83
 8003b58:	08003c83 	.word	0x08003c83
 8003b5c:	08003c83 	.word	0x08003c83
 8003b60:	08003c83 	.word	0x08003c83
 8003b64:	08003c83 	.word	0x08003c83
 8003b68:	08003c83 	.word	0x08003c83
 8003b6c:	08003b89 	.word	0x08003b89
 8003b70:	08003bbf 	.word	0x08003bbf
 8003b74:	08003bef 	.word	0x08003bef
 8003b78:	08003bf5 	.word	0x08003bf5
 8003b7c:	08003bfb 	.word	0x08003bfb
 8003b80:	08003c01 	.word	0x08003c01
 8003b84:	08003c39 	.word	0x08003c39
				{

			    case CMD_WRITE:

				write_address = RX_Buffer[1] << 24|
 8003b88:	4b3f      	ldr	r3, [pc, #252]	; (8003c88 <Bootloader+0x224>)
 8003b8a:	785b      	ldrb	r3, [r3, #1]
 8003b8c:	061a      	lsls	r2, r3, #24
				                RX_Buffer[2] << 16|
 8003b8e:	4b3e      	ldr	r3, [pc, #248]	; (8003c88 <Bootloader+0x224>)
 8003b90:	789b      	ldrb	r3, [r3, #2]
 8003b92:	041b      	lsls	r3, r3, #16
				write_address = RX_Buffer[1] << 24|
 8003b94:	431a      	orrs	r2, r3
				                RX_Buffer[3] << 8 |
 8003b96:	4b3c      	ldr	r3, [pc, #240]	; (8003c88 <Bootloader+0x224>)
 8003b98:	78db      	ldrb	r3, [r3, #3]
 8003b9a:	021b      	lsls	r3, r3, #8
				                RX_Buffer[2] << 16|
 8003b9c:	4313      	orrs	r3, r2
				                RX_Buffer[4] << 0;
 8003b9e:	4a3a      	ldr	r2, [pc, #232]	; (8003c88 <Bootloader+0x224>)
 8003ba0:	7912      	ldrb	r2, [r2, #4]
				                RX_Buffer[3] << 8 |
 8003ba2:	4313      	orrs	r3, r2
				write_address = RX_Buffer[1] << 24|
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24

				write_len = RX_Buffer[5]; // number of bytes to write
 8003ba6:	4b38      	ldr	r3, [pc, #224]	; (8003c88 <Bootloader+0x224>)
 8003ba8:	795b      	ldrb	r3, [r3, #5]
 8003baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

				Write_Callback(write_address, (RX_Buffer + 6),
 8003bae:	4938      	ldr	r1, [pc, #224]	; (8003c90 <Bootloader+0x22c>)
 8003bb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003bb8:	f7ff fdf2 	bl	80037a0 <Write_Callback>
					write_len);
				break;
 8003bbc:	e062      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_READ:

				read_address = RX_Buffer[1] << 24 |
 8003bbe:	4b32      	ldr	r3, [pc, #200]	; (8003c88 <Bootloader+0x224>)
 8003bc0:	785b      	ldrb	r3, [r3, #1]
 8003bc2:	061a      	lsls	r2, r3, #24
				               RX_Buffer[2] << 16 |
 8003bc4:	4b30      	ldr	r3, [pc, #192]	; (8003c88 <Bootloader+0x224>)
 8003bc6:	789b      	ldrb	r3, [r3, #2]
 8003bc8:	041b      	lsls	r3, r3, #16
				read_address = RX_Buffer[1] << 24 |
 8003bca:	431a      	orrs	r2, r3
					       RX_Buffer[3] << 8  |
 8003bcc:	4b2e      	ldr	r3, [pc, #184]	; (8003c88 <Bootloader+0x224>)
 8003bce:	78db      	ldrb	r3, [r3, #3]
 8003bd0:	021b      	lsls	r3, r3, #8
				               RX_Buffer[2] << 16 |
 8003bd2:	4313      	orrs	r3, r2
					       RX_Buffer[4] << 0;
 8003bd4:	4a2c      	ldr	r2, [pc, #176]	; (8003c88 <Bootloader+0x224>)
 8003bd6:	7912      	ldrb	r2, [r2, #4]
					       RX_Buffer[3] << 8  |
 8003bd8:	4313      	orrs	r3, r2
				read_address = RX_Buffer[1] << 24 |
 8003bda:	61fb      	str	r3, [r7, #28]

				read_len = RX_Buffer[5];
 8003bdc:	4b2a      	ldr	r3, [pc, #168]	; (8003c88 <Bootloader+0x224>)
 8003bde:	795b      	ldrb	r3, [r3, #5]
 8003be0:	76fb      	strb	r3, [r7, #27]

				Read_Callback(read_address, read_len);
 8003be2:	7efb      	ldrb	r3, [r7, #27]
 8003be4:	4619      	mov	r1, r3
 8003be6:	69f8      	ldr	r0, [r7, #28]
 8003be8:	f7ff fe50 	bl	800388c <Read_Callback>
				break;
 8003bec:	e04a      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_ERASE:
				Erase_Callback();
 8003bee:	f7ff fec5 	bl	800397c <Erase_Callback>
				break;
 8003bf2:	e047      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_RESET:
				Reset_Callback();
 8003bf4:	f7ff fed2 	bl	800399c <Reset_Callback>
				break;
 8003bf8:	e044      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_JUMP:
				Jump_Callback();
 8003bfa:	f7ff fed5 	bl	80039a8 <Jump_Callback>
				break;
 8003bfe:	e041      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_VERIFY:

				verify_address = RX_Buffer[1] << 24 |
 8003c00:	4b21      	ldr	r3, [pc, #132]	; (8003c88 <Bootloader+0x224>)
 8003c02:	785b      	ldrb	r3, [r3, #1]
 8003c04:	061a      	lsls	r2, r3, #24
				                 RX_Buffer[2] << 16 |
 8003c06:	4b20      	ldr	r3, [pc, #128]	; (8003c88 <Bootloader+0x224>)
 8003c08:	789b      	ldrb	r3, [r3, #2]
 8003c0a:	041b      	lsls	r3, r3, #16
				verify_address = RX_Buffer[1] << 24 |
 8003c0c:	431a      	orrs	r2, r3
						 RX_Buffer[3] << 8  |
 8003c0e:	4b1e      	ldr	r3, [pc, #120]	; (8003c88 <Bootloader+0x224>)
 8003c10:	78db      	ldrb	r3, [r3, #3]
 8003c12:	021b      	lsls	r3, r3, #8
				                 RX_Buffer[2] << 16 |
 8003c14:	4313      	orrs	r3, r2
						 RX_Buffer[4] << 0;
 8003c16:	4a1c      	ldr	r2, [pc, #112]	; (8003c88 <Bootloader+0x224>)
 8003c18:	7912      	ldrb	r2, [r2, #4]
						 RX_Buffer[3] << 8  |
 8003c1a:	4313      	orrs	r3, r2
				verify_address = RX_Buffer[1] << 24 |
 8003c1c:	617b      	str	r3, [r7, #20]

				verify_len = RX_Buffer[5];
 8003c1e:	4b1a      	ldr	r3, [pc, #104]	; (8003c88 <Bootloader+0x224>)
 8003c20:	795b      	ldrb	r3, [r3, #5]
 8003c22:	74fb      	strb	r3, [r7, #19]

				Verify_Callback(verify_address, (RX_Buffer + 6),
 8003c24:	491a      	ldr	r1, [pc, #104]	; (8003c90 <Bootloader+0x22c>)
 8003c26:	7cfb      	ldrb	r3, [r7, #19]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	6978      	ldr	r0, [r7, #20]
 8003c2c:	f7ff fee0 	bl	80039f0 <Verify_Callback>
					verify_len);
				break;
 8003c30:	e028      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_HELP:
				Help_Callback();
 8003c32:	f7ff feea 	bl	8003a0a <Help_Callback>
				break;
 8003c36:	e025      	b.n	8003c84 <Bootloader+0x220>

			    case CMD_FAST_READ:

				read_address = RX_Buffer[1] << 24 |
 8003c38:	4b13      	ldr	r3, [pc, #76]	; (8003c88 <Bootloader+0x224>)
 8003c3a:	785b      	ldrb	r3, [r3, #1]
 8003c3c:	061a      	lsls	r2, r3, #24
				               RX_Buffer[2] << 16 |
 8003c3e:	4b12      	ldr	r3, [pc, #72]	; (8003c88 <Bootloader+0x224>)
 8003c40:	789b      	ldrb	r3, [r3, #2]
 8003c42:	041b      	lsls	r3, r3, #16
				read_address = RX_Buffer[1] << 24 |
 8003c44:	431a      	orrs	r2, r3
					       RX_Buffer[3] << 8  |
 8003c46:	4b10      	ldr	r3, [pc, #64]	; (8003c88 <Bootloader+0x224>)
 8003c48:	78db      	ldrb	r3, [r3, #3]
 8003c4a:	021b      	lsls	r3, r3, #8
				               RX_Buffer[2] << 16 |
 8003c4c:	4313      	orrs	r3, r2
					       RX_Buffer[4] << 0;
 8003c4e:	4a0e      	ldr	r2, [pc, #56]	; (8003c88 <Bootloader+0x224>)
 8003c50:	7912      	ldrb	r2, [r2, #4]
					       RX_Buffer[3] << 8  |
 8003c52:	4313      	orrs	r3, r2
				read_address = RX_Buffer[1] << 24 |
 8003c54:	61fb      	str	r3, [r7, #28]

				fast_read_len = RX_Buffer[5] << 24 |
 8003c56:	4b0c      	ldr	r3, [pc, #48]	; (8003c88 <Bootloader+0x224>)
 8003c58:	795b      	ldrb	r3, [r3, #5]
 8003c5a:	061a      	lsls	r2, r3, #24
					        RX_Buffer[6] << 16 |
 8003c5c:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <Bootloader+0x224>)
 8003c5e:	799b      	ldrb	r3, [r3, #6]
 8003c60:	041b      	lsls	r3, r3, #16
				fast_read_len = RX_Buffer[5] << 24 |
 8003c62:	431a      	orrs	r2, r3
						RX_Buffer[7] << 8  |
 8003c64:	4b08      	ldr	r3, [pc, #32]	; (8003c88 <Bootloader+0x224>)
 8003c66:	79db      	ldrb	r3, [r3, #7]
 8003c68:	021b      	lsls	r3, r3, #8
					        RX_Buffer[6] << 16 |
 8003c6a:	4313      	orrs	r3, r2
					        RX_Buffer[8] << 0;
 8003c6c:	4a06      	ldr	r2, [pc, #24]	; (8003c88 <Bootloader+0x224>)
 8003c6e:	7a12      	ldrb	r2, [r2, #8]
						RX_Buffer[7] << 8  |
 8003c70:	4313      	orrs	r3, r2
				fast_read_len = RX_Buffer[5] << 24 |
 8003c72:	60fb      	str	r3, [r7, #12]


			        Fast_Read_Callback(read_address, fast_read_len);
 8003c74:	68f9      	ldr	r1, [r7, #12]
 8003c76:	69f8      	ldr	r0, [r7, #28]
 8003c78:	f7ff fe4e 	bl	8003918 <Fast_Read_Callback>
			    	break;
 8003c7c:	e002      	b.n	8003c84 <Bootloader+0x220>

			    default:
				//print CMD_ERROR
				break;
				}
			    }
 8003c7e:	bf00      	nop
 8003c80:	e702      	b.n	8003a88 <Bootloader+0x24>
				break;
 8003c82:	bf00      	nop
	memset(RX_Buffer, 0x00, RX_BUFFER_SIZE);
 8003c84:	e700      	b.n	8003a88 <Bootloader+0x24>
 8003c86:	bf00      	nop
 8003c88:	20000330 	.word	0x20000330
 8003c8c:	20000008 	.word	0x20000008
 8003c90:	20000336 	.word	0x20000336

08003c94 <BL_Main_Loop>:
	}
    }


void BL_Main_Loop()
    {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0

    HAL_Delay(1);
 8003c98:	2001      	movs	r0, #1
 8003c9a:	f7fd f95f 	bl	8000f5c <HAL_Delay>

    BL_UART_Send_Char(CMD_ACK);
 8003c9e:	2090      	movs	r0, #144	; 0x90
 8003ca0:	f7ff fd62 	bl	8003768 <BL_UART_Send_Char>

    /* wait for ack to enter bootloader char*/
    if (HAL_UART_Receive(BL_UART, RX_Buffer, 1, Bootloader_Timeout) == HAL_OK)
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <BL_Main_Loop+0x40>)
 8003ca6:	6818      	ldr	r0, [r3, #0]
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <BL_Main_Loop+0x44>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2201      	movs	r2, #1
 8003cae:	490b      	ldr	r1, [pc, #44]	; (8003cdc <BL_Main_Loop+0x48>)
 8003cb0:	f7fe ffba 	bl	8002c28 <HAL_UART_Receive>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d108      	bne.n	8003ccc <BL_Main_Loop+0x38>
	{

	if(RX_Buffer[0] == CMD_ACK)
 8003cba:	4b08      	ldr	r3, [pc, #32]	; (8003cdc <BL_Main_Loop+0x48>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b90      	cmp	r3, #144	; 0x90
 8003cc0:	d106      	bne.n	8003cd0 <BL_Main_Loop+0x3c>
	    {
		Bootloader();
 8003cc2:	f7ff fecf 	bl	8003a64 <Bootloader>
		Reset_Callback();
 8003cc6:	f7ff fe69 	bl	800399c <Reset_Callback>
    else
	{
	// jump to user application
	Jump_Callback();
	}
    }
 8003cca:	e001      	b.n	8003cd0 <BL_Main_Loop+0x3c>
	Jump_Callback();
 8003ccc:	f7ff fe6c 	bl	80039a8 <Jump_Callback>
    }
 8003cd0:	bf00      	nop
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	20000008 	.word	0x20000008
 8003cd8:	2000000c 	.word	0x2000000c
 8003cdc:	20000330 	.word	0x20000330

08003ce0 <BL_UART_RX_ISR>:

void BL_UART_RX_ISR()
    {
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0

    }
 8003ce4:	bf00      	nop
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b08a      	sub	sp, #40	; 0x28
 8003cf4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cf6:	f107 0314 	add.w	r3, r7, #20
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	605a      	str	r2, [r3, #4]
 8003d00:	609a      	str	r2, [r3, #8]
 8003d02:	60da      	str	r2, [r3, #12]
 8003d04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	4b53      	ldr	r3, [pc, #332]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	4a52      	ldr	r2, [pc, #328]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d10:	f043 0304 	orr.w	r3, r3, #4
 8003d14:	6313      	str	r3, [r2, #48]	; 0x30
 8003d16:	4b50      	ldr	r3, [pc, #320]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	613b      	str	r3, [r7, #16]
 8003d20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	4b4c      	ldr	r3, [pc, #304]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	4a4b      	ldr	r2, [pc, #300]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d30:	6313      	str	r3, [r2, #48]	; 0x30
 8003d32:	4b49      	ldr	r3, [pc, #292]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	4b45      	ldr	r3, [pc, #276]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	4a44      	ldr	r2, [pc, #272]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d4e:	4b42      	ldr	r3, [pc, #264]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	60bb      	str	r3, [r7, #8]
 8003d58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	607b      	str	r3, [r7, #4]
 8003d5e:	4b3e      	ldr	r3, [pc, #248]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	4a3d      	ldr	r2, [pc, #244]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d64:	f043 0302 	orr.w	r3, r3, #2
 8003d68:	6313      	str	r3, [r2, #48]	; 0x30
 8003d6a:	4b3b      	ldr	r3, [pc, #236]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	607b      	str	r3, [r7, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d76:	2300      	movs	r3, #0
 8003d78:	603b      	str	r3, [r7, #0]
 8003d7a:	4b37      	ldr	r3, [pc, #220]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7e:	4a36      	ldr	r2, [pc, #216]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d80:	f043 0308 	orr.w	r3, r3, #8
 8003d84:	6313      	str	r3, [r2, #48]	; 0x30
 8003d86:	4b34      	ldr	r3, [pc, #208]	; (8003e58 <MX_GPIO_Init+0x168>)
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	603b      	str	r3, [r7, #0]
 8003d90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003d92:	2200      	movs	r2, #0
 8003d94:	2120      	movs	r1, #32
 8003d96:	4831      	ldr	r0, [pc, #196]	; (8003e5c <MX_GPIO_Init+0x16c>)
 8003d98:	f7fe f8d6 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003da0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003da2:	4b2f      	ldr	r3, [pc, #188]	; (8003e60 <MX_GPIO_Init+0x170>)
 8003da4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da6:	2300      	movs	r3, #0
 8003da8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003daa:	f107 0314 	add.w	r3, r7, #20
 8003dae:	4619      	mov	r1, r3
 8003db0:	482c      	ldr	r0, [pc, #176]	; (8003e64 <MX_GPIO_Init+0x174>)
 8003db2:	f7fd fe37 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1 
                           PC2 PC3 PC4 PC5 
                           PC6 PC7 PC8 PC9 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 8003db6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003dba:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dc4:	f107 0314 	add.w	r3, r7, #20
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4826      	ldr	r0, [pc, #152]	; (8003e64 <MX_GPIO_Init+0x174>)
 8003dcc:	f7fd fe2a 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4619      	mov	r1, r3
 8003de2:	4821      	ldr	r0, [pc, #132]	; (8003e68 <MX_GPIO_Init+0x178>)
 8003de4:	f7fd fe1e 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA8 PA9 PA10 
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 8003de8:	f649 73d3 	movw	r3, #40915	; 0x9fd3
 8003dec:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dee:	2303      	movs	r3, #3
 8003df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df6:	f107 0314 	add.w	r3, r7, #20
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4817      	ldr	r0, [pc, #92]	; (8003e5c <MX_GPIO_Init+0x16c>)
 8003dfe:	f7fd fe11 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003e02:	2320      	movs	r3, #32
 8003e04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e06:	2301      	movs	r3, #1
 8003e08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003e12:	f107 0314 	add.w	r3, r7, #20
 8003e16:	4619      	mov	r1, r3
 8003e18:	4810      	ldr	r0, [pc, #64]	; (8003e5c <MX_GPIO_Init+0x16c>)
 8003e1a:	f7fd fe03 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB12 PB13 PB14 PB15 
                           PB3 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8003e1e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8003e22:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e24:	2303      	movs	r3, #3
 8003e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e2c:	f107 0314 	add.w	r3, r7, #20
 8003e30:	4619      	mov	r1, r3
 8003e32:	480e      	ldr	r0, [pc, #56]	; (8003e6c <MX_GPIO_Init+0x17c>)
 8003e34:	f7fd fdf6 	bl	8001a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e38:	2304      	movs	r3, #4
 8003e3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e44:	f107 0314 	add.w	r3, r7, #20
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4809      	ldr	r0, [pc, #36]	; (8003e70 <MX_GPIO_Init+0x180>)
 8003e4c:	f7fd fdea 	bl	8001a24 <HAL_GPIO_Init>

}
 8003e50:	bf00      	nop
 8003e52:	3728      	adds	r7, #40	; 0x28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	40020000 	.word	0x40020000
 8003e60:	10210000 	.word	0x10210000
 8003e64:	40020800 	.word	0x40020800
 8003e68:	40021c00 	.word	0x40021c00
 8003e6c:	40020400 	.word	0x40020400
 8003e70:	40020c00 	.word	0x40020c00

08003e74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e78:	f7fc ffca 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e7c:	f000 f808 	bl	8003e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e80:	f7ff ff36 	bl	8003cf0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003e84:	f000 f944 	bl	8004110 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BL_Main_Loop();
 8003e88:	f7ff ff04 	bl	8003c94 <BL_Main_Loop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003e8c:	e7fe      	b.n	8003e8c <main+0x18>
	...

08003e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b094      	sub	sp, #80	; 0x50
 8003e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e96:	f107 0320 	add.w	r3, r7, #32
 8003e9a:	2230      	movs	r2, #48	; 0x30
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 fa04 	bl	80042ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ea4:	f107 030c 	add.w	r3, r7, #12
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	609a      	str	r2, [r3, #8]
 8003eb0:	60da      	str	r2, [r3, #12]
 8003eb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	60bb      	str	r3, [r7, #8]
 8003eb8:	4b28      	ldr	r3, [pc, #160]	; (8003f5c <SystemClock_Config+0xcc>)
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	4a27      	ldr	r2, [pc, #156]	; (8003f5c <SystemClock_Config+0xcc>)
 8003ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8003ec4:	4b25      	ldr	r3, [pc, #148]	; (8003f5c <SystemClock_Config+0xcc>)
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	607b      	str	r3, [r7, #4]
 8003ed4:	4b22      	ldr	r3, [pc, #136]	; (8003f60 <SystemClock_Config+0xd0>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003edc:	4a20      	ldr	r2, [pc, #128]	; (8003f60 <SystemClock_Config+0xd0>)
 8003ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	4b1e      	ldr	r3, [pc, #120]	; (8003f60 <SystemClock_Config+0xd0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ef8:	2310      	movs	r3, #16
 8003efa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003efc:	2302      	movs	r3, #2
 8003efe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f00:	2300      	movs	r3, #0
 8003f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f04:	2308      	movs	r3, #8
 8003f06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8003f08:	2354      	movs	r3, #84	; 0x54
 8003f0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003f10:	2307      	movs	r3, #7
 8003f12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f14:	f107 0320 	add.w	r3, r7, #32
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7fe f847 	bl	8001fac <HAL_RCC_OscConfig>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003f24:	f000 f81e 	bl	8003f64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f28:	230f      	movs	r3, #15
 8003f2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003f34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	2102      	movs	r1, #2
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe fb23 	bl	8002590 <HAL_RCC_ClockConfig>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003f50:	f000 f808 	bl	8003f64 <Error_Handler>
  }
}
 8003f54:	bf00      	nop
 8003f56:	3750      	adds	r7, #80	; 0x50
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40023800 	.word	0x40023800
 8003f60:	40007000 	.word	0x40007000

08003f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f68:	bf00      	nop
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8003f72:	b480      	push	{r7}
 8003f74:	b083      	sub	sp, #12
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	607b      	str	r3, [r7, #4]
 8003f92:	4b10      	ldr	r3, [pc, #64]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f96:	4a0f      	ldr	r2, [pc, #60]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fa6:	607b      	str	r3, [r7, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	603b      	str	r3, [r7, #0]
 8003fae:	4b09      	ldr	r3, [pc, #36]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	4a08      	ldr	r2, [pc, #32]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fba:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <HAL_MspInit+0x4c>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc2:	603b      	str	r3, [r7, #0]
 8003fc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	40023800 	.word	0x40023800

08003fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003fdc:	bf00      	nop
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fea:	e7fe      	b.n	8003fea <HardFault_Handler+0x4>

08003fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ff0:	e7fe      	b.n	8003ff0 <MemManage_Handler+0x4>

08003ff2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ff6:	e7fe      	b.n	8003ff6 <BusFault_Handler+0x4>

08003ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ffc:	e7fe      	b.n	8003ffc <UsageFault_Handler+0x4>

08003ffe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ffe:	b480      	push	{r7}
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800402c:	f7fc ff76 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	bd80      	pop	{r7, pc}

08004034 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004038:	4803      	ldr	r0, [pc, #12]	; (8004048 <USART2_IRQHandler+0x14>)
 800403a:	f7fe fe9b 	bl	8002d74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  BL_UART_RX_ISR();
 800403e:	f7ff fe4f 	bl	8003ce0 <BL_UART_RX_ISR>
  /* USER CODE END USART2_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000534 	.word	0x20000534

0800404c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004054:	4b11      	ldr	r3, [pc, #68]	; (800409c <_sbrk+0x50>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d102      	bne.n	8004062 <_sbrk+0x16>
		heap_end = &end;
 800405c:	4b0f      	ldr	r3, [pc, #60]	; (800409c <_sbrk+0x50>)
 800405e:	4a10      	ldr	r2, [pc, #64]	; (80040a0 <_sbrk+0x54>)
 8004060:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004062:	4b0e      	ldr	r3, [pc, #56]	; (800409c <_sbrk+0x50>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004068:	4b0c      	ldr	r3, [pc, #48]	; (800409c <_sbrk+0x50>)
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4413      	add	r3, r2
 8004070:	466a      	mov	r2, sp
 8004072:	4293      	cmp	r3, r2
 8004074:	d907      	bls.n	8004086 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004076:	f000 f8ef 	bl	8004258 <__errno>
 800407a:	4602      	mov	r2, r0
 800407c:	230c      	movs	r3, #12
 800407e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004084:	e006      	b.n	8004094 <_sbrk+0x48>
	}

	heap_end += incr;
 8004086:	4b05      	ldr	r3, [pc, #20]	; (800409c <_sbrk+0x50>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4413      	add	r3, r2
 800408e:	4a03      	ldr	r2, [pc, #12]	; (800409c <_sbrk+0x50>)
 8004090:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004092:	68fb      	ldr	r3, [r7, #12]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20000300 	.word	0x20000300
 80040a0:	20000578 	.word	0x20000578

080040a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040a4:	b480      	push	{r7}
 80040a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040a8:	4b16      	ldr	r3, [pc, #88]	; (8004104 <SystemInit+0x60>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ae:	4a15      	ldr	r2, [pc, #84]	; (8004104 <SystemInit+0x60>)
 80040b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80040b8:	4b13      	ldr	r3, [pc, #76]	; (8004108 <SystemInit+0x64>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a12      	ldr	r2, [pc, #72]	; (8004108 <SystemInit+0x64>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80040c4:	4b10      	ldr	r3, [pc, #64]	; (8004108 <SystemInit+0x64>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80040ca:	4b0f      	ldr	r3, [pc, #60]	; (8004108 <SystemInit+0x64>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a0e      	ldr	r2, [pc, #56]	; (8004108 <SystemInit+0x64>)
 80040d0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80040d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80040da:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <SystemInit+0x64>)
 80040dc:	4a0b      	ldr	r2, [pc, #44]	; (800410c <SystemInit+0x68>)
 80040de:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80040e0:	4b09      	ldr	r3, [pc, #36]	; (8004108 <SystemInit+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a08      	ldr	r2, [pc, #32]	; (8004108 <SystemInit+0x64>)
 80040e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80040ec:	4b06      	ldr	r3, [pc, #24]	; (8004108 <SystemInit+0x64>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80040f2:	4b04      	ldr	r3, [pc, #16]	; (8004104 <SystemInit+0x60>)
 80040f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040f8:	609a      	str	r2, [r3, #8]
#endif
}
 80040fa:	bf00      	nop
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	e000ed00 	.word	0xe000ed00
 8004108:	40023800 	.word	0x40023800
 800410c:	24003010 	.word	0x24003010

08004110 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004116:	4a11      	ldr	r2, [pc, #68]	; (800415c <MX_USART2_UART_Init+0x4c>)
 8004118:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 800411a:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <MX_USART2_UART_Init+0x48>)
 800411c:	4a10      	ldr	r2, [pc, #64]	; (8004160 <MX_USART2_UART_Init+0x50>)
 800411e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004120:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004122:	2200      	movs	r2, #0
 8004124:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004126:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004128:	2200      	movs	r2, #0
 800412a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <MX_USART2_UART_Init+0x48>)
 800412e:	2200      	movs	r2, #0
 8004130:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004132:	4b09      	ldr	r3, [pc, #36]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004134:	220c      	movs	r2, #12
 8004136:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004138:	4b07      	ldr	r3, [pc, #28]	; (8004158 <MX_USART2_UART_Init+0x48>)
 800413a:	2200      	movs	r2, #0
 800413c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800413e:	4b06      	ldr	r3, [pc, #24]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004140:	2200      	movs	r2, #0
 8004142:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004144:	4804      	ldr	r0, [pc, #16]	; (8004158 <MX_USART2_UART_Init+0x48>)
 8004146:	f7fe fcb9 	bl	8002abc <HAL_UART_Init>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8004150:	f7ff ff08 	bl	8003f64 <Error_Handler>
  }

}
 8004154:	bf00      	nop
 8004156:	bd80      	pop	{r7, pc}
 8004158:	20000534 	.word	0x20000534
 800415c:	40004400 	.word	0x40004400
 8004160:	0003d090 	.word	0x0003d090

08004164 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b08a      	sub	sp, #40	; 0x28
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800416c:	f107 0314 	add.w	r3, r7, #20
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	605a      	str	r2, [r3, #4]
 8004176:	609a      	str	r2, [r3, #8]
 8004178:	60da      	str	r2, [r3, #12]
 800417a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a1d      	ldr	r2, [pc, #116]	; (80041f8 <HAL_UART_MspInit+0x94>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d133      	bne.n	80041ee <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	613b      	str	r3, [r7, #16]
 800418a:	4b1c      	ldr	r3, [pc, #112]	; (80041fc <HAL_UART_MspInit+0x98>)
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	4a1b      	ldr	r2, [pc, #108]	; (80041fc <HAL_UART_MspInit+0x98>)
 8004190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004194:	6413      	str	r3, [r2, #64]	; 0x40
 8004196:	4b19      	ldr	r3, [pc, #100]	; (80041fc <HAL_UART_MspInit+0x98>)
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	60fb      	str	r3, [r7, #12]
 80041a6:	4b15      	ldr	r3, [pc, #84]	; (80041fc <HAL_UART_MspInit+0x98>)
 80041a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041aa:	4a14      	ldr	r2, [pc, #80]	; (80041fc <HAL_UART_MspInit+0x98>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	6313      	str	r3, [r2, #48]	; 0x30
 80041b2:	4b12      	ldr	r3, [pc, #72]	; (80041fc <HAL_UART_MspInit+0x98>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80041be:	230c      	movs	r3, #12
 80041c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c2:	2302      	movs	r3, #2
 80041c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041ca:	2300      	movs	r3, #0
 80041cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041ce:	2307      	movs	r3, #7
 80041d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041d2:	f107 0314 	add.w	r3, r7, #20
 80041d6:	4619      	mov	r1, r3
 80041d8:	4809      	ldr	r0, [pc, #36]	; (8004200 <HAL_UART_MspInit+0x9c>)
 80041da:	f7fd fc23 	bl	8001a24 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80041de:	2200      	movs	r2, #0
 80041e0:	2100      	movs	r1, #0
 80041e2:	2026      	movs	r0, #38	; 0x26
 80041e4:	f7fc ffe0 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80041e8:	2026      	movs	r0, #38	; 0x26
 80041ea:	f7fd f809 	bl	8001200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80041ee:	bf00      	nop
 80041f0:	3728      	adds	r7, #40	; 0x28
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40004400 	.word	0x40004400
 80041fc:	40023800 	.word	0x40023800
 8004200:	40020000 	.word	0x40020000

08004204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800423c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004208:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800420a:	e003      	b.n	8004214 <LoopCopyDataInit>

0800420c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800420c:	4b0c      	ldr	r3, [pc, #48]	; (8004240 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800420e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004210:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004212:	3104      	adds	r1, #4

08004214 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004214:	480b      	ldr	r0, [pc, #44]	; (8004244 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004216:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004218:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800421a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800421c:	d3f6      	bcc.n	800420c <CopyDataInit>
  ldr  r2, =_sbss
 800421e:	4a0b      	ldr	r2, [pc, #44]	; (800424c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004220:	e002      	b.n	8004228 <LoopFillZerobss>

08004222 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004222:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004224:	f842 3b04 	str.w	r3, [r2], #4

08004228 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004228:	4b09      	ldr	r3, [pc, #36]	; (8004250 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800422a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800422c:	d3f9      	bcc.n	8004222 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800422e:	f7ff ff39 	bl	80040a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004232:	f000 f817 	bl	8004264 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004236:	f7ff fe1d 	bl	8003e74 <main>
  bx  lr    
 800423a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800423c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8004240:	080060d8 	.word	0x080060d8
  ldr  r0, =_sdata
 8004244:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004248:	200002e4 	.word	0x200002e4
  ldr  r2, =_sbss
 800424c:	200002e4 	.word	0x200002e4
  ldr  r3, = _ebss
 8004250:	20000578 	.word	0x20000578

08004254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004254:	e7fe      	b.n	8004254 <ADC_IRQHandler>
	...

08004258 <__errno>:
 8004258:	4b01      	ldr	r3, [pc, #4]	; (8004260 <__errno+0x8>)
 800425a:	6818      	ldr	r0, [r3, #0]
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000114 	.word	0x20000114

08004264 <__libc_init_array>:
 8004264:	b570      	push	{r4, r5, r6, lr}
 8004266:	4e0d      	ldr	r6, [pc, #52]	; (800429c <__libc_init_array+0x38>)
 8004268:	4c0d      	ldr	r4, [pc, #52]	; (80042a0 <__libc_init_array+0x3c>)
 800426a:	1ba4      	subs	r4, r4, r6
 800426c:	10a4      	asrs	r4, r4, #2
 800426e:	2500      	movs	r5, #0
 8004270:	42a5      	cmp	r5, r4
 8004272:	d109      	bne.n	8004288 <__libc_init_array+0x24>
 8004274:	4e0b      	ldr	r6, [pc, #44]	; (80042a4 <__libc_init_array+0x40>)
 8004276:	4c0c      	ldr	r4, [pc, #48]	; (80042a8 <__libc_init_array+0x44>)
 8004278:	f001 fd44 	bl	8005d04 <_init>
 800427c:	1ba4      	subs	r4, r4, r6
 800427e:	10a4      	asrs	r4, r4, #2
 8004280:	2500      	movs	r5, #0
 8004282:	42a5      	cmp	r5, r4
 8004284:	d105      	bne.n	8004292 <__libc_init_array+0x2e>
 8004286:	bd70      	pop	{r4, r5, r6, pc}
 8004288:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800428c:	4798      	blx	r3
 800428e:	3501      	adds	r5, #1
 8004290:	e7ee      	b.n	8004270 <__libc_init_array+0xc>
 8004292:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004296:	4798      	blx	r3
 8004298:	3501      	adds	r5, #1
 800429a:	e7f2      	b.n	8004282 <__libc_init_array+0x1e>
 800429c:	080060d0 	.word	0x080060d0
 80042a0:	080060d0 	.word	0x080060d0
 80042a4:	080060d0 	.word	0x080060d0
 80042a8:	080060d4 	.word	0x080060d4

080042ac <memset>:
 80042ac:	4402      	add	r2, r0
 80042ae:	4603      	mov	r3, r0
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d100      	bne.n	80042b6 <memset+0xa>
 80042b4:	4770      	bx	lr
 80042b6:	f803 1b01 	strb.w	r1, [r3], #1
 80042ba:	e7f9      	b.n	80042b0 <memset+0x4>

080042bc <__cvt>:
 80042bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042c0:	ec55 4b10 	vmov	r4, r5, d0
 80042c4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80042c6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80042ca:	2d00      	cmp	r5, #0
 80042cc:	460e      	mov	r6, r1
 80042ce:	4691      	mov	r9, r2
 80042d0:	4619      	mov	r1, r3
 80042d2:	bfb8      	it	lt
 80042d4:	4622      	movlt	r2, r4
 80042d6:	462b      	mov	r3, r5
 80042d8:	f027 0720 	bic.w	r7, r7, #32
 80042dc:	bfbb      	ittet	lt
 80042de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80042e2:	461d      	movlt	r5, r3
 80042e4:	2300      	movge	r3, #0
 80042e6:	232d      	movlt	r3, #45	; 0x2d
 80042e8:	bfb8      	it	lt
 80042ea:	4614      	movlt	r4, r2
 80042ec:	2f46      	cmp	r7, #70	; 0x46
 80042ee:	700b      	strb	r3, [r1, #0]
 80042f0:	d004      	beq.n	80042fc <__cvt+0x40>
 80042f2:	2f45      	cmp	r7, #69	; 0x45
 80042f4:	d100      	bne.n	80042f8 <__cvt+0x3c>
 80042f6:	3601      	adds	r6, #1
 80042f8:	2102      	movs	r1, #2
 80042fa:	e000      	b.n	80042fe <__cvt+0x42>
 80042fc:	2103      	movs	r1, #3
 80042fe:	ab03      	add	r3, sp, #12
 8004300:	9301      	str	r3, [sp, #4]
 8004302:	ab02      	add	r3, sp, #8
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	4632      	mov	r2, r6
 8004308:	4653      	mov	r3, sl
 800430a:	ec45 4b10 	vmov	d0, r4, r5
 800430e:	f000 fbab 	bl	8004a68 <_dtoa_r>
 8004312:	2f47      	cmp	r7, #71	; 0x47
 8004314:	4680      	mov	r8, r0
 8004316:	d102      	bne.n	800431e <__cvt+0x62>
 8004318:	f019 0f01 	tst.w	r9, #1
 800431c:	d026      	beq.n	800436c <__cvt+0xb0>
 800431e:	2f46      	cmp	r7, #70	; 0x46
 8004320:	eb08 0906 	add.w	r9, r8, r6
 8004324:	d111      	bne.n	800434a <__cvt+0x8e>
 8004326:	f898 3000 	ldrb.w	r3, [r8]
 800432a:	2b30      	cmp	r3, #48	; 0x30
 800432c:	d10a      	bne.n	8004344 <__cvt+0x88>
 800432e:	2200      	movs	r2, #0
 8004330:	2300      	movs	r3, #0
 8004332:	4620      	mov	r0, r4
 8004334:	4629      	mov	r1, r5
 8004336:	f7fc fb7b 	bl	8000a30 <__aeabi_dcmpeq>
 800433a:	b918      	cbnz	r0, 8004344 <__cvt+0x88>
 800433c:	f1c6 0601 	rsb	r6, r6, #1
 8004340:	f8ca 6000 	str.w	r6, [sl]
 8004344:	f8da 3000 	ldr.w	r3, [sl]
 8004348:	4499      	add	r9, r3
 800434a:	2200      	movs	r2, #0
 800434c:	2300      	movs	r3, #0
 800434e:	4620      	mov	r0, r4
 8004350:	4629      	mov	r1, r5
 8004352:	f7fc fb6d 	bl	8000a30 <__aeabi_dcmpeq>
 8004356:	b938      	cbnz	r0, 8004368 <__cvt+0xac>
 8004358:	2230      	movs	r2, #48	; 0x30
 800435a:	9b03      	ldr	r3, [sp, #12]
 800435c:	454b      	cmp	r3, r9
 800435e:	d205      	bcs.n	800436c <__cvt+0xb0>
 8004360:	1c59      	adds	r1, r3, #1
 8004362:	9103      	str	r1, [sp, #12]
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e7f8      	b.n	800435a <__cvt+0x9e>
 8004368:	f8cd 900c 	str.w	r9, [sp, #12]
 800436c:	9b03      	ldr	r3, [sp, #12]
 800436e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004370:	eba3 0308 	sub.w	r3, r3, r8
 8004374:	4640      	mov	r0, r8
 8004376:	6013      	str	r3, [r2, #0]
 8004378:	b004      	add	sp, #16
 800437a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800437e <__exponent>:
 800437e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004380:	2900      	cmp	r1, #0
 8004382:	4604      	mov	r4, r0
 8004384:	bfba      	itte	lt
 8004386:	4249      	neglt	r1, r1
 8004388:	232d      	movlt	r3, #45	; 0x2d
 800438a:	232b      	movge	r3, #43	; 0x2b
 800438c:	2909      	cmp	r1, #9
 800438e:	f804 2b02 	strb.w	r2, [r4], #2
 8004392:	7043      	strb	r3, [r0, #1]
 8004394:	dd20      	ble.n	80043d8 <__exponent+0x5a>
 8004396:	f10d 0307 	add.w	r3, sp, #7
 800439a:	461f      	mov	r7, r3
 800439c:	260a      	movs	r6, #10
 800439e:	fb91 f5f6 	sdiv	r5, r1, r6
 80043a2:	fb06 1115 	mls	r1, r6, r5, r1
 80043a6:	3130      	adds	r1, #48	; 0x30
 80043a8:	2d09      	cmp	r5, #9
 80043aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80043ae:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80043b2:	4629      	mov	r1, r5
 80043b4:	dc09      	bgt.n	80043ca <__exponent+0x4c>
 80043b6:	3130      	adds	r1, #48	; 0x30
 80043b8:	3b02      	subs	r3, #2
 80043ba:	f802 1c01 	strb.w	r1, [r2, #-1]
 80043be:	42bb      	cmp	r3, r7
 80043c0:	4622      	mov	r2, r4
 80043c2:	d304      	bcc.n	80043ce <__exponent+0x50>
 80043c4:	1a10      	subs	r0, r2, r0
 80043c6:	b003      	add	sp, #12
 80043c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ca:	4613      	mov	r3, r2
 80043cc:	e7e7      	b.n	800439e <__exponent+0x20>
 80043ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043d2:	f804 2b01 	strb.w	r2, [r4], #1
 80043d6:	e7f2      	b.n	80043be <__exponent+0x40>
 80043d8:	2330      	movs	r3, #48	; 0x30
 80043da:	4419      	add	r1, r3
 80043dc:	7083      	strb	r3, [r0, #2]
 80043de:	1d02      	adds	r2, r0, #4
 80043e0:	70c1      	strb	r1, [r0, #3]
 80043e2:	e7ef      	b.n	80043c4 <__exponent+0x46>

080043e4 <_printf_float>:
 80043e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e8:	b08d      	sub	sp, #52	; 0x34
 80043ea:	460c      	mov	r4, r1
 80043ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80043f0:	4616      	mov	r6, r2
 80043f2:	461f      	mov	r7, r3
 80043f4:	4605      	mov	r5, r0
 80043f6:	f001 f8ef 	bl	80055d8 <_localeconv_r>
 80043fa:	6803      	ldr	r3, [r0, #0]
 80043fc:	9304      	str	r3, [sp, #16]
 80043fe:	4618      	mov	r0, r3
 8004400:	f7fb feea 	bl	80001d8 <strlen>
 8004404:	2300      	movs	r3, #0
 8004406:	930a      	str	r3, [sp, #40]	; 0x28
 8004408:	f8d8 3000 	ldr.w	r3, [r8]
 800440c:	9005      	str	r0, [sp, #20]
 800440e:	3307      	adds	r3, #7
 8004410:	f023 0307 	bic.w	r3, r3, #7
 8004414:	f103 0208 	add.w	r2, r3, #8
 8004418:	f894 a018 	ldrb.w	sl, [r4, #24]
 800441c:	f8d4 b000 	ldr.w	fp, [r4]
 8004420:	f8c8 2000 	str.w	r2, [r8]
 8004424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004428:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800442c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004430:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004434:	9307      	str	r3, [sp, #28]
 8004436:	f8cd 8018 	str.w	r8, [sp, #24]
 800443a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800443e:	4ba7      	ldr	r3, [pc, #668]	; (80046dc <_printf_float+0x2f8>)
 8004440:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004444:	f7fc fb26 	bl	8000a94 <__aeabi_dcmpun>
 8004448:	bb70      	cbnz	r0, 80044a8 <_printf_float+0xc4>
 800444a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800444e:	4ba3      	ldr	r3, [pc, #652]	; (80046dc <_printf_float+0x2f8>)
 8004450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004454:	f7fc fb00 	bl	8000a58 <__aeabi_dcmple>
 8004458:	bb30      	cbnz	r0, 80044a8 <_printf_float+0xc4>
 800445a:	2200      	movs	r2, #0
 800445c:	2300      	movs	r3, #0
 800445e:	4640      	mov	r0, r8
 8004460:	4649      	mov	r1, r9
 8004462:	f7fc faef 	bl	8000a44 <__aeabi_dcmplt>
 8004466:	b110      	cbz	r0, 800446e <_printf_float+0x8a>
 8004468:	232d      	movs	r3, #45	; 0x2d
 800446a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800446e:	4a9c      	ldr	r2, [pc, #624]	; (80046e0 <_printf_float+0x2fc>)
 8004470:	4b9c      	ldr	r3, [pc, #624]	; (80046e4 <_printf_float+0x300>)
 8004472:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004476:	bf8c      	ite	hi
 8004478:	4690      	movhi	r8, r2
 800447a:	4698      	movls	r8, r3
 800447c:	2303      	movs	r3, #3
 800447e:	f02b 0204 	bic.w	r2, fp, #4
 8004482:	6123      	str	r3, [r4, #16]
 8004484:	6022      	str	r2, [r4, #0]
 8004486:	f04f 0900 	mov.w	r9, #0
 800448a:	9700      	str	r7, [sp, #0]
 800448c:	4633      	mov	r3, r6
 800448e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004490:	4621      	mov	r1, r4
 8004492:	4628      	mov	r0, r5
 8004494:	f000 f9e6 	bl	8004864 <_printf_common>
 8004498:	3001      	adds	r0, #1
 800449a:	f040 808d 	bne.w	80045b8 <_printf_float+0x1d4>
 800449e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044a2:	b00d      	add	sp, #52	; 0x34
 80044a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a8:	4642      	mov	r2, r8
 80044aa:	464b      	mov	r3, r9
 80044ac:	4640      	mov	r0, r8
 80044ae:	4649      	mov	r1, r9
 80044b0:	f7fc faf0 	bl	8000a94 <__aeabi_dcmpun>
 80044b4:	b110      	cbz	r0, 80044bc <_printf_float+0xd8>
 80044b6:	4a8c      	ldr	r2, [pc, #560]	; (80046e8 <_printf_float+0x304>)
 80044b8:	4b8c      	ldr	r3, [pc, #560]	; (80046ec <_printf_float+0x308>)
 80044ba:	e7da      	b.n	8004472 <_printf_float+0x8e>
 80044bc:	6861      	ldr	r1, [r4, #4]
 80044be:	1c4b      	adds	r3, r1, #1
 80044c0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80044c4:	a80a      	add	r0, sp, #40	; 0x28
 80044c6:	d13e      	bne.n	8004546 <_printf_float+0x162>
 80044c8:	2306      	movs	r3, #6
 80044ca:	6063      	str	r3, [r4, #4]
 80044cc:	2300      	movs	r3, #0
 80044ce:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80044d2:	ab09      	add	r3, sp, #36	; 0x24
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	ec49 8b10 	vmov	d0, r8, r9
 80044da:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80044de:	6022      	str	r2, [r4, #0]
 80044e0:	f8cd a004 	str.w	sl, [sp, #4]
 80044e4:	6861      	ldr	r1, [r4, #4]
 80044e6:	4628      	mov	r0, r5
 80044e8:	f7ff fee8 	bl	80042bc <__cvt>
 80044ec:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80044f0:	2b47      	cmp	r3, #71	; 0x47
 80044f2:	4680      	mov	r8, r0
 80044f4:	d109      	bne.n	800450a <_printf_float+0x126>
 80044f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f8:	1cd8      	adds	r0, r3, #3
 80044fa:	db02      	blt.n	8004502 <_printf_float+0x11e>
 80044fc:	6862      	ldr	r2, [r4, #4]
 80044fe:	4293      	cmp	r3, r2
 8004500:	dd47      	ble.n	8004592 <_printf_float+0x1ae>
 8004502:	f1aa 0a02 	sub.w	sl, sl, #2
 8004506:	fa5f fa8a 	uxtb.w	sl, sl
 800450a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800450e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004510:	d824      	bhi.n	800455c <_printf_float+0x178>
 8004512:	3901      	subs	r1, #1
 8004514:	4652      	mov	r2, sl
 8004516:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800451a:	9109      	str	r1, [sp, #36]	; 0x24
 800451c:	f7ff ff2f 	bl	800437e <__exponent>
 8004520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004522:	1813      	adds	r3, r2, r0
 8004524:	2a01      	cmp	r2, #1
 8004526:	4681      	mov	r9, r0
 8004528:	6123      	str	r3, [r4, #16]
 800452a:	dc02      	bgt.n	8004532 <_printf_float+0x14e>
 800452c:	6822      	ldr	r2, [r4, #0]
 800452e:	07d1      	lsls	r1, r2, #31
 8004530:	d501      	bpl.n	8004536 <_printf_float+0x152>
 8004532:	3301      	adds	r3, #1
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0a5      	beq.n	800448a <_printf_float+0xa6>
 800453e:	232d      	movs	r3, #45	; 0x2d
 8004540:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004544:	e7a1      	b.n	800448a <_printf_float+0xa6>
 8004546:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800454a:	f000 8177 	beq.w	800483c <_printf_float+0x458>
 800454e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004552:	d1bb      	bne.n	80044cc <_printf_float+0xe8>
 8004554:	2900      	cmp	r1, #0
 8004556:	d1b9      	bne.n	80044cc <_printf_float+0xe8>
 8004558:	2301      	movs	r3, #1
 800455a:	e7b6      	b.n	80044ca <_printf_float+0xe6>
 800455c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004560:	d119      	bne.n	8004596 <_printf_float+0x1b2>
 8004562:	2900      	cmp	r1, #0
 8004564:	6863      	ldr	r3, [r4, #4]
 8004566:	dd0c      	ble.n	8004582 <_printf_float+0x19e>
 8004568:	6121      	str	r1, [r4, #16]
 800456a:	b913      	cbnz	r3, 8004572 <_printf_float+0x18e>
 800456c:	6822      	ldr	r2, [r4, #0]
 800456e:	07d2      	lsls	r2, r2, #31
 8004570:	d502      	bpl.n	8004578 <_printf_float+0x194>
 8004572:	3301      	adds	r3, #1
 8004574:	440b      	add	r3, r1
 8004576:	6123      	str	r3, [r4, #16]
 8004578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800457a:	65a3      	str	r3, [r4, #88]	; 0x58
 800457c:	f04f 0900 	mov.w	r9, #0
 8004580:	e7d9      	b.n	8004536 <_printf_float+0x152>
 8004582:	b913      	cbnz	r3, 800458a <_printf_float+0x1a6>
 8004584:	6822      	ldr	r2, [r4, #0]
 8004586:	07d0      	lsls	r0, r2, #31
 8004588:	d501      	bpl.n	800458e <_printf_float+0x1aa>
 800458a:	3302      	adds	r3, #2
 800458c:	e7f3      	b.n	8004576 <_printf_float+0x192>
 800458e:	2301      	movs	r3, #1
 8004590:	e7f1      	b.n	8004576 <_printf_float+0x192>
 8004592:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004596:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800459a:	4293      	cmp	r3, r2
 800459c:	db05      	blt.n	80045aa <_printf_float+0x1c6>
 800459e:	6822      	ldr	r2, [r4, #0]
 80045a0:	6123      	str	r3, [r4, #16]
 80045a2:	07d1      	lsls	r1, r2, #31
 80045a4:	d5e8      	bpl.n	8004578 <_printf_float+0x194>
 80045a6:	3301      	adds	r3, #1
 80045a8:	e7e5      	b.n	8004576 <_printf_float+0x192>
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	bfd4      	ite	le
 80045ae:	f1c3 0302 	rsble	r3, r3, #2
 80045b2:	2301      	movgt	r3, #1
 80045b4:	4413      	add	r3, r2
 80045b6:	e7de      	b.n	8004576 <_printf_float+0x192>
 80045b8:	6823      	ldr	r3, [r4, #0]
 80045ba:	055a      	lsls	r2, r3, #21
 80045bc:	d407      	bmi.n	80045ce <_printf_float+0x1ea>
 80045be:	6923      	ldr	r3, [r4, #16]
 80045c0:	4642      	mov	r2, r8
 80045c2:	4631      	mov	r1, r6
 80045c4:	4628      	mov	r0, r5
 80045c6:	47b8      	blx	r7
 80045c8:	3001      	adds	r0, #1
 80045ca:	d12b      	bne.n	8004624 <_printf_float+0x240>
 80045cc:	e767      	b.n	800449e <_printf_float+0xba>
 80045ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80045d2:	f240 80dc 	bls.w	800478e <_printf_float+0x3aa>
 80045d6:	2200      	movs	r2, #0
 80045d8:	2300      	movs	r3, #0
 80045da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045de:	f7fc fa27 	bl	8000a30 <__aeabi_dcmpeq>
 80045e2:	2800      	cmp	r0, #0
 80045e4:	d033      	beq.n	800464e <_printf_float+0x26a>
 80045e6:	2301      	movs	r3, #1
 80045e8:	4a41      	ldr	r2, [pc, #260]	; (80046f0 <_printf_float+0x30c>)
 80045ea:	4631      	mov	r1, r6
 80045ec:	4628      	mov	r0, r5
 80045ee:	47b8      	blx	r7
 80045f0:	3001      	adds	r0, #1
 80045f2:	f43f af54 	beq.w	800449e <_printf_float+0xba>
 80045f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045fa:	429a      	cmp	r2, r3
 80045fc:	db02      	blt.n	8004604 <_printf_float+0x220>
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	07d8      	lsls	r0, r3, #31
 8004602:	d50f      	bpl.n	8004624 <_printf_float+0x240>
 8004604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004608:	4631      	mov	r1, r6
 800460a:	4628      	mov	r0, r5
 800460c:	47b8      	blx	r7
 800460e:	3001      	adds	r0, #1
 8004610:	f43f af45 	beq.w	800449e <_printf_float+0xba>
 8004614:	f04f 0800 	mov.w	r8, #0
 8004618:	f104 091a 	add.w	r9, r4, #26
 800461c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800461e:	3b01      	subs	r3, #1
 8004620:	4543      	cmp	r3, r8
 8004622:	dc09      	bgt.n	8004638 <_printf_float+0x254>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	079b      	lsls	r3, r3, #30
 8004628:	f100 8103 	bmi.w	8004832 <_printf_float+0x44e>
 800462c:	68e0      	ldr	r0, [r4, #12]
 800462e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004630:	4298      	cmp	r0, r3
 8004632:	bfb8      	it	lt
 8004634:	4618      	movlt	r0, r3
 8004636:	e734      	b.n	80044a2 <_printf_float+0xbe>
 8004638:	2301      	movs	r3, #1
 800463a:	464a      	mov	r2, r9
 800463c:	4631      	mov	r1, r6
 800463e:	4628      	mov	r0, r5
 8004640:	47b8      	blx	r7
 8004642:	3001      	adds	r0, #1
 8004644:	f43f af2b 	beq.w	800449e <_printf_float+0xba>
 8004648:	f108 0801 	add.w	r8, r8, #1
 800464c:	e7e6      	b.n	800461c <_printf_float+0x238>
 800464e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	dc2b      	bgt.n	80046ac <_printf_float+0x2c8>
 8004654:	2301      	movs	r3, #1
 8004656:	4a26      	ldr	r2, [pc, #152]	; (80046f0 <_printf_float+0x30c>)
 8004658:	4631      	mov	r1, r6
 800465a:	4628      	mov	r0, r5
 800465c:	47b8      	blx	r7
 800465e:	3001      	adds	r0, #1
 8004660:	f43f af1d 	beq.w	800449e <_printf_float+0xba>
 8004664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004666:	b923      	cbnz	r3, 8004672 <_printf_float+0x28e>
 8004668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800466a:	b913      	cbnz	r3, 8004672 <_printf_float+0x28e>
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	07d9      	lsls	r1, r3, #31
 8004670:	d5d8      	bpl.n	8004624 <_printf_float+0x240>
 8004672:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004676:	4631      	mov	r1, r6
 8004678:	4628      	mov	r0, r5
 800467a:	47b8      	blx	r7
 800467c:	3001      	adds	r0, #1
 800467e:	f43f af0e 	beq.w	800449e <_printf_float+0xba>
 8004682:	f04f 0900 	mov.w	r9, #0
 8004686:	f104 0a1a 	add.w	sl, r4, #26
 800468a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800468c:	425b      	negs	r3, r3
 800468e:	454b      	cmp	r3, r9
 8004690:	dc01      	bgt.n	8004696 <_printf_float+0x2b2>
 8004692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004694:	e794      	b.n	80045c0 <_printf_float+0x1dc>
 8004696:	2301      	movs	r3, #1
 8004698:	4652      	mov	r2, sl
 800469a:	4631      	mov	r1, r6
 800469c:	4628      	mov	r0, r5
 800469e:	47b8      	blx	r7
 80046a0:	3001      	adds	r0, #1
 80046a2:	f43f aefc 	beq.w	800449e <_printf_float+0xba>
 80046a6:	f109 0901 	add.w	r9, r9, #1
 80046aa:	e7ee      	b.n	800468a <_printf_float+0x2a6>
 80046ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046b0:	429a      	cmp	r2, r3
 80046b2:	bfa8      	it	ge
 80046b4:	461a      	movge	r2, r3
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	4691      	mov	r9, r2
 80046ba:	dd07      	ble.n	80046cc <_printf_float+0x2e8>
 80046bc:	4613      	mov	r3, r2
 80046be:	4631      	mov	r1, r6
 80046c0:	4642      	mov	r2, r8
 80046c2:	4628      	mov	r0, r5
 80046c4:	47b8      	blx	r7
 80046c6:	3001      	adds	r0, #1
 80046c8:	f43f aee9 	beq.w	800449e <_printf_float+0xba>
 80046cc:	f104 031a 	add.w	r3, r4, #26
 80046d0:	f04f 0b00 	mov.w	fp, #0
 80046d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046d8:	9306      	str	r3, [sp, #24]
 80046da:	e015      	b.n	8004708 <_printf_float+0x324>
 80046dc:	7fefffff 	.word	0x7fefffff
 80046e0:	08005ea4 	.word	0x08005ea4
 80046e4:	08005ea0 	.word	0x08005ea0
 80046e8:	08005eac 	.word	0x08005eac
 80046ec:	08005ea8 	.word	0x08005ea8
 80046f0:	08005eb0 	.word	0x08005eb0
 80046f4:	2301      	movs	r3, #1
 80046f6:	9a06      	ldr	r2, [sp, #24]
 80046f8:	4631      	mov	r1, r6
 80046fa:	4628      	mov	r0, r5
 80046fc:	47b8      	blx	r7
 80046fe:	3001      	adds	r0, #1
 8004700:	f43f aecd 	beq.w	800449e <_printf_float+0xba>
 8004704:	f10b 0b01 	add.w	fp, fp, #1
 8004708:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800470c:	ebaa 0309 	sub.w	r3, sl, r9
 8004710:	455b      	cmp	r3, fp
 8004712:	dcef      	bgt.n	80046f4 <_printf_float+0x310>
 8004714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004718:	429a      	cmp	r2, r3
 800471a:	44d0      	add	r8, sl
 800471c:	db15      	blt.n	800474a <_printf_float+0x366>
 800471e:	6823      	ldr	r3, [r4, #0]
 8004720:	07da      	lsls	r2, r3, #31
 8004722:	d412      	bmi.n	800474a <_printf_float+0x366>
 8004724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004726:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004728:	eba3 020a 	sub.w	r2, r3, sl
 800472c:	eba3 0a01 	sub.w	sl, r3, r1
 8004730:	4592      	cmp	sl, r2
 8004732:	bfa8      	it	ge
 8004734:	4692      	movge	sl, r2
 8004736:	f1ba 0f00 	cmp.w	sl, #0
 800473a:	dc0e      	bgt.n	800475a <_printf_float+0x376>
 800473c:	f04f 0800 	mov.w	r8, #0
 8004740:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004744:	f104 091a 	add.w	r9, r4, #26
 8004748:	e019      	b.n	800477e <_printf_float+0x39a>
 800474a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800474e:	4631      	mov	r1, r6
 8004750:	4628      	mov	r0, r5
 8004752:	47b8      	blx	r7
 8004754:	3001      	adds	r0, #1
 8004756:	d1e5      	bne.n	8004724 <_printf_float+0x340>
 8004758:	e6a1      	b.n	800449e <_printf_float+0xba>
 800475a:	4653      	mov	r3, sl
 800475c:	4642      	mov	r2, r8
 800475e:	4631      	mov	r1, r6
 8004760:	4628      	mov	r0, r5
 8004762:	47b8      	blx	r7
 8004764:	3001      	adds	r0, #1
 8004766:	d1e9      	bne.n	800473c <_printf_float+0x358>
 8004768:	e699      	b.n	800449e <_printf_float+0xba>
 800476a:	2301      	movs	r3, #1
 800476c:	464a      	mov	r2, r9
 800476e:	4631      	mov	r1, r6
 8004770:	4628      	mov	r0, r5
 8004772:	47b8      	blx	r7
 8004774:	3001      	adds	r0, #1
 8004776:	f43f ae92 	beq.w	800449e <_printf_float+0xba>
 800477a:	f108 0801 	add.w	r8, r8, #1
 800477e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	eba3 030a 	sub.w	r3, r3, sl
 8004788:	4543      	cmp	r3, r8
 800478a:	dcee      	bgt.n	800476a <_printf_float+0x386>
 800478c:	e74a      	b.n	8004624 <_printf_float+0x240>
 800478e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004790:	2a01      	cmp	r2, #1
 8004792:	dc01      	bgt.n	8004798 <_printf_float+0x3b4>
 8004794:	07db      	lsls	r3, r3, #31
 8004796:	d53a      	bpl.n	800480e <_printf_float+0x42a>
 8004798:	2301      	movs	r3, #1
 800479a:	4642      	mov	r2, r8
 800479c:	4631      	mov	r1, r6
 800479e:	4628      	mov	r0, r5
 80047a0:	47b8      	blx	r7
 80047a2:	3001      	adds	r0, #1
 80047a4:	f43f ae7b 	beq.w	800449e <_printf_float+0xba>
 80047a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047ac:	4631      	mov	r1, r6
 80047ae:	4628      	mov	r0, r5
 80047b0:	47b8      	blx	r7
 80047b2:	3001      	adds	r0, #1
 80047b4:	f108 0801 	add.w	r8, r8, #1
 80047b8:	f43f ae71 	beq.w	800449e <_printf_float+0xba>
 80047bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047be:	2200      	movs	r2, #0
 80047c0:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80047c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047c8:	2300      	movs	r3, #0
 80047ca:	f7fc f931 	bl	8000a30 <__aeabi_dcmpeq>
 80047ce:	b9c8      	cbnz	r0, 8004804 <_printf_float+0x420>
 80047d0:	4653      	mov	r3, sl
 80047d2:	4642      	mov	r2, r8
 80047d4:	4631      	mov	r1, r6
 80047d6:	4628      	mov	r0, r5
 80047d8:	47b8      	blx	r7
 80047da:	3001      	adds	r0, #1
 80047dc:	d10e      	bne.n	80047fc <_printf_float+0x418>
 80047de:	e65e      	b.n	800449e <_printf_float+0xba>
 80047e0:	2301      	movs	r3, #1
 80047e2:	4652      	mov	r2, sl
 80047e4:	4631      	mov	r1, r6
 80047e6:	4628      	mov	r0, r5
 80047e8:	47b8      	blx	r7
 80047ea:	3001      	adds	r0, #1
 80047ec:	f43f ae57 	beq.w	800449e <_printf_float+0xba>
 80047f0:	f108 0801 	add.w	r8, r8, #1
 80047f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047f6:	3b01      	subs	r3, #1
 80047f8:	4543      	cmp	r3, r8
 80047fa:	dcf1      	bgt.n	80047e0 <_printf_float+0x3fc>
 80047fc:	464b      	mov	r3, r9
 80047fe:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004802:	e6de      	b.n	80045c2 <_printf_float+0x1de>
 8004804:	f04f 0800 	mov.w	r8, #0
 8004808:	f104 0a1a 	add.w	sl, r4, #26
 800480c:	e7f2      	b.n	80047f4 <_printf_float+0x410>
 800480e:	2301      	movs	r3, #1
 8004810:	e7df      	b.n	80047d2 <_printf_float+0x3ee>
 8004812:	2301      	movs	r3, #1
 8004814:	464a      	mov	r2, r9
 8004816:	4631      	mov	r1, r6
 8004818:	4628      	mov	r0, r5
 800481a:	47b8      	blx	r7
 800481c:	3001      	adds	r0, #1
 800481e:	f43f ae3e 	beq.w	800449e <_printf_float+0xba>
 8004822:	f108 0801 	add.w	r8, r8, #1
 8004826:	68e3      	ldr	r3, [r4, #12]
 8004828:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800482a:	1a9b      	subs	r3, r3, r2
 800482c:	4543      	cmp	r3, r8
 800482e:	dcf0      	bgt.n	8004812 <_printf_float+0x42e>
 8004830:	e6fc      	b.n	800462c <_printf_float+0x248>
 8004832:	f04f 0800 	mov.w	r8, #0
 8004836:	f104 0919 	add.w	r9, r4, #25
 800483a:	e7f4      	b.n	8004826 <_printf_float+0x442>
 800483c:	2900      	cmp	r1, #0
 800483e:	f43f ae8b 	beq.w	8004558 <_printf_float+0x174>
 8004842:	2300      	movs	r3, #0
 8004844:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004848:	ab09      	add	r3, sp, #36	; 0x24
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	ec49 8b10 	vmov	d0, r8, r9
 8004850:	6022      	str	r2, [r4, #0]
 8004852:	f8cd a004 	str.w	sl, [sp, #4]
 8004856:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800485a:	4628      	mov	r0, r5
 800485c:	f7ff fd2e 	bl	80042bc <__cvt>
 8004860:	4680      	mov	r8, r0
 8004862:	e648      	b.n	80044f6 <_printf_float+0x112>

08004864 <_printf_common>:
 8004864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004868:	4691      	mov	r9, r2
 800486a:	461f      	mov	r7, r3
 800486c:	688a      	ldr	r2, [r1, #8]
 800486e:	690b      	ldr	r3, [r1, #16]
 8004870:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004874:	4293      	cmp	r3, r2
 8004876:	bfb8      	it	lt
 8004878:	4613      	movlt	r3, r2
 800487a:	f8c9 3000 	str.w	r3, [r9]
 800487e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004882:	4606      	mov	r6, r0
 8004884:	460c      	mov	r4, r1
 8004886:	b112      	cbz	r2, 800488e <_printf_common+0x2a>
 8004888:	3301      	adds	r3, #1
 800488a:	f8c9 3000 	str.w	r3, [r9]
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	0699      	lsls	r1, r3, #26
 8004892:	bf42      	ittt	mi
 8004894:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004898:	3302      	addmi	r3, #2
 800489a:	f8c9 3000 	strmi.w	r3, [r9]
 800489e:	6825      	ldr	r5, [r4, #0]
 80048a0:	f015 0506 	ands.w	r5, r5, #6
 80048a4:	d107      	bne.n	80048b6 <_printf_common+0x52>
 80048a6:	f104 0a19 	add.w	sl, r4, #25
 80048aa:	68e3      	ldr	r3, [r4, #12]
 80048ac:	f8d9 2000 	ldr.w	r2, [r9]
 80048b0:	1a9b      	subs	r3, r3, r2
 80048b2:	42ab      	cmp	r3, r5
 80048b4:	dc28      	bgt.n	8004908 <_printf_common+0xa4>
 80048b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048ba:	6822      	ldr	r2, [r4, #0]
 80048bc:	3300      	adds	r3, #0
 80048be:	bf18      	it	ne
 80048c0:	2301      	movne	r3, #1
 80048c2:	0692      	lsls	r2, r2, #26
 80048c4:	d42d      	bmi.n	8004922 <_printf_common+0xbe>
 80048c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048ca:	4639      	mov	r1, r7
 80048cc:	4630      	mov	r0, r6
 80048ce:	47c0      	blx	r8
 80048d0:	3001      	adds	r0, #1
 80048d2:	d020      	beq.n	8004916 <_printf_common+0xb2>
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	68e5      	ldr	r5, [r4, #12]
 80048d8:	f8d9 2000 	ldr.w	r2, [r9]
 80048dc:	f003 0306 	and.w	r3, r3, #6
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	bf08      	it	eq
 80048e4:	1aad      	subeq	r5, r5, r2
 80048e6:	68a3      	ldr	r3, [r4, #8]
 80048e8:	6922      	ldr	r2, [r4, #16]
 80048ea:	bf0c      	ite	eq
 80048ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048f0:	2500      	movne	r5, #0
 80048f2:	4293      	cmp	r3, r2
 80048f4:	bfc4      	itt	gt
 80048f6:	1a9b      	subgt	r3, r3, r2
 80048f8:	18ed      	addgt	r5, r5, r3
 80048fa:	f04f 0900 	mov.w	r9, #0
 80048fe:	341a      	adds	r4, #26
 8004900:	454d      	cmp	r5, r9
 8004902:	d11a      	bne.n	800493a <_printf_common+0xd6>
 8004904:	2000      	movs	r0, #0
 8004906:	e008      	b.n	800491a <_printf_common+0xb6>
 8004908:	2301      	movs	r3, #1
 800490a:	4652      	mov	r2, sl
 800490c:	4639      	mov	r1, r7
 800490e:	4630      	mov	r0, r6
 8004910:	47c0      	blx	r8
 8004912:	3001      	adds	r0, #1
 8004914:	d103      	bne.n	800491e <_printf_common+0xba>
 8004916:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800491a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800491e:	3501      	adds	r5, #1
 8004920:	e7c3      	b.n	80048aa <_printf_common+0x46>
 8004922:	18e1      	adds	r1, r4, r3
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	2030      	movs	r0, #48	; 0x30
 8004928:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800492c:	4422      	add	r2, r4
 800492e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004932:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004936:	3302      	adds	r3, #2
 8004938:	e7c5      	b.n	80048c6 <_printf_common+0x62>
 800493a:	2301      	movs	r3, #1
 800493c:	4622      	mov	r2, r4
 800493e:	4639      	mov	r1, r7
 8004940:	4630      	mov	r0, r6
 8004942:	47c0      	blx	r8
 8004944:	3001      	adds	r0, #1
 8004946:	d0e6      	beq.n	8004916 <_printf_common+0xb2>
 8004948:	f109 0901 	add.w	r9, r9, #1
 800494c:	e7d8      	b.n	8004900 <_printf_common+0x9c>

0800494e <quorem>:
 800494e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004952:	6903      	ldr	r3, [r0, #16]
 8004954:	690c      	ldr	r4, [r1, #16]
 8004956:	42a3      	cmp	r3, r4
 8004958:	4680      	mov	r8, r0
 800495a:	f2c0 8082 	blt.w	8004a62 <quorem+0x114>
 800495e:	3c01      	subs	r4, #1
 8004960:	f101 0714 	add.w	r7, r1, #20
 8004964:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004968:	f100 0614 	add.w	r6, r0, #20
 800496c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004970:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004974:	eb06 030c 	add.w	r3, r6, ip
 8004978:	3501      	adds	r5, #1
 800497a:	eb07 090c 	add.w	r9, r7, ip
 800497e:	9301      	str	r3, [sp, #4]
 8004980:	fbb0 f5f5 	udiv	r5, r0, r5
 8004984:	b395      	cbz	r5, 80049ec <quorem+0x9e>
 8004986:	f04f 0a00 	mov.w	sl, #0
 800498a:	4638      	mov	r0, r7
 800498c:	46b6      	mov	lr, r6
 800498e:	46d3      	mov	fp, sl
 8004990:	f850 2b04 	ldr.w	r2, [r0], #4
 8004994:	b293      	uxth	r3, r2
 8004996:	fb05 a303 	mla	r3, r5, r3, sl
 800499a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800499e:	b29b      	uxth	r3, r3
 80049a0:	ebab 0303 	sub.w	r3, fp, r3
 80049a4:	0c12      	lsrs	r2, r2, #16
 80049a6:	f8de b000 	ldr.w	fp, [lr]
 80049aa:	fb05 a202 	mla	r2, r5, r2, sl
 80049ae:	fa13 f38b 	uxtah	r3, r3, fp
 80049b2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80049b6:	fa1f fb82 	uxth.w	fp, r2
 80049ba:	f8de 2000 	ldr.w	r2, [lr]
 80049be:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80049c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049cc:	4581      	cmp	r9, r0
 80049ce:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80049d2:	f84e 3b04 	str.w	r3, [lr], #4
 80049d6:	d2db      	bcs.n	8004990 <quorem+0x42>
 80049d8:	f856 300c 	ldr.w	r3, [r6, ip]
 80049dc:	b933      	cbnz	r3, 80049ec <quorem+0x9e>
 80049de:	9b01      	ldr	r3, [sp, #4]
 80049e0:	3b04      	subs	r3, #4
 80049e2:	429e      	cmp	r6, r3
 80049e4:	461a      	mov	r2, r3
 80049e6:	d330      	bcc.n	8004a4a <quorem+0xfc>
 80049e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80049ec:	4640      	mov	r0, r8
 80049ee:	f001 f829 	bl	8005a44 <__mcmp>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	db25      	blt.n	8004a42 <quorem+0xf4>
 80049f6:	3501      	adds	r5, #1
 80049f8:	4630      	mov	r0, r6
 80049fa:	f04f 0c00 	mov.w	ip, #0
 80049fe:	f857 2b04 	ldr.w	r2, [r7], #4
 8004a02:	f8d0 e000 	ldr.w	lr, [r0]
 8004a06:	b293      	uxth	r3, r2
 8004a08:	ebac 0303 	sub.w	r3, ip, r3
 8004a0c:	0c12      	lsrs	r2, r2, #16
 8004a0e:	fa13 f38e 	uxtah	r3, r3, lr
 8004a12:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004a16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a20:	45b9      	cmp	r9, r7
 8004a22:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004a26:	f840 3b04 	str.w	r3, [r0], #4
 8004a2a:	d2e8      	bcs.n	80049fe <quorem+0xb0>
 8004a2c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004a30:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004a34:	b92a      	cbnz	r2, 8004a42 <quorem+0xf4>
 8004a36:	3b04      	subs	r3, #4
 8004a38:	429e      	cmp	r6, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	d30b      	bcc.n	8004a56 <quorem+0x108>
 8004a3e:	f8c8 4010 	str.w	r4, [r8, #16]
 8004a42:	4628      	mov	r0, r5
 8004a44:	b003      	add	sp, #12
 8004a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	3b04      	subs	r3, #4
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	d1ca      	bne.n	80049e8 <quorem+0x9a>
 8004a52:	3c01      	subs	r4, #1
 8004a54:	e7c5      	b.n	80049e2 <quorem+0x94>
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	3b04      	subs	r3, #4
 8004a5a:	2a00      	cmp	r2, #0
 8004a5c:	d1ef      	bne.n	8004a3e <quorem+0xf0>
 8004a5e:	3c01      	subs	r4, #1
 8004a60:	e7ea      	b.n	8004a38 <quorem+0xea>
 8004a62:	2000      	movs	r0, #0
 8004a64:	e7ee      	b.n	8004a44 <quorem+0xf6>
	...

08004a68 <_dtoa_r>:
 8004a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a6c:	ec57 6b10 	vmov	r6, r7, d0
 8004a70:	b097      	sub	sp, #92	; 0x5c
 8004a72:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a74:	9106      	str	r1, [sp, #24]
 8004a76:	4604      	mov	r4, r0
 8004a78:	920b      	str	r2, [sp, #44]	; 0x2c
 8004a7a:	9312      	str	r3, [sp, #72]	; 0x48
 8004a7c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004a80:	e9cd 6700 	strd	r6, r7, [sp]
 8004a84:	b93d      	cbnz	r5, 8004a96 <_dtoa_r+0x2e>
 8004a86:	2010      	movs	r0, #16
 8004a88:	f000 fdb4 	bl	80055f4 <malloc>
 8004a8c:	6260      	str	r0, [r4, #36]	; 0x24
 8004a8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004a92:	6005      	str	r5, [r0, #0]
 8004a94:	60c5      	str	r5, [r0, #12]
 8004a96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a98:	6819      	ldr	r1, [r3, #0]
 8004a9a:	b151      	cbz	r1, 8004ab2 <_dtoa_r+0x4a>
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	604a      	str	r2, [r1, #4]
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4093      	lsls	r3, r2
 8004aa4:	608b      	str	r3, [r1, #8]
 8004aa6:	4620      	mov	r0, r4
 8004aa8:	f000 fdeb 	bl	8005682 <_Bfree>
 8004aac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	1e3b      	subs	r3, r7, #0
 8004ab4:	bfbb      	ittet	lt
 8004ab6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004aba:	9301      	strlt	r3, [sp, #4]
 8004abc:	2300      	movge	r3, #0
 8004abe:	2201      	movlt	r2, #1
 8004ac0:	bfac      	ite	ge
 8004ac2:	f8c8 3000 	strge.w	r3, [r8]
 8004ac6:	f8c8 2000 	strlt.w	r2, [r8]
 8004aca:	4baf      	ldr	r3, [pc, #700]	; (8004d88 <_dtoa_r+0x320>)
 8004acc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004ad0:	ea33 0308 	bics.w	r3, r3, r8
 8004ad4:	d114      	bne.n	8004b00 <_dtoa_r+0x98>
 8004ad6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ad8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	9b00      	ldr	r3, [sp, #0]
 8004ae0:	b923      	cbnz	r3, 8004aec <_dtoa_r+0x84>
 8004ae2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	f000 8542 	beq.w	8005570 <_dtoa_r+0xb08>
 8004aec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004aee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004d9c <_dtoa_r+0x334>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 8544 	beq.w	8005580 <_dtoa_r+0xb18>
 8004af8:	f10b 0303 	add.w	r3, fp, #3
 8004afc:	f000 bd3e 	b.w	800557c <_dtoa_r+0xb14>
 8004b00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004b04:	2200      	movs	r2, #0
 8004b06:	2300      	movs	r3, #0
 8004b08:	4630      	mov	r0, r6
 8004b0a:	4639      	mov	r1, r7
 8004b0c:	f7fb ff90 	bl	8000a30 <__aeabi_dcmpeq>
 8004b10:	4681      	mov	r9, r0
 8004b12:	b168      	cbz	r0, 8004b30 <_dtoa_r+0xc8>
 8004b14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b16:	2301      	movs	r3, #1
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 8524 	beq.w	800556a <_dtoa_r+0xb02>
 8004b22:	4b9a      	ldr	r3, [pc, #616]	; (8004d8c <_dtoa_r+0x324>)
 8004b24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004b26:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8004b2a:	6013      	str	r3, [r2, #0]
 8004b2c:	f000 bd28 	b.w	8005580 <_dtoa_r+0xb18>
 8004b30:	aa14      	add	r2, sp, #80	; 0x50
 8004b32:	a915      	add	r1, sp, #84	; 0x54
 8004b34:	ec47 6b10 	vmov	d0, r6, r7
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f000 fffa 	bl	8005b32 <__d2b>
 8004b3e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004b42:	9004      	str	r0, [sp, #16]
 8004b44:	2d00      	cmp	r5, #0
 8004b46:	d07c      	beq.n	8004c42 <_dtoa_r+0x1da>
 8004b48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004b4c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004b50:	46b2      	mov	sl, r6
 8004b52:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004b56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004b5a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8004b5e:	2200      	movs	r2, #0
 8004b60:	4b8b      	ldr	r3, [pc, #556]	; (8004d90 <_dtoa_r+0x328>)
 8004b62:	4650      	mov	r0, sl
 8004b64:	4659      	mov	r1, fp
 8004b66:	f7fb fb43 	bl	80001f0 <__aeabi_dsub>
 8004b6a:	a381      	add	r3, pc, #516	; (adr r3, 8004d70 <_dtoa_r+0x308>)
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f7fb fcf6 	bl	8000560 <__aeabi_dmul>
 8004b74:	a380      	add	r3, pc, #512	; (adr r3, 8004d78 <_dtoa_r+0x310>)
 8004b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7a:	f7fb fb3b 	bl	80001f4 <__adddf3>
 8004b7e:	4606      	mov	r6, r0
 8004b80:	4628      	mov	r0, r5
 8004b82:	460f      	mov	r7, r1
 8004b84:	f7fb fc82 	bl	800048c <__aeabi_i2d>
 8004b88:	a37d      	add	r3, pc, #500	; (adr r3, 8004d80 <_dtoa_r+0x318>)
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f7fb fce7 	bl	8000560 <__aeabi_dmul>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4630      	mov	r0, r6
 8004b98:	4639      	mov	r1, r7
 8004b9a:	f7fb fb2b 	bl	80001f4 <__adddf3>
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	460f      	mov	r7, r1
 8004ba2:	f7fb ff8d 	bl	8000ac0 <__aeabi_d2iz>
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	4682      	mov	sl, r0
 8004baa:	2300      	movs	r3, #0
 8004bac:	4630      	mov	r0, r6
 8004bae:	4639      	mov	r1, r7
 8004bb0:	f7fb ff48 	bl	8000a44 <__aeabi_dcmplt>
 8004bb4:	b148      	cbz	r0, 8004bca <_dtoa_r+0x162>
 8004bb6:	4650      	mov	r0, sl
 8004bb8:	f7fb fc68 	bl	800048c <__aeabi_i2d>
 8004bbc:	4632      	mov	r2, r6
 8004bbe:	463b      	mov	r3, r7
 8004bc0:	f7fb ff36 	bl	8000a30 <__aeabi_dcmpeq>
 8004bc4:	b908      	cbnz	r0, 8004bca <_dtoa_r+0x162>
 8004bc6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004bca:	f1ba 0f16 	cmp.w	sl, #22
 8004bce:	d859      	bhi.n	8004c84 <_dtoa_r+0x21c>
 8004bd0:	4970      	ldr	r1, [pc, #448]	; (8004d94 <_dtoa_r+0x32c>)
 8004bd2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004bd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bde:	f7fb ff4f 	bl	8000a80 <__aeabi_dcmpgt>
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d050      	beq.n	8004c88 <_dtoa_r+0x220>
 8004be6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004bea:	2300      	movs	r3, #0
 8004bec:	930f      	str	r3, [sp, #60]	; 0x3c
 8004bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004bf0:	1b5d      	subs	r5, r3, r5
 8004bf2:	f1b5 0801 	subs.w	r8, r5, #1
 8004bf6:	bf49      	itett	mi
 8004bf8:	f1c5 0301 	rsbmi	r3, r5, #1
 8004bfc:	2300      	movpl	r3, #0
 8004bfe:	9305      	strmi	r3, [sp, #20]
 8004c00:	f04f 0800 	movmi.w	r8, #0
 8004c04:	bf58      	it	pl
 8004c06:	9305      	strpl	r3, [sp, #20]
 8004c08:	f1ba 0f00 	cmp.w	sl, #0
 8004c0c:	db3e      	blt.n	8004c8c <_dtoa_r+0x224>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	44d0      	add	r8, sl
 8004c12:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004c16:	9307      	str	r3, [sp, #28]
 8004c18:	9b06      	ldr	r3, [sp, #24]
 8004c1a:	2b09      	cmp	r3, #9
 8004c1c:	f200 8090 	bhi.w	8004d40 <_dtoa_r+0x2d8>
 8004c20:	2b05      	cmp	r3, #5
 8004c22:	bfc4      	itt	gt
 8004c24:	3b04      	subgt	r3, #4
 8004c26:	9306      	strgt	r3, [sp, #24]
 8004c28:	9b06      	ldr	r3, [sp, #24]
 8004c2a:	f1a3 0302 	sub.w	r3, r3, #2
 8004c2e:	bfcc      	ite	gt
 8004c30:	2500      	movgt	r5, #0
 8004c32:	2501      	movle	r5, #1
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	f200 808f 	bhi.w	8004d58 <_dtoa_r+0x2f0>
 8004c3a:	e8df f003 	tbb	[pc, r3]
 8004c3e:	7f7d      	.short	0x7f7d
 8004c40:	7131      	.short	0x7131
 8004c42:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004c46:	441d      	add	r5, r3
 8004c48:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004c4c:	2820      	cmp	r0, #32
 8004c4e:	dd13      	ble.n	8004c78 <_dtoa_r+0x210>
 8004c50:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004c54:	9b00      	ldr	r3, [sp, #0]
 8004c56:	fa08 f800 	lsl.w	r8, r8, r0
 8004c5a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004c5e:	fa23 f000 	lsr.w	r0, r3, r0
 8004c62:	ea48 0000 	orr.w	r0, r8, r0
 8004c66:	f7fb fc01 	bl	800046c <__aeabi_ui2d>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	4682      	mov	sl, r0
 8004c6e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004c72:	3d01      	subs	r5, #1
 8004c74:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c76:	e772      	b.n	8004b5e <_dtoa_r+0xf6>
 8004c78:	9b00      	ldr	r3, [sp, #0]
 8004c7a:	f1c0 0020 	rsb	r0, r0, #32
 8004c7e:	fa03 f000 	lsl.w	r0, r3, r0
 8004c82:	e7f0      	b.n	8004c66 <_dtoa_r+0x1fe>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e7b1      	b.n	8004bec <_dtoa_r+0x184>
 8004c88:	900f      	str	r0, [sp, #60]	; 0x3c
 8004c8a:	e7b0      	b.n	8004bee <_dtoa_r+0x186>
 8004c8c:	9b05      	ldr	r3, [sp, #20]
 8004c8e:	eba3 030a 	sub.w	r3, r3, sl
 8004c92:	9305      	str	r3, [sp, #20]
 8004c94:	f1ca 0300 	rsb	r3, sl, #0
 8004c98:	9307      	str	r3, [sp, #28]
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	930e      	str	r3, [sp, #56]	; 0x38
 8004c9e:	e7bb      	b.n	8004c18 <_dtoa_r+0x1b0>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ca4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	dd59      	ble.n	8004d5e <_dtoa_r+0x2f6>
 8004caa:	9302      	str	r3, [sp, #8]
 8004cac:	4699      	mov	r9, r3
 8004cae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	6072      	str	r2, [r6, #4]
 8004cb4:	2204      	movs	r2, #4
 8004cb6:	f102 0014 	add.w	r0, r2, #20
 8004cba:	4298      	cmp	r0, r3
 8004cbc:	6871      	ldr	r1, [r6, #4]
 8004cbe:	d953      	bls.n	8004d68 <_dtoa_r+0x300>
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f000 fcaa 	bl	800561a <_Balloc>
 8004cc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cc8:	6030      	str	r0, [r6, #0]
 8004cca:	f1b9 0f0e 	cmp.w	r9, #14
 8004cce:	f8d3 b000 	ldr.w	fp, [r3]
 8004cd2:	f200 80e6 	bhi.w	8004ea2 <_dtoa_r+0x43a>
 8004cd6:	2d00      	cmp	r5, #0
 8004cd8:	f000 80e3 	beq.w	8004ea2 <_dtoa_r+0x43a>
 8004cdc:	ed9d 7b00 	vldr	d7, [sp]
 8004ce0:	f1ba 0f00 	cmp.w	sl, #0
 8004ce4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004ce8:	dd74      	ble.n	8004dd4 <_dtoa_r+0x36c>
 8004cea:	4a2a      	ldr	r2, [pc, #168]	; (8004d94 <_dtoa_r+0x32c>)
 8004cec:	f00a 030f 	and.w	r3, sl, #15
 8004cf0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004cf4:	ed93 7b00 	vldr	d7, [r3]
 8004cf8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004cfc:	06f0      	lsls	r0, r6, #27
 8004cfe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004d02:	d565      	bpl.n	8004dd0 <_dtoa_r+0x368>
 8004d04:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <_dtoa_r+0x330>)
 8004d06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004d0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d0e:	f7fb fd51 	bl	80007b4 <__aeabi_ddiv>
 8004d12:	e9cd 0100 	strd	r0, r1, [sp]
 8004d16:	f006 060f 	and.w	r6, r6, #15
 8004d1a:	2503      	movs	r5, #3
 8004d1c:	4f1e      	ldr	r7, [pc, #120]	; (8004d98 <_dtoa_r+0x330>)
 8004d1e:	e04c      	b.n	8004dba <_dtoa_r+0x352>
 8004d20:	2301      	movs	r3, #1
 8004d22:	930a      	str	r3, [sp, #40]	; 0x28
 8004d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d26:	4453      	add	r3, sl
 8004d28:	f103 0901 	add.w	r9, r3, #1
 8004d2c:	9302      	str	r3, [sp, #8]
 8004d2e:	464b      	mov	r3, r9
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	bfb8      	it	lt
 8004d34:	2301      	movlt	r3, #1
 8004d36:	e7ba      	b.n	8004cae <_dtoa_r+0x246>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e7b2      	b.n	8004ca2 <_dtoa_r+0x23a>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e7f0      	b.n	8004d22 <_dtoa_r+0x2ba>
 8004d40:	2501      	movs	r5, #1
 8004d42:	2300      	movs	r3, #0
 8004d44:	9306      	str	r3, [sp, #24]
 8004d46:	950a      	str	r5, [sp, #40]	; 0x28
 8004d48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d4c:	9302      	str	r3, [sp, #8]
 8004d4e:	4699      	mov	r9, r3
 8004d50:	2200      	movs	r2, #0
 8004d52:	2312      	movs	r3, #18
 8004d54:	920b      	str	r2, [sp, #44]	; 0x2c
 8004d56:	e7aa      	b.n	8004cae <_dtoa_r+0x246>
 8004d58:	2301      	movs	r3, #1
 8004d5a:	930a      	str	r3, [sp, #40]	; 0x28
 8004d5c:	e7f4      	b.n	8004d48 <_dtoa_r+0x2e0>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	9302      	str	r3, [sp, #8]
 8004d62:	4699      	mov	r9, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	e7f5      	b.n	8004d54 <_dtoa_r+0x2ec>
 8004d68:	3101      	adds	r1, #1
 8004d6a:	6071      	str	r1, [r6, #4]
 8004d6c:	0052      	lsls	r2, r2, #1
 8004d6e:	e7a2      	b.n	8004cb6 <_dtoa_r+0x24e>
 8004d70:	636f4361 	.word	0x636f4361
 8004d74:	3fd287a7 	.word	0x3fd287a7
 8004d78:	8b60c8b3 	.word	0x8b60c8b3
 8004d7c:	3fc68a28 	.word	0x3fc68a28
 8004d80:	509f79fb 	.word	0x509f79fb
 8004d84:	3fd34413 	.word	0x3fd34413
 8004d88:	7ff00000 	.word	0x7ff00000
 8004d8c:	08005eb1 	.word	0x08005eb1
 8004d90:	3ff80000 	.word	0x3ff80000
 8004d94:	08005ee8 	.word	0x08005ee8
 8004d98:	08005ec0 	.word	0x08005ec0
 8004d9c:	08005ebb 	.word	0x08005ebb
 8004da0:	07f1      	lsls	r1, r6, #31
 8004da2:	d508      	bpl.n	8004db6 <_dtoa_r+0x34e>
 8004da4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dac:	f7fb fbd8 	bl	8000560 <__aeabi_dmul>
 8004db0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004db4:	3501      	adds	r5, #1
 8004db6:	1076      	asrs	r6, r6, #1
 8004db8:	3708      	adds	r7, #8
 8004dba:	2e00      	cmp	r6, #0
 8004dbc:	d1f0      	bne.n	8004da0 <_dtoa_r+0x338>
 8004dbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004dc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004dc6:	f7fb fcf5 	bl	80007b4 <__aeabi_ddiv>
 8004dca:	e9cd 0100 	strd	r0, r1, [sp]
 8004dce:	e01a      	b.n	8004e06 <_dtoa_r+0x39e>
 8004dd0:	2502      	movs	r5, #2
 8004dd2:	e7a3      	b.n	8004d1c <_dtoa_r+0x2b4>
 8004dd4:	f000 80a0 	beq.w	8004f18 <_dtoa_r+0x4b0>
 8004dd8:	f1ca 0600 	rsb	r6, sl, #0
 8004ddc:	4b9f      	ldr	r3, [pc, #636]	; (800505c <_dtoa_r+0x5f4>)
 8004dde:	4fa0      	ldr	r7, [pc, #640]	; (8005060 <_dtoa_r+0x5f8>)
 8004de0:	f006 020f 	and.w	r2, r6, #15
 8004de4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004df0:	f7fb fbb6 	bl	8000560 <__aeabi_dmul>
 8004df4:	e9cd 0100 	strd	r0, r1, [sp]
 8004df8:	1136      	asrs	r6, r6, #4
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	2502      	movs	r5, #2
 8004dfe:	2e00      	cmp	r6, #0
 8004e00:	d17f      	bne.n	8004f02 <_dtoa_r+0x49a>
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1e1      	bne.n	8004dca <_dtoa_r+0x362>
 8004e06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f000 8087 	beq.w	8004f1c <_dtoa_r+0x4b4>
 8004e0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004e12:	2200      	movs	r2, #0
 8004e14:	4b93      	ldr	r3, [pc, #588]	; (8005064 <_dtoa_r+0x5fc>)
 8004e16:	4630      	mov	r0, r6
 8004e18:	4639      	mov	r1, r7
 8004e1a:	f7fb fe13 	bl	8000a44 <__aeabi_dcmplt>
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	d07c      	beq.n	8004f1c <_dtoa_r+0x4b4>
 8004e22:	f1b9 0f00 	cmp.w	r9, #0
 8004e26:	d079      	beq.n	8004f1c <_dtoa_r+0x4b4>
 8004e28:	9b02      	ldr	r3, [sp, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	dd35      	ble.n	8004e9a <_dtoa_r+0x432>
 8004e2e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8004e32:	9308      	str	r3, [sp, #32]
 8004e34:	4639      	mov	r1, r7
 8004e36:	2200      	movs	r2, #0
 8004e38:	4b8b      	ldr	r3, [pc, #556]	; (8005068 <_dtoa_r+0x600>)
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	f7fb fb90 	bl	8000560 <__aeabi_dmul>
 8004e40:	e9cd 0100 	strd	r0, r1, [sp]
 8004e44:	9f02      	ldr	r7, [sp, #8]
 8004e46:	3501      	adds	r5, #1
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f7fb fb1f 	bl	800048c <__aeabi_i2d>
 8004e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e52:	f7fb fb85 	bl	8000560 <__aeabi_dmul>
 8004e56:	2200      	movs	r2, #0
 8004e58:	4b84      	ldr	r3, [pc, #528]	; (800506c <_dtoa_r+0x604>)
 8004e5a:	f7fb f9cb 	bl	80001f4 <__adddf3>
 8004e5e:	4605      	mov	r5, r0
 8004e60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004e64:	2f00      	cmp	r7, #0
 8004e66:	d15d      	bne.n	8004f24 <_dtoa_r+0x4bc>
 8004e68:	2200      	movs	r2, #0
 8004e6a:	4b81      	ldr	r3, [pc, #516]	; (8005070 <_dtoa_r+0x608>)
 8004e6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e70:	f7fb f9be 	bl	80001f0 <__aeabi_dsub>
 8004e74:	462a      	mov	r2, r5
 8004e76:	4633      	mov	r3, r6
 8004e78:	e9cd 0100 	strd	r0, r1, [sp]
 8004e7c:	f7fb fe00 	bl	8000a80 <__aeabi_dcmpgt>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	f040 8288 	bne.w	8005396 <_dtoa_r+0x92e>
 8004e86:	462a      	mov	r2, r5
 8004e88:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e90:	f7fb fdd8 	bl	8000a44 <__aeabi_dcmplt>
 8004e94:	2800      	cmp	r0, #0
 8004e96:	f040 827c 	bne.w	8005392 <_dtoa_r+0x92a>
 8004e9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e9e:	e9cd 2300 	strd	r2, r3, [sp]
 8004ea2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f2c0 8150 	blt.w	800514a <_dtoa_r+0x6e2>
 8004eaa:	f1ba 0f0e 	cmp.w	sl, #14
 8004eae:	f300 814c 	bgt.w	800514a <_dtoa_r+0x6e2>
 8004eb2:	4b6a      	ldr	r3, [pc, #424]	; (800505c <_dtoa_r+0x5f4>)
 8004eb4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004eb8:	ed93 7b00 	vldr	d7, [r3]
 8004ebc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004ec4:	f280 80d8 	bge.w	8005078 <_dtoa_r+0x610>
 8004ec8:	f1b9 0f00 	cmp.w	r9, #0
 8004ecc:	f300 80d4 	bgt.w	8005078 <_dtoa_r+0x610>
 8004ed0:	f040 825e 	bne.w	8005390 <_dtoa_r+0x928>
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	4b66      	ldr	r3, [pc, #408]	; (8005070 <_dtoa_r+0x608>)
 8004ed8:	ec51 0b17 	vmov	r0, r1, d7
 8004edc:	f7fb fb40 	bl	8000560 <__aeabi_dmul>
 8004ee0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ee4:	f7fb fdc2 	bl	8000a6c <__aeabi_dcmpge>
 8004ee8:	464f      	mov	r7, r9
 8004eea:	464e      	mov	r6, r9
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f040 8234 	bne.w	800535a <_dtoa_r+0x8f2>
 8004ef2:	2331      	movs	r3, #49	; 0x31
 8004ef4:	f10b 0501 	add.w	r5, fp, #1
 8004ef8:	f88b 3000 	strb.w	r3, [fp]
 8004efc:	f10a 0a01 	add.w	sl, sl, #1
 8004f00:	e22f      	b.n	8005362 <_dtoa_r+0x8fa>
 8004f02:	07f2      	lsls	r2, r6, #31
 8004f04:	d505      	bpl.n	8004f12 <_dtoa_r+0x4aa>
 8004f06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f0a:	f7fb fb29 	bl	8000560 <__aeabi_dmul>
 8004f0e:	3501      	adds	r5, #1
 8004f10:	2301      	movs	r3, #1
 8004f12:	1076      	asrs	r6, r6, #1
 8004f14:	3708      	adds	r7, #8
 8004f16:	e772      	b.n	8004dfe <_dtoa_r+0x396>
 8004f18:	2502      	movs	r5, #2
 8004f1a:	e774      	b.n	8004e06 <_dtoa_r+0x39e>
 8004f1c:	f8cd a020 	str.w	sl, [sp, #32]
 8004f20:	464f      	mov	r7, r9
 8004f22:	e791      	b.n	8004e48 <_dtoa_r+0x3e0>
 8004f24:	4b4d      	ldr	r3, [pc, #308]	; (800505c <_dtoa_r+0x5f4>)
 8004f26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f2a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d047      	beq.n	8004fc4 <_dtoa_r+0x55c>
 8004f34:	4602      	mov	r2, r0
 8004f36:	460b      	mov	r3, r1
 8004f38:	2000      	movs	r0, #0
 8004f3a:	494e      	ldr	r1, [pc, #312]	; (8005074 <_dtoa_r+0x60c>)
 8004f3c:	f7fb fc3a 	bl	80007b4 <__aeabi_ddiv>
 8004f40:	462a      	mov	r2, r5
 8004f42:	4633      	mov	r3, r6
 8004f44:	f7fb f954 	bl	80001f0 <__aeabi_dsub>
 8004f48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004f4c:	465d      	mov	r5, fp
 8004f4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f52:	f7fb fdb5 	bl	8000ac0 <__aeabi_d2iz>
 8004f56:	4606      	mov	r6, r0
 8004f58:	f7fb fa98 	bl	800048c <__aeabi_i2d>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f64:	f7fb f944 	bl	80001f0 <__aeabi_dsub>
 8004f68:	3630      	adds	r6, #48	; 0x30
 8004f6a:	f805 6b01 	strb.w	r6, [r5], #1
 8004f6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004f72:	e9cd 0100 	strd	r0, r1, [sp]
 8004f76:	f7fb fd65 	bl	8000a44 <__aeabi_dcmplt>
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	d163      	bne.n	8005046 <_dtoa_r+0x5de>
 8004f7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f82:	2000      	movs	r0, #0
 8004f84:	4937      	ldr	r1, [pc, #220]	; (8005064 <_dtoa_r+0x5fc>)
 8004f86:	f7fb f933 	bl	80001f0 <__aeabi_dsub>
 8004f8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004f8e:	f7fb fd59 	bl	8000a44 <__aeabi_dcmplt>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	f040 80b7 	bne.w	8005106 <_dtoa_r+0x69e>
 8004f98:	eba5 030b 	sub.w	r3, r5, fp
 8004f9c:	429f      	cmp	r7, r3
 8004f9e:	f77f af7c 	ble.w	8004e9a <_dtoa_r+0x432>
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	4b30      	ldr	r3, [pc, #192]	; (8005068 <_dtoa_r+0x600>)
 8004fa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004faa:	f7fb fad9 	bl	8000560 <__aeabi_dmul>
 8004fae:	2200      	movs	r2, #0
 8004fb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004fb4:	4b2c      	ldr	r3, [pc, #176]	; (8005068 <_dtoa_r+0x600>)
 8004fb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fba:	f7fb fad1 	bl	8000560 <__aeabi_dmul>
 8004fbe:	e9cd 0100 	strd	r0, r1, [sp]
 8004fc2:	e7c4      	b.n	8004f4e <_dtoa_r+0x4e6>
 8004fc4:	462a      	mov	r2, r5
 8004fc6:	4633      	mov	r3, r6
 8004fc8:	f7fb faca 	bl	8000560 <__aeabi_dmul>
 8004fcc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004fd0:	eb0b 0507 	add.w	r5, fp, r7
 8004fd4:	465e      	mov	r6, fp
 8004fd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fda:	f7fb fd71 	bl	8000ac0 <__aeabi_d2iz>
 8004fde:	4607      	mov	r7, r0
 8004fe0:	f7fb fa54 	bl	800048c <__aeabi_i2d>
 8004fe4:	3730      	adds	r7, #48	; 0x30
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	460b      	mov	r3, r1
 8004fea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fee:	f7fb f8ff 	bl	80001f0 <__aeabi_dsub>
 8004ff2:	f806 7b01 	strb.w	r7, [r6], #1
 8004ff6:	42ae      	cmp	r6, r5
 8004ff8:	e9cd 0100 	strd	r0, r1, [sp]
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	d126      	bne.n	8005050 <_dtoa_r+0x5e8>
 8005002:	4b1c      	ldr	r3, [pc, #112]	; (8005074 <_dtoa_r+0x60c>)
 8005004:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005008:	f7fb f8f4 	bl	80001f4 <__adddf3>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005014:	f7fb fd34 	bl	8000a80 <__aeabi_dcmpgt>
 8005018:	2800      	cmp	r0, #0
 800501a:	d174      	bne.n	8005106 <_dtoa_r+0x69e>
 800501c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005020:	2000      	movs	r0, #0
 8005022:	4914      	ldr	r1, [pc, #80]	; (8005074 <_dtoa_r+0x60c>)
 8005024:	f7fb f8e4 	bl	80001f0 <__aeabi_dsub>
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005030:	f7fb fd08 	bl	8000a44 <__aeabi_dcmplt>
 8005034:	2800      	cmp	r0, #0
 8005036:	f43f af30 	beq.w	8004e9a <_dtoa_r+0x432>
 800503a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800503e:	2b30      	cmp	r3, #48	; 0x30
 8005040:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005044:	d002      	beq.n	800504c <_dtoa_r+0x5e4>
 8005046:	f8dd a020 	ldr.w	sl, [sp, #32]
 800504a:	e04a      	b.n	80050e2 <_dtoa_r+0x67a>
 800504c:	4615      	mov	r5, r2
 800504e:	e7f4      	b.n	800503a <_dtoa_r+0x5d2>
 8005050:	4b05      	ldr	r3, [pc, #20]	; (8005068 <_dtoa_r+0x600>)
 8005052:	f7fb fa85 	bl	8000560 <__aeabi_dmul>
 8005056:	e9cd 0100 	strd	r0, r1, [sp]
 800505a:	e7bc      	b.n	8004fd6 <_dtoa_r+0x56e>
 800505c:	08005ee8 	.word	0x08005ee8
 8005060:	08005ec0 	.word	0x08005ec0
 8005064:	3ff00000 	.word	0x3ff00000
 8005068:	40240000 	.word	0x40240000
 800506c:	401c0000 	.word	0x401c0000
 8005070:	40140000 	.word	0x40140000
 8005074:	3fe00000 	.word	0x3fe00000
 8005078:	e9dd 6700 	ldrd	r6, r7, [sp]
 800507c:	465d      	mov	r5, fp
 800507e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005082:	4630      	mov	r0, r6
 8005084:	4639      	mov	r1, r7
 8005086:	f7fb fb95 	bl	80007b4 <__aeabi_ddiv>
 800508a:	f7fb fd19 	bl	8000ac0 <__aeabi_d2iz>
 800508e:	4680      	mov	r8, r0
 8005090:	f7fb f9fc 	bl	800048c <__aeabi_i2d>
 8005094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005098:	f7fb fa62 	bl	8000560 <__aeabi_dmul>
 800509c:	4602      	mov	r2, r0
 800509e:	460b      	mov	r3, r1
 80050a0:	4630      	mov	r0, r6
 80050a2:	4639      	mov	r1, r7
 80050a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80050a8:	f7fb f8a2 	bl	80001f0 <__aeabi_dsub>
 80050ac:	f805 6b01 	strb.w	r6, [r5], #1
 80050b0:	eba5 060b 	sub.w	r6, r5, fp
 80050b4:	45b1      	cmp	r9, r6
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	d139      	bne.n	8005130 <_dtoa_r+0x6c8>
 80050bc:	f7fb f89a 	bl	80001f4 <__adddf3>
 80050c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050c4:	4606      	mov	r6, r0
 80050c6:	460f      	mov	r7, r1
 80050c8:	f7fb fcda 	bl	8000a80 <__aeabi_dcmpgt>
 80050cc:	b9c8      	cbnz	r0, 8005102 <_dtoa_r+0x69a>
 80050ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050d2:	4630      	mov	r0, r6
 80050d4:	4639      	mov	r1, r7
 80050d6:	f7fb fcab 	bl	8000a30 <__aeabi_dcmpeq>
 80050da:	b110      	cbz	r0, 80050e2 <_dtoa_r+0x67a>
 80050dc:	f018 0f01 	tst.w	r8, #1
 80050e0:	d10f      	bne.n	8005102 <_dtoa_r+0x69a>
 80050e2:	9904      	ldr	r1, [sp, #16]
 80050e4:	4620      	mov	r0, r4
 80050e6:	f000 facc 	bl	8005682 <_Bfree>
 80050ea:	2300      	movs	r3, #0
 80050ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80050ee:	702b      	strb	r3, [r5, #0]
 80050f0:	f10a 0301 	add.w	r3, sl, #1
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 8241 	beq.w	8005580 <_dtoa_r+0xb18>
 80050fe:	601d      	str	r5, [r3, #0]
 8005100:	e23e      	b.n	8005580 <_dtoa_r+0xb18>
 8005102:	f8cd a020 	str.w	sl, [sp, #32]
 8005106:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800510a:	2a39      	cmp	r2, #57	; 0x39
 800510c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8005110:	d108      	bne.n	8005124 <_dtoa_r+0x6bc>
 8005112:	459b      	cmp	fp, r3
 8005114:	d10a      	bne.n	800512c <_dtoa_r+0x6c4>
 8005116:	9b08      	ldr	r3, [sp, #32]
 8005118:	3301      	adds	r3, #1
 800511a:	9308      	str	r3, [sp, #32]
 800511c:	2330      	movs	r3, #48	; 0x30
 800511e:	f88b 3000 	strb.w	r3, [fp]
 8005122:	465b      	mov	r3, fp
 8005124:	781a      	ldrb	r2, [r3, #0]
 8005126:	3201      	adds	r2, #1
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	e78c      	b.n	8005046 <_dtoa_r+0x5de>
 800512c:	461d      	mov	r5, r3
 800512e:	e7ea      	b.n	8005106 <_dtoa_r+0x69e>
 8005130:	2200      	movs	r2, #0
 8005132:	4b9b      	ldr	r3, [pc, #620]	; (80053a0 <_dtoa_r+0x938>)
 8005134:	f7fb fa14 	bl	8000560 <__aeabi_dmul>
 8005138:	2200      	movs	r2, #0
 800513a:	2300      	movs	r3, #0
 800513c:	4606      	mov	r6, r0
 800513e:	460f      	mov	r7, r1
 8005140:	f7fb fc76 	bl	8000a30 <__aeabi_dcmpeq>
 8005144:	2800      	cmp	r0, #0
 8005146:	d09a      	beq.n	800507e <_dtoa_r+0x616>
 8005148:	e7cb      	b.n	80050e2 <_dtoa_r+0x67a>
 800514a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800514c:	2a00      	cmp	r2, #0
 800514e:	f000 808b 	beq.w	8005268 <_dtoa_r+0x800>
 8005152:	9a06      	ldr	r2, [sp, #24]
 8005154:	2a01      	cmp	r2, #1
 8005156:	dc6e      	bgt.n	8005236 <_dtoa_r+0x7ce>
 8005158:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800515a:	2a00      	cmp	r2, #0
 800515c:	d067      	beq.n	800522e <_dtoa_r+0x7c6>
 800515e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005162:	9f07      	ldr	r7, [sp, #28]
 8005164:	9d05      	ldr	r5, [sp, #20]
 8005166:	9a05      	ldr	r2, [sp, #20]
 8005168:	2101      	movs	r1, #1
 800516a:	441a      	add	r2, r3
 800516c:	4620      	mov	r0, r4
 800516e:	9205      	str	r2, [sp, #20]
 8005170:	4498      	add	r8, r3
 8005172:	f000 fb26 	bl	80057c2 <__i2b>
 8005176:	4606      	mov	r6, r0
 8005178:	2d00      	cmp	r5, #0
 800517a:	dd0c      	ble.n	8005196 <_dtoa_r+0x72e>
 800517c:	f1b8 0f00 	cmp.w	r8, #0
 8005180:	dd09      	ble.n	8005196 <_dtoa_r+0x72e>
 8005182:	4545      	cmp	r5, r8
 8005184:	9a05      	ldr	r2, [sp, #20]
 8005186:	462b      	mov	r3, r5
 8005188:	bfa8      	it	ge
 800518a:	4643      	movge	r3, r8
 800518c:	1ad2      	subs	r2, r2, r3
 800518e:	9205      	str	r2, [sp, #20]
 8005190:	1aed      	subs	r5, r5, r3
 8005192:	eba8 0803 	sub.w	r8, r8, r3
 8005196:	9b07      	ldr	r3, [sp, #28]
 8005198:	b1eb      	cbz	r3, 80051d6 <_dtoa_r+0x76e>
 800519a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800519c:	2b00      	cmp	r3, #0
 800519e:	d067      	beq.n	8005270 <_dtoa_r+0x808>
 80051a0:	b18f      	cbz	r7, 80051c6 <_dtoa_r+0x75e>
 80051a2:	4631      	mov	r1, r6
 80051a4:	463a      	mov	r2, r7
 80051a6:	4620      	mov	r0, r4
 80051a8:	f000 fbaa 	bl	8005900 <__pow5mult>
 80051ac:	9a04      	ldr	r2, [sp, #16]
 80051ae:	4601      	mov	r1, r0
 80051b0:	4606      	mov	r6, r0
 80051b2:	4620      	mov	r0, r4
 80051b4:	f000 fb0e 	bl	80057d4 <__multiply>
 80051b8:	9904      	ldr	r1, [sp, #16]
 80051ba:	9008      	str	r0, [sp, #32]
 80051bc:	4620      	mov	r0, r4
 80051be:	f000 fa60 	bl	8005682 <_Bfree>
 80051c2:	9b08      	ldr	r3, [sp, #32]
 80051c4:	9304      	str	r3, [sp, #16]
 80051c6:	9b07      	ldr	r3, [sp, #28]
 80051c8:	1bda      	subs	r2, r3, r7
 80051ca:	d004      	beq.n	80051d6 <_dtoa_r+0x76e>
 80051cc:	9904      	ldr	r1, [sp, #16]
 80051ce:	4620      	mov	r0, r4
 80051d0:	f000 fb96 	bl	8005900 <__pow5mult>
 80051d4:	9004      	str	r0, [sp, #16]
 80051d6:	2101      	movs	r1, #1
 80051d8:	4620      	mov	r0, r4
 80051da:	f000 faf2 	bl	80057c2 <__i2b>
 80051de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051e0:	4607      	mov	r7, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f000 81d0 	beq.w	8005588 <_dtoa_r+0xb20>
 80051e8:	461a      	mov	r2, r3
 80051ea:	4601      	mov	r1, r0
 80051ec:	4620      	mov	r0, r4
 80051ee:	f000 fb87 	bl	8005900 <__pow5mult>
 80051f2:	9b06      	ldr	r3, [sp, #24]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	4607      	mov	r7, r0
 80051f8:	dc40      	bgt.n	800527c <_dtoa_r+0x814>
 80051fa:	9b00      	ldr	r3, [sp, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d139      	bne.n	8005274 <_dtoa_r+0x80c>
 8005200:	9b01      	ldr	r3, [sp, #4]
 8005202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005206:	2b00      	cmp	r3, #0
 8005208:	d136      	bne.n	8005278 <_dtoa_r+0x810>
 800520a:	9b01      	ldr	r3, [sp, #4]
 800520c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005210:	0d1b      	lsrs	r3, r3, #20
 8005212:	051b      	lsls	r3, r3, #20
 8005214:	b12b      	cbz	r3, 8005222 <_dtoa_r+0x7ba>
 8005216:	9b05      	ldr	r3, [sp, #20]
 8005218:	3301      	adds	r3, #1
 800521a:	9305      	str	r3, [sp, #20]
 800521c:	f108 0801 	add.w	r8, r8, #1
 8005220:	2301      	movs	r3, #1
 8005222:	9307      	str	r3, [sp, #28]
 8005224:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005226:	2b00      	cmp	r3, #0
 8005228:	d12a      	bne.n	8005280 <_dtoa_r+0x818>
 800522a:	2001      	movs	r0, #1
 800522c:	e030      	b.n	8005290 <_dtoa_r+0x828>
 800522e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005230:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005234:	e795      	b.n	8005162 <_dtoa_r+0x6fa>
 8005236:	9b07      	ldr	r3, [sp, #28]
 8005238:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800523c:	42bb      	cmp	r3, r7
 800523e:	bfbf      	itttt	lt
 8005240:	9b07      	ldrlt	r3, [sp, #28]
 8005242:	9707      	strlt	r7, [sp, #28]
 8005244:	1afa      	sublt	r2, r7, r3
 8005246:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005248:	bfbb      	ittet	lt
 800524a:	189b      	addlt	r3, r3, r2
 800524c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800524e:	1bdf      	subge	r7, r3, r7
 8005250:	2700      	movlt	r7, #0
 8005252:	f1b9 0f00 	cmp.w	r9, #0
 8005256:	bfb5      	itete	lt
 8005258:	9b05      	ldrlt	r3, [sp, #20]
 800525a:	9d05      	ldrge	r5, [sp, #20]
 800525c:	eba3 0509 	sublt.w	r5, r3, r9
 8005260:	464b      	movge	r3, r9
 8005262:	bfb8      	it	lt
 8005264:	2300      	movlt	r3, #0
 8005266:	e77e      	b.n	8005166 <_dtoa_r+0x6fe>
 8005268:	9f07      	ldr	r7, [sp, #28]
 800526a:	9d05      	ldr	r5, [sp, #20]
 800526c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800526e:	e783      	b.n	8005178 <_dtoa_r+0x710>
 8005270:	9a07      	ldr	r2, [sp, #28]
 8005272:	e7ab      	b.n	80051cc <_dtoa_r+0x764>
 8005274:	2300      	movs	r3, #0
 8005276:	e7d4      	b.n	8005222 <_dtoa_r+0x7ba>
 8005278:	9b00      	ldr	r3, [sp, #0]
 800527a:	e7d2      	b.n	8005222 <_dtoa_r+0x7ba>
 800527c:	2300      	movs	r3, #0
 800527e:	9307      	str	r3, [sp, #28]
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005286:	6918      	ldr	r0, [r3, #16]
 8005288:	f000 fa4d 	bl	8005726 <__hi0bits>
 800528c:	f1c0 0020 	rsb	r0, r0, #32
 8005290:	4440      	add	r0, r8
 8005292:	f010 001f 	ands.w	r0, r0, #31
 8005296:	d047      	beq.n	8005328 <_dtoa_r+0x8c0>
 8005298:	f1c0 0320 	rsb	r3, r0, #32
 800529c:	2b04      	cmp	r3, #4
 800529e:	dd3b      	ble.n	8005318 <_dtoa_r+0x8b0>
 80052a0:	9b05      	ldr	r3, [sp, #20]
 80052a2:	f1c0 001c 	rsb	r0, r0, #28
 80052a6:	4403      	add	r3, r0
 80052a8:	9305      	str	r3, [sp, #20]
 80052aa:	4405      	add	r5, r0
 80052ac:	4480      	add	r8, r0
 80052ae:	9b05      	ldr	r3, [sp, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	dd05      	ble.n	80052c0 <_dtoa_r+0x858>
 80052b4:	461a      	mov	r2, r3
 80052b6:	9904      	ldr	r1, [sp, #16]
 80052b8:	4620      	mov	r0, r4
 80052ba:	f000 fb6f 	bl	800599c <__lshift>
 80052be:	9004      	str	r0, [sp, #16]
 80052c0:	f1b8 0f00 	cmp.w	r8, #0
 80052c4:	dd05      	ble.n	80052d2 <_dtoa_r+0x86a>
 80052c6:	4639      	mov	r1, r7
 80052c8:	4642      	mov	r2, r8
 80052ca:	4620      	mov	r0, r4
 80052cc:	f000 fb66 	bl	800599c <__lshift>
 80052d0:	4607      	mov	r7, r0
 80052d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052d4:	b353      	cbz	r3, 800532c <_dtoa_r+0x8c4>
 80052d6:	4639      	mov	r1, r7
 80052d8:	9804      	ldr	r0, [sp, #16]
 80052da:	f000 fbb3 	bl	8005a44 <__mcmp>
 80052de:	2800      	cmp	r0, #0
 80052e0:	da24      	bge.n	800532c <_dtoa_r+0x8c4>
 80052e2:	2300      	movs	r3, #0
 80052e4:	220a      	movs	r2, #10
 80052e6:	9904      	ldr	r1, [sp, #16]
 80052e8:	4620      	mov	r0, r4
 80052ea:	f000 f9e1 	bl	80056b0 <__multadd>
 80052ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052f0:	9004      	str	r0, [sp, #16]
 80052f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 814d 	beq.w	8005596 <_dtoa_r+0xb2e>
 80052fc:	2300      	movs	r3, #0
 80052fe:	4631      	mov	r1, r6
 8005300:	220a      	movs	r2, #10
 8005302:	4620      	mov	r0, r4
 8005304:	f000 f9d4 	bl	80056b0 <__multadd>
 8005308:	9b02      	ldr	r3, [sp, #8]
 800530a:	2b00      	cmp	r3, #0
 800530c:	4606      	mov	r6, r0
 800530e:	dc4f      	bgt.n	80053b0 <_dtoa_r+0x948>
 8005310:	9b06      	ldr	r3, [sp, #24]
 8005312:	2b02      	cmp	r3, #2
 8005314:	dd4c      	ble.n	80053b0 <_dtoa_r+0x948>
 8005316:	e011      	b.n	800533c <_dtoa_r+0x8d4>
 8005318:	d0c9      	beq.n	80052ae <_dtoa_r+0x846>
 800531a:	9a05      	ldr	r2, [sp, #20]
 800531c:	331c      	adds	r3, #28
 800531e:	441a      	add	r2, r3
 8005320:	9205      	str	r2, [sp, #20]
 8005322:	441d      	add	r5, r3
 8005324:	4498      	add	r8, r3
 8005326:	e7c2      	b.n	80052ae <_dtoa_r+0x846>
 8005328:	4603      	mov	r3, r0
 800532a:	e7f6      	b.n	800531a <_dtoa_r+0x8b2>
 800532c:	f1b9 0f00 	cmp.w	r9, #0
 8005330:	dc38      	bgt.n	80053a4 <_dtoa_r+0x93c>
 8005332:	9b06      	ldr	r3, [sp, #24]
 8005334:	2b02      	cmp	r3, #2
 8005336:	dd35      	ble.n	80053a4 <_dtoa_r+0x93c>
 8005338:	f8cd 9008 	str.w	r9, [sp, #8]
 800533c:	9b02      	ldr	r3, [sp, #8]
 800533e:	b963      	cbnz	r3, 800535a <_dtoa_r+0x8f2>
 8005340:	4639      	mov	r1, r7
 8005342:	2205      	movs	r2, #5
 8005344:	4620      	mov	r0, r4
 8005346:	f000 f9b3 	bl	80056b0 <__multadd>
 800534a:	4601      	mov	r1, r0
 800534c:	4607      	mov	r7, r0
 800534e:	9804      	ldr	r0, [sp, #16]
 8005350:	f000 fb78 	bl	8005a44 <__mcmp>
 8005354:	2800      	cmp	r0, #0
 8005356:	f73f adcc 	bgt.w	8004ef2 <_dtoa_r+0x48a>
 800535a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800535c:	465d      	mov	r5, fp
 800535e:	ea6f 0a03 	mvn.w	sl, r3
 8005362:	f04f 0900 	mov.w	r9, #0
 8005366:	4639      	mov	r1, r7
 8005368:	4620      	mov	r0, r4
 800536a:	f000 f98a 	bl	8005682 <_Bfree>
 800536e:	2e00      	cmp	r6, #0
 8005370:	f43f aeb7 	beq.w	80050e2 <_dtoa_r+0x67a>
 8005374:	f1b9 0f00 	cmp.w	r9, #0
 8005378:	d005      	beq.n	8005386 <_dtoa_r+0x91e>
 800537a:	45b1      	cmp	r9, r6
 800537c:	d003      	beq.n	8005386 <_dtoa_r+0x91e>
 800537e:	4649      	mov	r1, r9
 8005380:	4620      	mov	r0, r4
 8005382:	f000 f97e 	bl	8005682 <_Bfree>
 8005386:	4631      	mov	r1, r6
 8005388:	4620      	mov	r0, r4
 800538a:	f000 f97a 	bl	8005682 <_Bfree>
 800538e:	e6a8      	b.n	80050e2 <_dtoa_r+0x67a>
 8005390:	2700      	movs	r7, #0
 8005392:	463e      	mov	r6, r7
 8005394:	e7e1      	b.n	800535a <_dtoa_r+0x8f2>
 8005396:	f8dd a020 	ldr.w	sl, [sp, #32]
 800539a:	463e      	mov	r6, r7
 800539c:	e5a9      	b.n	8004ef2 <_dtoa_r+0x48a>
 800539e:	bf00      	nop
 80053a0:	40240000 	.word	0x40240000
 80053a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 80fa 	beq.w	80055a4 <_dtoa_r+0xb3c>
 80053b0:	2d00      	cmp	r5, #0
 80053b2:	dd05      	ble.n	80053c0 <_dtoa_r+0x958>
 80053b4:	4631      	mov	r1, r6
 80053b6:	462a      	mov	r2, r5
 80053b8:	4620      	mov	r0, r4
 80053ba:	f000 faef 	bl	800599c <__lshift>
 80053be:	4606      	mov	r6, r0
 80053c0:	9b07      	ldr	r3, [sp, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d04c      	beq.n	8005460 <_dtoa_r+0x9f8>
 80053c6:	6871      	ldr	r1, [r6, #4]
 80053c8:	4620      	mov	r0, r4
 80053ca:	f000 f926 	bl	800561a <_Balloc>
 80053ce:	6932      	ldr	r2, [r6, #16]
 80053d0:	3202      	adds	r2, #2
 80053d2:	4605      	mov	r5, r0
 80053d4:	0092      	lsls	r2, r2, #2
 80053d6:	f106 010c 	add.w	r1, r6, #12
 80053da:	300c      	adds	r0, #12
 80053dc:	f000 f912 	bl	8005604 <memcpy>
 80053e0:	2201      	movs	r2, #1
 80053e2:	4629      	mov	r1, r5
 80053e4:	4620      	mov	r0, r4
 80053e6:	f000 fad9 	bl	800599c <__lshift>
 80053ea:	9b00      	ldr	r3, [sp, #0]
 80053ec:	f8cd b014 	str.w	fp, [sp, #20]
 80053f0:	f003 0301 	and.w	r3, r3, #1
 80053f4:	46b1      	mov	r9, r6
 80053f6:	9307      	str	r3, [sp, #28]
 80053f8:	4606      	mov	r6, r0
 80053fa:	4639      	mov	r1, r7
 80053fc:	9804      	ldr	r0, [sp, #16]
 80053fe:	f7ff faa6 	bl	800494e <quorem>
 8005402:	4649      	mov	r1, r9
 8005404:	4605      	mov	r5, r0
 8005406:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800540a:	9804      	ldr	r0, [sp, #16]
 800540c:	f000 fb1a 	bl	8005a44 <__mcmp>
 8005410:	4632      	mov	r2, r6
 8005412:	9000      	str	r0, [sp, #0]
 8005414:	4639      	mov	r1, r7
 8005416:	4620      	mov	r0, r4
 8005418:	f000 fb2e 	bl	8005a78 <__mdiff>
 800541c:	68c3      	ldr	r3, [r0, #12]
 800541e:	4602      	mov	r2, r0
 8005420:	bb03      	cbnz	r3, 8005464 <_dtoa_r+0x9fc>
 8005422:	4601      	mov	r1, r0
 8005424:	9008      	str	r0, [sp, #32]
 8005426:	9804      	ldr	r0, [sp, #16]
 8005428:	f000 fb0c 	bl	8005a44 <__mcmp>
 800542c:	9a08      	ldr	r2, [sp, #32]
 800542e:	4603      	mov	r3, r0
 8005430:	4611      	mov	r1, r2
 8005432:	4620      	mov	r0, r4
 8005434:	9308      	str	r3, [sp, #32]
 8005436:	f000 f924 	bl	8005682 <_Bfree>
 800543a:	9b08      	ldr	r3, [sp, #32]
 800543c:	b9a3      	cbnz	r3, 8005468 <_dtoa_r+0xa00>
 800543e:	9a06      	ldr	r2, [sp, #24]
 8005440:	b992      	cbnz	r2, 8005468 <_dtoa_r+0xa00>
 8005442:	9a07      	ldr	r2, [sp, #28]
 8005444:	b982      	cbnz	r2, 8005468 <_dtoa_r+0xa00>
 8005446:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800544a:	d029      	beq.n	80054a0 <_dtoa_r+0xa38>
 800544c:	9b00      	ldr	r3, [sp, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	dd01      	ble.n	8005456 <_dtoa_r+0x9ee>
 8005452:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005456:	9b05      	ldr	r3, [sp, #20]
 8005458:	1c5d      	adds	r5, r3, #1
 800545a:	f883 8000 	strb.w	r8, [r3]
 800545e:	e782      	b.n	8005366 <_dtoa_r+0x8fe>
 8005460:	4630      	mov	r0, r6
 8005462:	e7c2      	b.n	80053ea <_dtoa_r+0x982>
 8005464:	2301      	movs	r3, #1
 8005466:	e7e3      	b.n	8005430 <_dtoa_r+0x9c8>
 8005468:	9a00      	ldr	r2, [sp, #0]
 800546a:	2a00      	cmp	r2, #0
 800546c:	db04      	blt.n	8005478 <_dtoa_r+0xa10>
 800546e:	d125      	bne.n	80054bc <_dtoa_r+0xa54>
 8005470:	9a06      	ldr	r2, [sp, #24]
 8005472:	bb1a      	cbnz	r2, 80054bc <_dtoa_r+0xa54>
 8005474:	9a07      	ldr	r2, [sp, #28]
 8005476:	bb0a      	cbnz	r2, 80054bc <_dtoa_r+0xa54>
 8005478:	2b00      	cmp	r3, #0
 800547a:	ddec      	ble.n	8005456 <_dtoa_r+0x9ee>
 800547c:	2201      	movs	r2, #1
 800547e:	9904      	ldr	r1, [sp, #16]
 8005480:	4620      	mov	r0, r4
 8005482:	f000 fa8b 	bl	800599c <__lshift>
 8005486:	4639      	mov	r1, r7
 8005488:	9004      	str	r0, [sp, #16]
 800548a:	f000 fadb 	bl	8005a44 <__mcmp>
 800548e:	2800      	cmp	r0, #0
 8005490:	dc03      	bgt.n	800549a <_dtoa_r+0xa32>
 8005492:	d1e0      	bne.n	8005456 <_dtoa_r+0x9ee>
 8005494:	f018 0f01 	tst.w	r8, #1
 8005498:	d0dd      	beq.n	8005456 <_dtoa_r+0x9ee>
 800549a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800549e:	d1d8      	bne.n	8005452 <_dtoa_r+0x9ea>
 80054a0:	9b05      	ldr	r3, [sp, #20]
 80054a2:	9a05      	ldr	r2, [sp, #20]
 80054a4:	1c5d      	adds	r5, r3, #1
 80054a6:	2339      	movs	r3, #57	; 0x39
 80054a8:	7013      	strb	r3, [r2, #0]
 80054aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80054ae:	2b39      	cmp	r3, #57	; 0x39
 80054b0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80054b4:	d04f      	beq.n	8005556 <_dtoa_r+0xaee>
 80054b6:	3301      	adds	r3, #1
 80054b8:	7013      	strb	r3, [r2, #0]
 80054ba:	e754      	b.n	8005366 <_dtoa_r+0x8fe>
 80054bc:	9a05      	ldr	r2, [sp, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f102 0501 	add.w	r5, r2, #1
 80054c4:	dd06      	ble.n	80054d4 <_dtoa_r+0xa6c>
 80054c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80054ca:	d0e9      	beq.n	80054a0 <_dtoa_r+0xa38>
 80054cc:	f108 0801 	add.w	r8, r8, #1
 80054d0:	9b05      	ldr	r3, [sp, #20]
 80054d2:	e7c2      	b.n	800545a <_dtoa_r+0x9f2>
 80054d4:	9a02      	ldr	r2, [sp, #8]
 80054d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80054da:	eba5 030b 	sub.w	r3, r5, fp
 80054de:	4293      	cmp	r3, r2
 80054e0:	d021      	beq.n	8005526 <_dtoa_r+0xabe>
 80054e2:	2300      	movs	r3, #0
 80054e4:	220a      	movs	r2, #10
 80054e6:	9904      	ldr	r1, [sp, #16]
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 f8e1 	bl	80056b0 <__multadd>
 80054ee:	45b1      	cmp	r9, r6
 80054f0:	9004      	str	r0, [sp, #16]
 80054f2:	f04f 0300 	mov.w	r3, #0
 80054f6:	f04f 020a 	mov.w	r2, #10
 80054fa:	4649      	mov	r1, r9
 80054fc:	4620      	mov	r0, r4
 80054fe:	d105      	bne.n	800550c <_dtoa_r+0xaa4>
 8005500:	f000 f8d6 	bl	80056b0 <__multadd>
 8005504:	4681      	mov	r9, r0
 8005506:	4606      	mov	r6, r0
 8005508:	9505      	str	r5, [sp, #20]
 800550a:	e776      	b.n	80053fa <_dtoa_r+0x992>
 800550c:	f000 f8d0 	bl	80056b0 <__multadd>
 8005510:	4631      	mov	r1, r6
 8005512:	4681      	mov	r9, r0
 8005514:	2300      	movs	r3, #0
 8005516:	220a      	movs	r2, #10
 8005518:	4620      	mov	r0, r4
 800551a:	f000 f8c9 	bl	80056b0 <__multadd>
 800551e:	4606      	mov	r6, r0
 8005520:	e7f2      	b.n	8005508 <_dtoa_r+0xaa0>
 8005522:	f04f 0900 	mov.w	r9, #0
 8005526:	2201      	movs	r2, #1
 8005528:	9904      	ldr	r1, [sp, #16]
 800552a:	4620      	mov	r0, r4
 800552c:	f000 fa36 	bl	800599c <__lshift>
 8005530:	4639      	mov	r1, r7
 8005532:	9004      	str	r0, [sp, #16]
 8005534:	f000 fa86 	bl	8005a44 <__mcmp>
 8005538:	2800      	cmp	r0, #0
 800553a:	dcb6      	bgt.n	80054aa <_dtoa_r+0xa42>
 800553c:	d102      	bne.n	8005544 <_dtoa_r+0xadc>
 800553e:	f018 0f01 	tst.w	r8, #1
 8005542:	d1b2      	bne.n	80054aa <_dtoa_r+0xa42>
 8005544:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005548:	2b30      	cmp	r3, #48	; 0x30
 800554a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800554e:	f47f af0a 	bne.w	8005366 <_dtoa_r+0x8fe>
 8005552:	4615      	mov	r5, r2
 8005554:	e7f6      	b.n	8005544 <_dtoa_r+0xadc>
 8005556:	4593      	cmp	fp, r2
 8005558:	d105      	bne.n	8005566 <_dtoa_r+0xafe>
 800555a:	2331      	movs	r3, #49	; 0x31
 800555c:	f10a 0a01 	add.w	sl, sl, #1
 8005560:	f88b 3000 	strb.w	r3, [fp]
 8005564:	e6ff      	b.n	8005366 <_dtoa_r+0x8fe>
 8005566:	4615      	mov	r5, r2
 8005568:	e79f      	b.n	80054aa <_dtoa_r+0xa42>
 800556a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80055d0 <_dtoa_r+0xb68>
 800556e:	e007      	b.n	8005580 <_dtoa_r+0xb18>
 8005570:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005572:	f8df b060 	ldr.w	fp, [pc, #96]	; 80055d4 <_dtoa_r+0xb6c>
 8005576:	b11b      	cbz	r3, 8005580 <_dtoa_r+0xb18>
 8005578:	f10b 0308 	add.w	r3, fp, #8
 800557c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	4658      	mov	r0, fp
 8005582:	b017      	add	sp, #92	; 0x5c
 8005584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005588:	9b06      	ldr	r3, [sp, #24]
 800558a:	2b01      	cmp	r3, #1
 800558c:	f77f ae35 	ble.w	80051fa <_dtoa_r+0x792>
 8005590:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005592:	9307      	str	r3, [sp, #28]
 8005594:	e649      	b.n	800522a <_dtoa_r+0x7c2>
 8005596:	9b02      	ldr	r3, [sp, #8]
 8005598:	2b00      	cmp	r3, #0
 800559a:	dc03      	bgt.n	80055a4 <_dtoa_r+0xb3c>
 800559c:	9b06      	ldr	r3, [sp, #24]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	f73f aecc 	bgt.w	800533c <_dtoa_r+0x8d4>
 80055a4:	465d      	mov	r5, fp
 80055a6:	4639      	mov	r1, r7
 80055a8:	9804      	ldr	r0, [sp, #16]
 80055aa:	f7ff f9d0 	bl	800494e <quorem>
 80055ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80055b2:	f805 8b01 	strb.w	r8, [r5], #1
 80055b6:	9a02      	ldr	r2, [sp, #8]
 80055b8:	eba5 030b 	sub.w	r3, r5, fp
 80055bc:	429a      	cmp	r2, r3
 80055be:	ddb0      	ble.n	8005522 <_dtoa_r+0xaba>
 80055c0:	2300      	movs	r3, #0
 80055c2:	220a      	movs	r2, #10
 80055c4:	9904      	ldr	r1, [sp, #16]
 80055c6:	4620      	mov	r0, r4
 80055c8:	f000 f872 	bl	80056b0 <__multadd>
 80055cc:	9004      	str	r0, [sp, #16]
 80055ce:	e7ea      	b.n	80055a6 <_dtoa_r+0xb3e>
 80055d0:	08005eb0 	.word	0x08005eb0
 80055d4:	08005eb2 	.word	0x08005eb2

080055d8 <_localeconv_r>:
 80055d8:	4b04      	ldr	r3, [pc, #16]	; (80055ec <_localeconv_r+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6a18      	ldr	r0, [r3, #32]
 80055de:	4b04      	ldr	r3, [pc, #16]	; (80055f0 <_localeconv_r+0x18>)
 80055e0:	2800      	cmp	r0, #0
 80055e2:	bf08      	it	eq
 80055e4:	4618      	moveq	r0, r3
 80055e6:	30f0      	adds	r0, #240	; 0xf0
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	20000114 	.word	0x20000114
 80055f0:	20000178 	.word	0x20000178

080055f4 <malloc>:
 80055f4:	4b02      	ldr	r3, [pc, #8]	; (8005600 <malloc+0xc>)
 80055f6:	4601      	mov	r1, r0
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f000 baf7 	b.w	8005bec <_malloc_r>
 80055fe:	bf00      	nop
 8005600:	20000114 	.word	0x20000114

08005604 <memcpy>:
 8005604:	b510      	push	{r4, lr}
 8005606:	1e43      	subs	r3, r0, #1
 8005608:	440a      	add	r2, r1
 800560a:	4291      	cmp	r1, r2
 800560c:	d100      	bne.n	8005610 <memcpy+0xc>
 800560e:	bd10      	pop	{r4, pc}
 8005610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005618:	e7f7      	b.n	800560a <memcpy+0x6>

0800561a <_Balloc>:
 800561a:	b570      	push	{r4, r5, r6, lr}
 800561c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800561e:	4604      	mov	r4, r0
 8005620:	460e      	mov	r6, r1
 8005622:	b93d      	cbnz	r5, 8005634 <_Balloc+0x1a>
 8005624:	2010      	movs	r0, #16
 8005626:	f7ff ffe5 	bl	80055f4 <malloc>
 800562a:	6260      	str	r0, [r4, #36]	; 0x24
 800562c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005630:	6005      	str	r5, [r0, #0]
 8005632:	60c5      	str	r5, [r0, #12]
 8005634:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005636:	68eb      	ldr	r3, [r5, #12]
 8005638:	b183      	cbz	r3, 800565c <_Balloc+0x42>
 800563a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005642:	b9b8      	cbnz	r0, 8005674 <_Balloc+0x5a>
 8005644:	2101      	movs	r1, #1
 8005646:	fa01 f506 	lsl.w	r5, r1, r6
 800564a:	1d6a      	adds	r2, r5, #5
 800564c:	0092      	lsls	r2, r2, #2
 800564e:	4620      	mov	r0, r4
 8005650:	f000 fabe 	bl	8005bd0 <_calloc_r>
 8005654:	b160      	cbz	r0, 8005670 <_Balloc+0x56>
 8005656:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800565a:	e00e      	b.n	800567a <_Balloc+0x60>
 800565c:	2221      	movs	r2, #33	; 0x21
 800565e:	2104      	movs	r1, #4
 8005660:	4620      	mov	r0, r4
 8005662:	f000 fab5 	bl	8005bd0 <_calloc_r>
 8005666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005668:	60e8      	str	r0, [r5, #12]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1e4      	bne.n	800563a <_Balloc+0x20>
 8005670:	2000      	movs	r0, #0
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	6802      	ldr	r2, [r0, #0]
 8005676:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800567a:	2300      	movs	r3, #0
 800567c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005680:	e7f7      	b.n	8005672 <_Balloc+0x58>

08005682 <_Bfree>:
 8005682:	b570      	push	{r4, r5, r6, lr}
 8005684:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005686:	4606      	mov	r6, r0
 8005688:	460d      	mov	r5, r1
 800568a:	b93c      	cbnz	r4, 800569c <_Bfree+0x1a>
 800568c:	2010      	movs	r0, #16
 800568e:	f7ff ffb1 	bl	80055f4 <malloc>
 8005692:	6270      	str	r0, [r6, #36]	; 0x24
 8005694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005698:	6004      	str	r4, [r0, #0]
 800569a:	60c4      	str	r4, [r0, #12]
 800569c:	b13d      	cbz	r5, 80056ae <_Bfree+0x2c>
 800569e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80056a0:	686a      	ldr	r2, [r5, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056a8:	6029      	str	r1, [r5, #0]
 80056aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80056ae:	bd70      	pop	{r4, r5, r6, pc}

080056b0 <__multadd>:
 80056b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056b4:	690d      	ldr	r5, [r1, #16]
 80056b6:	461f      	mov	r7, r3
 80056b8:	4606      	mov	r6, r0
 80056ba:	460c      	mov	r4, r1
 80056bc:	f101 0c14 	add.w	ip, r1, #20
 80056c0:	2300      	movs	r3, #0
 80056c2:	f8dc 0000 	ldr.w	r0, [ip]
 80056c6:	b281      	uxth	r1, r0
 80056c8:	fb02 7101 	mla	r1, r2, r1, r7
 80056cc:	0c0f      	lsrs	r7, r1, #16
 80056ce:	0c00      	lsrs	r0, r0, #16
 80056d0:	fb02 7000 	mla	r0, r2, r0, r7
 80056d4:	b289      	uxth	r1, r1
 80056d6:	3301      	adds	r3, #1
 80056d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80056dc:	429d      	cmp	r5, r3
 80056de:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80056e2:	f84c 1b04 	str.w	r1, [ip], #4
 80056e6:	dcec      	bgt.n	80056c2 <__multadd+0x12>
 80056e8:	b1d7      	cbz	r7, 8005720 <__multadd+0x70>
 80056ea:	68a3      	ldr	r3, [r4, #8]
 80056ec:	42ab      	cmp	r3, r5
 80056ee:	dc12      	bgt.n	8005716 <__multadd+0x66>
 80056f0:	6861      	ldr	r1, [r4, #4]
 80056f2:	4630      	mov	r0, r6
 80056f4:	3101      	adds	r1, #1
 80056f6:	f7ff ff90 	bl	800561a <_Balloc>
 80056fa:	6922      	ldr	r2, [r4, #16]
 80056fc:	3202      	adds	r2, #2
 80056fe:	f104 010c 	add.w	r1, r4, #12
 8005702:	4680      	mov	r8, r0
 8005704:	0092      	lsls	r2, r2, #2
 8005706:	300c      	adds	r0, #12
 8005708:	f7ff ff7c 	bl	8005604 <memcpy>
 800570c:	4621      	mov	r1, r4
 800570e:	4630      	mov	r0, r6
 8005710:	f7ff ffb7 	bl	8005682 <_Bfree>
 8005714:	4644      	mov	r4, r8
 8005716:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800571a:	3501      	adds	r5, #1
 800571c:	615f      	str	r7, [r3, #20]
 800571e:	6125      	str	r5, [r4, #16]
 8005720:	4620      	mov	r0, r4
 8005722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005726 <__hi0bits>:
 8005726:	0c02      	lsrs	r2, r0, #16
 8005728:	0412      	lsls	r2, r2, #16
 800572a:	4603      	mov	r3, r0
 800572c:	b9b2      	cbnz	r2, 800575c <__hi0bits+0x36>
 800572e:	0403      	lsls	r3, r0, #16
 8005730:	2010      	movs	r0, #16
 8005732:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005736:	bf04      	itt	eq
 8005738:	021b      	lsleq	r3, r3, #8
 800573a:	3008      	addeq	r0, #8
 800573c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005740:	bf04      	itt	eq
 8005742:	011b      	lsleq	r3, r3, #4
 8005744:	3004      	addeq	r0, #4
 8005746:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800574a:	bf04      	itt	eq
 800574c:	009b      	lsleq	r3, r3, #2
 800574e:	3002      	addeq	r0, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	db06      	blt.n	8005762 <__hi0bits+0x3c>
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	d503      	bpl.n	8005760 <__hi0bits+0x3a>
 8005758:	3001      	adds	r0, #1
 800575a:	4770      	bx	lr
 800575c:	2000      	movs	r0, #0
 800575e:	e7e8      	b.n	8005732 <__hi0bits+0xc>
 8005760:	2020      	movs	r0, #32
 8005762:	4770      	bx	lr

08005764 <__lo0bits>:
 8005764:	6803      	ldr	r3, [r0, #0]
 8005766:	f013 0207 	ands.w	r2, r3, #7
 800576a:	4601      	mov	r1, r0
 800576c:	d00b      	beq.n	8005786 <__lo0bits+0x22>
 800576e:	07da      	lsls	r2, r3, #31
 8005770:	d423      	bmi.n	80057ba <__lo0bits+0x56>
 8005772:	0798      	lsls	r0, r3, #30
 8005774:	bf49      	itett	mi
 8005776:	085b      	lsrmi	r3, r3, #1
 8005778:	089b      	lsrpl	r3, r3, #2
 800577a:	2001      	movmi	r0, #1
 800577c:	600b      	strmi	r3, [r1, #0]
 800577e:	bf5c      	itt	pl
 8005780:	600b      	strpl	r3, [r1, #0]
 8005782:	2002      	movpl	r0, #2
 8005784:	4770      	bx	lr
 8005786:	b298      	uxth	r0, r3
 8005788:	b9a8      	cbnz	r0, 80057b6 <__lo0bits+0x52>
 800578a:	0c1b      	lsrs	r3, r3, #16
 800578c:	2010      	movs	r0, #16
 800578e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005792:	bf04      	itt	eq
 8005794:	0a1b      	lsreq	r3, r3, #8
 8005796:	3008      	addeq	r0, #8
 8005798:	071a      	lsls	r2, r3, #28
 800579a:	bf04      	itt	eq
 800579c:	091b      	lsreq	r3, r3, #4
 800579e:	3004      	addeq	r0, #4
 80057a0:	079a      	lsls	r2, r3, #30
 80057a2:	bf04      	itt	eq
 80057a4:	089b      	lsreq	r3, r3, #2
 80057a6:	3002      	addeq	r0, #2
 80057a8:	07da      	lsls	r2, r3, #31
 80057aa:	d402      	bmi.n	80057b2 <__lo0bits+0x4e>
 80057ac:	085b      	lsrs	r3, r3, #1
 80057ae:	d006      	beq.n	80057be <__lo0bits+0x5a>
 80057b0:	3001      	adds	r0, #1
 80057b2:	600b      	str	r3, [r1, #0]
 80057b4:	4770      	bx	lr
 80057b6:	4610      	mov	r0, r2
 80057b8:	e7e9      	b.n	800578e <__lo0bits+0x2a>
 80057ba:	2000      	movs	r0, #0
 80057bc:	4770      	bx	lr
 80057be:	2020      	movs	r0, #32
 80057c0:	4770      	bx	lr

080057c2 <__i2b>:
 80057c2:	b510      	push	{r4, lr}
 80057c4:	460c      	mov	r4, r1
 80057c6:	2101      	movs	r1, #1
 80057c8:	f7ff ff27 	bl	800561a <_Balloc>
 80057cc:	2201      	movs	r2, #1
 80057ce:	6144      	str	r4, [r0, #20]
 80057d0:	6102      	str	r2, [r0, #16]
 80057d2:	bd10      	pop	{r4, pc}

080057d4 <__multiply>:
 80057d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d8:	4614      	mov	r4, r2
 80057da:	690a      	ldr	r2, [r1, #16]
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	429a      	cmp	r2, r3
 80057e0:	bfb8      	it	lt
 80057e2:	460b      	movlt	r3, r1
 80057e4:	4688      	mov	r8, r1
 80057e6:	bfbc      	itt	lt
 80057e8:	46a0      	movlt	r8, r4
 80057ea:	461c      	movlt	r4, r3
 80057ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80057f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80057f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80057f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80057fc:	eb07 0609 	add.w	r6, r7, r9
 8005800:	42b3      	cmp	r3, r6
 8005802:	bfb8      	it	lt
 8005804:	3101      	addlt	r1, #1
 8005806:	f7ff ff08 	bl	800561a <_Balloc>
 800580a:	f100 0514 	add.w	r5, r0, #20
 800580e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005812:	462b      	mov	r3, r5
 8005814:	2200      	movs	r2, #0
 8005816:	4573      	cmp	r3, lr
 8005818:	d316      	bcc.n	8005848 <__multiply+0x74>
 800581a:	f104 0214 	add.w	r2, r4, #20
 800581e:	f108 0114 	add.w	r1, r8, #20
 8005822:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005826:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	9b00      	ldr	r3, [sp, #0]
 800582e:	9201      	str	r2, [sp, #4]
 8005830:	4293      	cmp	r3, r2
 8005832:	d80c      	bhi.n	800584e <__multiply+0x7a>
 8005834:	2e00      	cmp	r6, #0
 8005836:	dd03      	ble.n	8005840 <__multiply+0x6c>
 8005838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800583c:	2b00      	cmp	r3, #0
 800583e:	d05d      	beq.n	80058fc <__multiply+0x128>
 8005840:	6106      	str	r6, [r0, #16]
 8005842:	b003      	add	sp, #12
 8005844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005848:	f843 2b04 	str.w	r2, [r3], #4
 800584c:	e7e3      	b.n	8005816 <__multiply+0x42>
 800584e:	f8b2 b000 	ldrh.w	fp, [r2]
 8005852:	f1bb 0f00 	cmp.w	fp, #0
 8005856:	d023      	beq.n	80058a0 <__multiply+0xcc>
 8005858:	4689      	mov	r9, r1
 800585a:	46ac      	mov	ip, r5
 800585c:	f04f 0800 	mov.w	r8, #0
 8005860:	f859 4b04 	ldr.w	r4, [r9], #4
 8005864:	f8dc a000 	ldr.w	sl, [ip]
 8005868:	b2a3      	uxth	r3, r4
 800586a:	fa1f fa8a 	uxth.w	sl, sl
 800586e:	fb0b a303 	mla	r3, fp, r3, sl
 8005872:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005876:	f8dc 4000 	ldr.w	r4, [ip]
 800587a:	4443      	add	r3, r8
 800587c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005880:	fb0b 840a 	mla	r4, fp, sl, r8
 8005884:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005888:	46e2      	mov	sl, ip
 800588a:	b29b      	uxth	r3, r3
 800588c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005890:	454f      	cmp	r7, r9
 8005892:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005896:	f84a 3b04 	str.w	r3, [sl], #4
 800589a:	d82b      	bhi.n	80058f4 <__multiply+0x120>
 800589c:	f8cc 8004 	str.w	r8, [ip, #4]
 80058a0:	9b01      	ldr	r3, [sp, #4]
 80058a2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80058a6:	3204      	adds	r2, #4
 80058a8:	f1ba 0f00 	cmp.w	sl, #0
 80058ac:	d020      	beq.n	80058f0 <__multiply+0x11c>
 80058ae:	682b      	ldr	r3, [r5, #0]
 80058b0:	4689      	mov	r9, r1
 80058b2:	46a8      	mov	r8, r5
 80058b4:	f04f 0b00 	mov.w	fp, #0
 80058b8:	f8b9 c000 	ldrh.w	ip, [r9]
 80058bc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80058c0:	fb0a 440c 	mla	r4, sl, ip, r4
 80058c4:	445c      	add	r4, fp
 80058c6:	46c4      	mov	ip, r8
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80058ce:	f84c 3b04 	str.w	r3, [ip], #4
 80058d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80058d6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80058da:	0c1b      	lsrs	r3, r3, #16
 80058dc:	fb0a b303 	mla	r3, sl, r3, fp
 80058e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80058e4:	454f      	cmp	r7, r9
 80058e6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80058ea:	d805      	bhi.n	80058f8 <__multiply+0x124>
 80058ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80058f0:	3504      	adds	r5, #4
 80058f2:	e79b      	b.n	800582c <__multiply+0x58>
 80058f4:	46d4      	mov	ip, sl
 80058f6:	e7b3      	b.n	8005860 <__multiply+0x8c>
 80058f8:	46e0      	mov	r8, ip
 80058fa:	e7dd      	b.n	80058b8 <__multiply+0xe4>
 80058fc:	3e01      	subs	r6, #1
 80058fe:	e799      	b.n	8005834 <__multiply+0x60>

08005900 <__pow5mult>:
 8005900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005904:	4615      	mov	r5, r2
 8005906:	f012 0203 	ands.w	r2, r2, #3
 800590a:	4606      	mov	r6, r0
 800590c:	460f      	mov	r7, r1
 800590e:	d007      	beq.n	8005920 <__pow5mult+0x20>
 8005910:	3a01      	subs	r2, #1
 8005912:	4c21      	ldr	r4, [pc, #132]	; (8005998 <__pow5mult+0x98>)
 8005914:	2300      	movs	r3, #0
 8005916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800591a:	f7ff fec9 	bl	80056b0 <__multadd>
 800591e:	4607      	mov	r7, r0
 8005920:	10ad      	asrs	r5, r5, #2
 8005922:	d035      	beq.n	8005990 <__pow5mult+0x90>
 8005924:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005926:	b93c      	cbnz	r4, 8005938 <__pow5mult+0x38>
 8005928:	2010      	movs	r0, #16
 800592a:	f7ff fe63 	bl	80055f4 <malloc>
 800592e:	6270      	str	r0, [r6, #36]	; 0x24
 8005930:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005934:	6004      	str	r4, [r0, #0]
 8005936:	60c4      	str	r4, [r0, #12]
 8005938:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800593c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005940:	b94c      	cbnz	r4, 8005956 <__pow5mult+0x56>
 8005942:	f240 2171 	movw	r1, #625	; 0x271
 8005946:	4630      	mov	r0, r6
 8005948:	f7ff ff3b 	bl	80057c2 <__i2b>
 800594c:	2300      	movs	r3, #0
 800594e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005952:	4604      	mov	r4, r0
 8005954:	6003      	str	r3, [r0, #0]
 8005956:	f04f 0800 	mov.w	r8, #0
 800595a:	07eb      	lsls	r3, r5, #31
 800595c:	d50a      	bpl.n	8005974 <__pow5mult+0x74>
 800595e:	4639      	mov	r1, r7
 8005960:	4622      	mov	r2, r4
 8005962:	4630      	mov	r0, r6
 8005964:	f7ff ff36 	bl	80057d4 <__multiply>
 8005968:	4639      	mov	r1, r7
 800596a:	4681      	mov	r9, r0
 800596c:	4630      	mov	r0, r6
 800596e:	f7ff fe88 	bl	8005682 <_Bfree>
 8005972:	464f      	mov	r7, r9
 8005974:	106d      	asrs	r5, r5, #1
 8005976:	d00b      	beq.n	8005990 <__pow5mult+0x90>
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	b938      	cbnz	r0, 800598c <__pow5mult+0x8c>
 800597c:	4622      	mov	r2, r4
 800597e:	4621      	mov	r1, r4
 8005980:	4630      	mov	r0, r6
 8005982:	f7ff ff27 	bl	80057d4 <__multiply>
 8005986:	6020      	str	r0, [r4, #0]
 8005988:	f8c0 8000 	str.w	r8, [r0]
 800598c:	4604      	mov	r4, r0
 800598e:	e7e4      	b.n	800595a <__pow5mult+0x5a>
 8005990:	4638      	mov	r0, r7
 8005992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005996:	bf00      	nop
 8005998:	08005fb0 	.word	0x08005fb0

0800599c <__lshift>:
 800599c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a0:	460c      	mov	r4, r1
 80059a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	6849      	ldr	r1, [r1, #4]
 80059aa:	eb0a 0903 	add.w	r9, sl, r3
 80059ae:	68a3      	ldr	r3, [r4, #8]
 80059b0:	4607      	mov	r7, r0
 80059b2:	4616      	mov	r6, r2
 80059b4:	f109 0501 	add.w	r5, r9, #1
 80059b8:	42ab      	cmp	r3, r5
 80059ba:	db32      	blt.n	8005a22 <__lshift+0x86>
 80059bc:	4638      	mov	r0, r7
 80059be:	f7ff fe2c 	bl	800561a <_Balloc>
 80059c2:	2300      	movs	r3, #0
 80059c4:	4680      	mov	r8, r0
 80059c6:	f100 0114 	add.w	r1, r0, #20
 80059ca:	461a      	mov	r2, r3
 80059cc:	4553      	cmp	r3, sl
 80059ce:	db2b      	blt.n	8005a28 <__lshift+0x8c>
 80059d0:	6920      	ldr	r0, [r4, #16]
 80059d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059d6:	f104 0314 	add.w	r3, r4, #20
 80059da:	f016 021f 	ands.w	r2, r6, #31
 80059de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059e6:	d025      	beq.n	8005a34 <__lshift+0x98>
 80059e8:	f1c2 0e20 	rsb	lr, r2, #32
 80059ec:	2000      	movs	r0, #0
 80059ee:	681e      	ldr	r6, [r3, #0]
 80059f0:	468a      	mov	sl, r1
 80059f2:	4096      	lsls	r6, r2
 80059f4:	4330      	orrs	r0, r6
 80059f6:	f84a 0b04 	str.w	r0, [sl], #4
 80059fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80059fe:	459c      	cmp	ip, r3
 8005a00:	fa20 f00e 	lsr.w	r0, r0, lr
 8005a04:	d814      	bhi.n	8005a30 <__lshift+0x94>
 8005a06:	6048      	str	r0, [r1, #4]
 8005a08:	b108      	cbz	r0, 8005a0e <__lshift+0x72>
 8005a0a:	f109 0502 	add.w	r5, r9, #2
 8005a0e:	3d01      	subs	r5, #1
 8005a10:	4638      	mov	r0, r7
 8005a12:	f8c8 5010 	str.w	r5, [r8, #16]
 8005a16:	4621      	mov	r1, r4
 8005a18:	f7ff fe33 	bl	8005682 <_Bfree>
 8005a1c:	4640      	mov	r0, r8
 8005a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a22:	3101      	adds	r1, #1
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	e7c7      	b.n	80059b8 <__lshift+0x1c>
 8005a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	e7cd      	b.n	80059cc <__lshift+0x30>
 8005a30:	4651      	mov	r1, sl
 8005a32:	e7dc      	b.n	80059ee <__lshift+0x52>
 8005a34:	3904      	subs	r1, #4
 8005a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a3a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a3e:	459c      	cmp	ip, r3
 8005a40:	d8f9      	bhi.n	8005a36 <__lshift+0x9a>
 8005a42:	e7e4      	b.n	8005a0e <__lshift+0x72>

08005a44 <__mcmp>:
 8005a44:	6903      	ldr	r3, [r0, #16]
 8005a46:	690a      	ldr	r2, [r1, #16]
 8005a48:	1a9b      	subs	r3, r3, r2
 8005a4a:	b530      	push	{r4, r5, lr}
 8005a4c:	d10c      	bne.n	8005a68 <__mcmp+0x24>
 8005a4e:	0092      	lsls	r2, r2, #2
 8005a50:	3014      	adds	r0, #20
 8005a52:	3114      	adds	r1, #20
 8005a54:	1884      	adds	r4, r0, r2
 8005a56:	4411      	add	r1, r2
 8005a58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a60:	4295      	cmp	r5, r2
 8005a62:	d003      	beq.n	8005a6c <__mcmp+0x28>
 8005a64:	d305      	bcc.n	8005a72 <__mcmp+0x2e>
 8005a66:	2301      	movs	r3, #1
 8005a68:	4618      	mov	r0, r3
 8005a6a:	bd30      	pop	{r4, r5, pc}
 8005a6c:	42a0      	cmp	r0, r4
 8005a6e:	d3f3      	bcc.n	8005a58 <__mcmp+0x14>
 8005a70:	e7fa      	b.n	8005a68 <__mcmp+0x24>
 8005a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a76:	e7f7      	b.n	8005a68 <__mcmp+0x24>

08005a78 <__mdiff>:
 8005a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a7c:	460d      	mov	r5, r1
 8005a7e:	4607      	mov	r7, r0
 8005a80:	4611      	mov	r1, r2
 8005a82:	4628      	mov	r0, r5
 8005a84:	4614      	mov	r4, r2
 8005a86:	f7ff ffdd 	bl	8005a44 <__mcmp>
 8005a8a:	1e06      	subs	r6, r0, #0
 8005a8c:	d108      	bne.n	8005aa0 <__mdiff+0x28>
 8005a8e:	4631      	mov	r1, r6
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7ff fdc2 	bl	800561a <_Balloc>
 8005a96:	2301      	movs	r3, #1
 8005a98:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa0:	bfa4      	itt	ge
 8005aa2:	4623      	movge	r3, r4
 8005aa4:	462c      	movge	r4, r5
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	6861      	ldr	r1, [r4, #4]
 8005aaa:	bfa6      	itte	ge
 8005aac:	461d      	movge	r5, r3
 8005aae:	2600      	movge	r6, #0
 8005ab0:	2601      	movlt	r6, #1
 8005ab2:	f7ff fdb2 	bl	800561a <_Balloc>
 8005ab6:	692b      	ldr	r3, [r5, #16]
 8005ab8:	60c6      	str	r6, [r0, #12]
 8005aba:	6926      	ldr	r6, [r4, #16]
 8005abc:	f105 0914 	add.w	r9, r5, #20
 8005ac0:	f104 0214 	add.w	r2, r4, #20
 8005ac4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005ac8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005acc:	f100 0514 	add.w	r5, r0, #20
 8005ad0:	f04f 0e00 	mov.w	lr, #0
 8005ad4:	f852 ab04 	ldr.w	sl, [r2], #4
 8005ad8:	f859 4b04 	ldr.w	r4, [r9], #4
 8005adc:	fa1e f18a 	uxtah	r1, lr, sl
 8005ae0:	b2a3      	uxth	r3, r4
 8005ae2:	1ac9      	subs	r1, r1, r3
 8005ae4:	0c23      	lsrs	r3, r4, #16
 8005ae6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005aea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005aee:	b289      	uxth	r1, r1
 8005af0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005af4:	45c8      	cmp	r8, r9
 8005af6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005afa:	4694      	mov	ip, r2
 8005afc:	f845 3b04 	str.w	r3, [r5], #4
 8005b00:	d8e8      	bhi.n	8005ad4 <__mdiff+0x5c>
 8005b02:	45bc      	cmp	ip, r7
 8005b04:	d304      	bcc.n	8005b10 <__mdiff+0x98>
 8005b06:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005b0a:	b183      	cbz	r3, 8005b2e <__mdiff+0xb6>
 8005b0c:	6106      	str	r6, [r0, #16]
 8005b0e:	e7c5      	b.n	8005a9c <__mdiff+0x24>
 8005b10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005b14:	fa1e f381 	uxtah	r3, lr, r1
 8005b18:	141a      	asrs	r2, r3, #16
 8005b1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b24:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005b28:	f845 3b04 	str.w	r3, [r5], #4
 8005b2c:	e7e9      	b.n	8005b02 <__mdiff+0x8a>
 8005b2e:	3e01      	subs	r6, #1
 8005b30:	e7e9      	b.n	8005b06 <__mdiff+0x8e>

08005b32 <__d2b>:
 8005b32:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b36:	460e      	mov	r6, r1
 8005b38:	2101      	movs	r1, #1
 8005b3a:	ec59 8b10 	vmov	r8, r9, d0
 8005b3e:	4615      	mov	r5, r2
 8005b40:	f7ff fd6b 	bl	800561a <_Balloc>
 8005b44:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005b48:	4607      	mov	r7, r0
 8005b4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b4e:	bb34      	cbnz	r4, 8005b9e <__d2b+0x6c>
 8005b50:	9301      	str	r3, [sp, #4]
 8005b52:	f1b8 0300 	subs.w	r3, r8, #0
 8005b56:	d027      	beq.n	8005ba8 <__d2b+0x76>
 8005b58:	a802      	add	r0, sp, #8
 8005b5a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005b5e:	f7ff fe01 	bl	8005764 <__lo0bits>
 8005b62:	9900      	ldr	r1, [sp, #0]
 8005b64:	b1f0      	cbz	r0, 8005ba4 <__d2b+0x72>
 8005b66:	9a01      	ldr	r2, [sp, #4]
 8005b68:	f1c0 0320 	rsb	r3, r0, #32
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	430b      	orrs	r3, r1
 8005b72:	40c2      	lsrs	r2, r0
 8005b74:	617b      	str	r3, [r7, #20]
 8005b76:	9201      	str	r2, [sp, #4]
 8005b78:	9b01      	ldr	r3, [sp, #4]
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf14      	ite	ne
 8005b80:	2102      	movne	r1, #2
 8005b82:	2101      	moveq	r1, #1
 8005b84:	6139      	str	r1, [r7, #16]
 8005b86:	b1c4      	cbz	r4, 8005bba <__d2b+0x88>
 8005b88:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005b8c:	4404      	add	r4, r0
 8005b8e:	6034      	str	r4, [r6, #0]
 8005b90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b94:	6028      	str	r0, [r5, #0]
 8005b96:	4638      	mov	r0, r7
 8005b98:	b003      	add	sp, #12
 8005b9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ba2:	e7d5      	b.n	8005b50 <__d2b+0x1e>
 8005ba4:	6179      	str	r1, [r7, #20]
 8005ba6:	e7e7      	b.n	8005b78 <__d2b+0x46>
 8005ba8:	a801      	add	r0, sp, #4
 8005baa:	f7ff fddb 	bl	8005764 <__lo0bits>
 8005bae:	9b01      	ldr	r3, [sp, #4]
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	2101      	movs	r1, #1
 8005bb4:	6139      	str	r1, [r7, #16]
 8005bb6:	3020      	adds	r0, #32
 8005bb8:	e7e5      	b.n	8005b86 <__d2b+0x54>
 8005bba:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005bbe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005bc2:	6030      	str	r0, [r6, #0]
 8005bc4:	6918      	ldr	r0, [r3, #16]
 8005bc6:	f7ff fdae 	bl	8005726 <__hi0bits>
 8005bca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005bce:	e7e1      	b.n	8005b94 <__d2b+0x62>

08005bd0 <_calloc_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	fb02 f401 	mul.w	r4, r2, r1
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	f000 f808 	bl	8005bec <_malloc_r>
 8005bdc:	4605      	mov	r5, r0
 8005bde:	b118      	cbz	r0, 8005be8 <_calloc_r+0x18>
 8005be0:	4622      	mov	r2, r4
 8005be2:	2100      	movs	r1, #0
 8005be4:	f7fe fb62 	bl	80042ac <memset>
 8005be8:	4628      	mov	r0, r5
 8005bea:	bd38      	pop	{r3, r4, r5, pc}

08005bec <_malloc_r>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	1ccd      	adds	r5, r1, #3
 8005bf0:	f025 0503 	bic.w	r5, r5, #3
 8005bf4:	3508      	adds	r5, #8
 8005bf6:	2d0c      	cmp	r5, #12
 8005bf8:	bf38      	it	cc
 8005bfa:	250c      	movcc	r5, #12
 8005bfc:	2d00      	cmp	r5, #0
 8005bfe:	4606      	mov	r6, r0
 8005c00:	db01      	blt.n	8005c06 <_malloc_r+0x1a>
 8005c02:	42a9      	cmp	r1, r5
 8005c04:	d903      	bls.n	8005c0e <_malloc_r+0x22>
 8005c06:	230c      	movs	r3, #12
 8005c08:	6033      	str	r3, [r6, #0]
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	bd70      	pop	{r4, r5, r6, pc}
 8005c0e:	f000 f869 	bl	8005ce4 <__malloc_lock>
 8005c12:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <_malloc_r+0xac>)
 8005c14:	6814      	ldr	r4, [r2, #0]
 8005c16:	4621      	mov	r1, r4
 8005c18:	b991      	cbnz	r1, 8005c40 <_malloc_r+0x54>
 8005c1a:	4c20      	ldr	r4, [pc, #128]	; (8005c9c <_malloc_r+0xb0>)
 8005c1c:	6823      	ldr	r3, [r4, #0]
 8005c1e:	b91b      	cbnz	r3, 8005c28 <_malloc_r+0x3c>
 8005c20:	4630      	mov	r0, r6
 8005c22:	f000 f83d 	bl	8005ca0 <_sbrk_r>
 8005c26:	6020      	str	r0, [r4, #0]
 8005c28:	4629      	mov	r1, r5
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	f000 f838 	bl	8005ca0 <_sbrk_r>
 8005c30:	1c43      	adds	r3, r0, #1
 8005c32:	d124      	bne.n	8005c7e <_malloc_r+0x92>
 8005c34:	230c      	movs	r3, #12
 8005c36:	6033      	str	r3, [r6, #0]
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f000 f854 	bl	8005ce6 <__malloc_unlock>
 8005c3e:	e7e4      	b.n	8005c0a <_malloc_r+0x1e>
 8005c40:	680b      	ldr	r3, [r1, #0]
 8005c42:	1b5b      	subs	r3, r3, r5
 8005c44:	d418      	bmi.n	8005c78 <_malloc_r+0x8c>
 8005c46:	2b0b      	cmp	r3, #11
 8005c48:	d90f      	bls.n	8005c6a <_malloc_r+0x7e>
 8005c4a:	600b      	str	r3, [r1, #0]
 8005c4c:	50cd      	str	r5, [r1, r3]
 8005c4e:	18cc      	adds	r4, r1, r3
 8005c50:	4630      	mov	r0, r6
 8005c52:	f000 f848 	bl	8005ce6 <__malloc_unlock>
 8005c56:	f104 000b 	add.w	r0, r4, #11
 8005c5a:	1d23      	adds	r3, r4, #4
 8005c5c:	f020 0007 	bic.w	r0, r0, #7
 8005c60:	1ac3      	subs	r3, r0, r3
 8005c62:	d0d3      	beq.n	8005c0c <_malloc_r+0x20>
 8005c64:	425a      	negs	r2, r3
 8005c66:	50e2      	str	r2, [r4, r3]
 8005c68:	e7d0      	b.n	8005c0c <_malloc_r+0x20>
 8005c6a:	428c      	cmp	r4, r1
 8005c6c:	684b      	ldr	r3, [r1, #4]
 8005c6e:	bf16      	itet	ne
 8005c70:	6063      	strne	r3, [r4, #4]
 8005c72:	6013      	streq	r3, [r2, #0]
 8005c74:	460c      	movne	r4, r1
 8005c76:	e7eb      	b.n	8005c50 <_malloc_r+0x64>
 8005c78:	460c      	mov	r4, r1
 8005c7a:	6849      	ldr	r1, [r1, #4]
 8005c7c:	e7cc      	b.n	8005c18 <_malloc_r+0x2c>
 8005c7e:	1cc4      	adds	r4, r0, #3
 8005c80:	f024 0403 	bic.w	r4, r4, #3
 8005c84:	42a0      	cmp	r0, r4
 8005c86:	d005      	beq.n	8005c94 <_malloc_r+0xa8>
 8005c88:	1a21      	subs	r1, r4, r0
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f000 f808 	bl	8005ca0 <_sbrk_r>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d0cf      	beq.n	8005c34 <_malloc_r+0x48>
 8005c94:	6025      	str	r5, [r4, #0]
 8005c96:	e7db      	b.n	8005c50 <_malloc_r+0x64>
 8005c98:	20000304 	.word	0x20000304
 8005c9c:	20000308 	.word	0x20000308

08005ca0 <_sbrk_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4c06      	ldr	r4, [pc, #24]	; (8005cbc <_sbrk_r+0x1c>)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4605      	mov	r5, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	f7fe f9ce 	bl	800404c <_sbrk>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_sbrk_r+0x1a>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_sbrk_r+0x1a>
 8005cb8:	602b      	str	r3, [r5, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	20000574 	.word	0x20000574

08005cc0 <__ascii_mbtowc>:
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	b901      	cbnz	r1, 8005cc6 <__ascii_mbtowc+0x6>
 8005cc4:	a901      	add	r1, sp, #4
 8005cc6:	b142      	cbz	r2, 8005cda <__ascii_mbtowc+0x1a>
 8005cc8:	b14b      	cbz	r3, 8005cde <__ascii_mbtowc+0x1e>
 8005cca:	7813      	ldrb	r3, [r2, #0]
 8005ccc:	600b      	str	r3, [r1, #0]
 8005cce:	7812      	ldrb	r2, [r2, #0]
 8005cd0:	1c10      	adds	r0, r2, #0
 8005cd2:	bf18      	it	ne
 8005cd4:	2001      	movne	r0, #1
 8005cd6:	b002      	add	sp, #8
 8005cd8:	4770      	bx	lr
 8005cda:	4610      	mov	r0, r2
 8005cdc:	e7fb      	b.n	8005cd6 <__ascii_mbtowc+0x16>
 8005cde:	f06f 0001 	mvn.w	r0, #1
 8005ce2:	e7f8      	b.n	8005cd6 <__ascii_mbtowc+0x16>

08005ce4 <__malloc_lock>:
 8005ce4:	4770      	bx	lr

08005ce6 <__malloc_unlock>:
 8005ce6:	4770      	bx	lr

08005ce8 <__ascii_wctomb>:
 8005ce8:	b149      	cbz	r1, 8005cfe <__ascii_wctomb+0x16>
 8005cea:	2aff      	cmp	r2, #255	; 0xff
 8005cec:	bf85      	ittet	hi
 8005cee:	238a      	movhi	r3, #138	; 0x8a
 8005cf0:	6003      	strhi	r3, [r0, #0]
 8005cf2:	700a      	strbls	r2, [r1, #0]
 8005cf4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005cf8:	bf98      	it	ls
 8005cfa:	2001      	movls	r0, #1
 8005cfc:	4770      	bx	lr
 8005cfe:	4608      	mov	r0, r1
 8005d00:	4770      	bx	lr
	...

08005d04 <_init>:
 8005d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d06:	bf00      	nop
 8005d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0a:	bc08      	pop	{r3}
 8005d0c:	469e      	mov	lr, r3
 8005d0e:	4770      	bx	lr

08005d10 <_fini>:
 8005d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d12:	bf00      	nop
 8005d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d16:	bc08      	pop	{r3}
 8005d18:	469e      	mov	lr, r3
 8005d1a:	4770      	bx	lr
