{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487023355449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487023355450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:02:35 2017 " "Processing started: Mon Feb 13 23:02:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487023355450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487023355450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test2 -c Test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487023355450 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487023355691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""} { "Info" "ISGN_ENTITY_NAME" "3 substractor " "Found entity 3: substractor" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitadder " "Found entity 4: bitadder" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""} { "Info" "ISGN_ENTITY_NAME" "5 bitsubber " "Found entity 5: bitsubber" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontroller " "Found entity 1: ALUcontroller" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fde_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file fde_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDE_processor " "Found entity 1: FDE_processor" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructie_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructie_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructie_decoder " "Found entity 1: instructie_decoder" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file register_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_controller " "Found entity 1: register_controller" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test2 " "Found entity 1: Test2" {  } { { "Test2.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Test2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file program_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_ram " "Found entity 1: program_ram" {  } { { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023355739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023355739 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "led_register packed FDE_processor.v(20) " "Verilog HDL Port Declaration warning at FDE_processor.v(20): data type declaration for \"led_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355740 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "led_register FDE_processor.v(7) " "HDL info at FDE_processor.v(7): see declaration for object \"led_register\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355740 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "schakelaar_register packed FDE_processor.v(23) " "Verilog HDL Port Declaration warning at FDE_processor.v(23): data type declaration for \"schakelaar_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "schakelaar_register FDE_processor.v(4) " "HDL info at FDE_processor.v(4): see declaration for object \"schakelaar_register\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "knoppen_register packed FDE_processor.v(24) " "Verilog HDL Port Declaration warning at FDE_processor.v(24): data type declaration for \"knoppen_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "knoppen_register FDE_processor.v(5) " "HDL info at FDE_processor.v(5): see declaration for object \"knoppen_register\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "instructie packed Instructie_decoder.v(13) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(13): data type declaration for \"instructie\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "instructie Instructie_decoder.v(4) " "HDL info at Instructie_decoder.v(4): see declaration for object \"instructie\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "argument1 packed Instructie_decoder.v(14) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(14): data type declaration for \"argument1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "argument1 Instructie_decoder.v(5) " "HDL info at Instructie_decoder.v(5): see declaration for object \"argument1\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "argument2 packed Instructie_decoder.v(15) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(15): data type declaration for \"argument2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "argument2 Instructie_decoder.v(6) " "HDL info at Instructie_decoder.v(6): see declaration for object \"argument2\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "outputArgument packed Instructie_decoder.v(26) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(26): data type declaration for \"outputArgument\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "outputArgument Instructie_decoder.v(11) " "HDL info at Instructie_decoder.v(11): see declaration for object \"outputArgument\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355741 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "led_register packed Instructie_decoder.v(17) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(17): data type declaration for \"led_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "led_register Instructie_decoder.v(10) " "HDL info at Instructie_decoder.v(10): see declaration for object \"led_register\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "schakelaar_register packed Instructie_decoder.v(19) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(19): data type declaration for \"schakelaar_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "schakelaar_register Instructie_decoder.v(7) " "HDL info at Instructie_decoder.v(7): see declaration for object \"schakelaar_register\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "knoppen_register packed Instructie_decoder.v(20) " "Verilog HDL Port Declaration warning at Instructie_decoder.v(20): data type declaration for \"knoppen_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "knoppen_register Instructie_decoder.v(8) " "HDL info at Instructie_decoder.v(8): see declaration for object \"knoppen_register\"" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355742 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed Register_controller.v(17) " "Verilog HDL Port Declaration warning at Register_controller.v(17): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355748 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address Register_controller.v(6) " "HDL info at Register_controller.v(6): see declaration for object \"address\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355748 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "valueIn packed Register_controller.v(18) " "Verilog HDL Port Declaration warning at Register_controller.v(18): data type declaration for \"valueIn\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355748 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "valueIn Register_controller.v(7) " "HDL info at Register_controller.v(7): see declaration for object \"valueIn\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355748 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "valueOut packed Register_controller.v(19) " "Verilog HDL Port Declaration warning at Register_controller.v(19): data type declaration for \"valueOut\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "valueOut Register_controller.v(12) " "HDL info at Register_controller.v(12): see declaration for object \"valueOut\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "led_register packed Register_controller.v(25) " "Verilog HDL Port Declaration warning at Register_controller.v(25): data type declaration for \"led_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "led_register Register_controller.v(11) " "HDL info at Register_controller.v(11): see declaration for object \"led_register\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "schakelaar_register packed Register_controller.v(28) " "Verilog HDL Port Declaration warning at Register_controller.v(28): data type declaration for \"schakelaar_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 28 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "schakelaar_register Register_controller.v(8) " "HDL info at Register_controller.v(8): see declaration for object \"schakelaar_register\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "knoppen_register packed Register_controller.v(29) " "Verilog HDL Port Declaration warning at Register_controller.v(29): data type declaration for \"knoppen_register\" declares packed dimensions but the port declaration declaration does not" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 29 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "knoppen_register Register_controller.v(9) " "HDL info at Register_controller.v(9): see declaration for object \"knoppen_register\"" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FDE_processor " "Elaborating entity \"FDE_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487023355779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prevGedaan FDE_processor.v(36) " "Verilog HDL or VHDL warning at FDE_processor.v(36): object \"prevGedaan\" assigned a value but never read" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487023355780 "|FDE_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eersteKlok FDE_processor.v(37) " "Verilog HDL or VHDL warning at FDE_processor.v(37): object \"eersteKlok\" assigned a value but never read" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487023355780 "|FDE_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 FDE_processor.v(68) " "Verilog HDL assignment warning at FDE_processor.v(68): truncated value with size 32 to match size of target (31)" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355780 "|FDE_processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcBuffy FDE_processor.v(77) " "Verilog HDL Always Construct warning at FDE_processor.v(77): inferring latch(es) for variable \"pcBuffy\", which holds its previous value in one or more paths through the always construct" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355780 "|FDE_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructie_decoder instructie_decoder:deca " "Elaborating entity \"instructie_decoder\" for hierarchy \"instructie_decoder:deca\"" {  } { { "FDE_processor.v" "deca" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructieBuffer Instructie_decoder.v(33) " "Verilog HDL or VHDL warning at Instructie_decoder.v(33): object \"instructieBuffer\" assigned a value but never read" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487023355783 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(122) " "Verilog HDL assignment warning at Instructie_decoder.v(122): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355783 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(146) " "Verilog HDL assignment warning at Instructie_decoder.v(146): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355784 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(158) " "Verilog HDL assignment warning at Instructie_decoder.v(158): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355784 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(169) " "Verilog HDL assignment warning at Instructie_decoder.v(169): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355784 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 Instructie_decoder.v(176) " "Verilog HDL assignment warning at Instructie_decoder.v(176): truncated value with size 16 to match size of target (4)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355784 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(178) " "Verilog HDL assignment warning at Instructie_decoder.v(178): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355784 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(189) " "Verilog HDL assignment warning at Instructie_decoder.v(189): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355785 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(201) " "Verilog HDL assignment warning at Instructie_decoder.v(201): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355785 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(223) " "Verilog HDL assignment warning at Instructie_decoder.v(223): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355785 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(237) " "Verilog HDL assignment warning at Instructie_decoder.v(237): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355785 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(261) " "Verilog HDL assignment warning at Instructie_decoder.v(261): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355786 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(273) " "Verilog HDL assignment warning at Instructie_decoder.v(273): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355786 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(284) " "Verilog HDL assignment warning at Instructie_decoder.v(284): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355786 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 Instructie_decoder.v(291) " "Verilog HDL assignment warning at Instructie_decoder.v(291): truncated value with size 16 to match size of target (4)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355786 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(293) " "Verilog HDL assignment warning at Instructie_decoder.v(293): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355786 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(304) " "Verilog HDL assignment warning at Instructie_decoder.v(304): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355787 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(316) " "Verilog HDL assignment warning at Instructie_decoder.v(316): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355787 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(337) " "Verilog HDL assignment warning at Instructie_decoder.v(337): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355787 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(351) " "Verilog HDL assignment warning at Instructie_decoder.v(351): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355787 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(375) " "Verilog HDL assignment warning at Instructie_decoder.v(375): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355788 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(399) " "Verilog HDL assignment warning at Instructie_decoder.v(399): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355788 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(423) " "Verilog HDL assignment warning at Instructie_decoder.v(423): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355788 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(483) " "Verilog HDL assignment warning at Instructie_decoder.v(483): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355789 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(494) " "Verilog HDL assignment warning at Instructie_decoder.v(494): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355789 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(517) " "Verilog HDL assignment warning at Instructie_decoder.v(517): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355790 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instructie_decoder.v(529) " "Verilog HDL assignment warning at Instructie_decoder.v(529): truncated value with size 32 to match size of target (16)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355790 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instructie_decoder.v(533) " "Verilog HDL assignment warning at Instructie_decoder.v(533): truncated value with size 32 to match size of target (16)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355790 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(537) " "Verilog HDL assignment warning at Instructie_decoder.v(537): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355790 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(558) " "Verilog HDL assignment warning at Instructie_decoder.v(558): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355791 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(579) " "Verilog HDL assignment warning at Instructie_decoder.v(579): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355791 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(600) " "Verilog HDL assignment warning at Instructie_decoder.v(600): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355792 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(621) " "Verilog HDL assignment warning at Instructie_decoder.v(621): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355793 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(641) " "Verilog HDL assignment warning at Instructie_decoder.v(641): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355793 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(661) " "Verilog HDL assignment warning at Instructie_decoder.v(661): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355793 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(681) " "Verilog HDL assignment warning at Instructie_decoder.v(681): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355794 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(701) " "Verilog HDL assignment warning at Instructie_decoder.v(701): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355794 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(716) " "Verilog HDL assignment warning at Instructie_decoder.v(716): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355794 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(735) " "Verilog HDL assignment warning at Instructie_decoder.v(735): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355795 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(742) " "Verilog HDL assignment warning at Instructie_decoder.v(742): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355795 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(754) " "Verilog HDL assignment warning at Instructie_decoder.v(754): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355795 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Instructie_decoder.v(773) " "Verilog HDL assignment warning at Instructie_decoder.v(773): truncated value with size 9 to match size of target (6)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355795 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 Instructie_decoder.v(780) " "Verilog HDL assignment warning at Instructie_decoder.v(780): truncated value with size 16 to match size of target (13)" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355796 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Instructie_decoder.v(260) " "Verilog HDL Case Statement warning at Instructie_decoder.v(260): case item expression covers a value already covered by a previous case item" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 260 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1487023355796 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Instructie_decoder.v(462) " "Verilog HDL Case Statement warning at Instructie_decoder.v(462): case item expression covers a value already covered by a previous case item" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 462 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1487023355796 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Instructie_decoder.v(509) " "Verilog HDL Case Statement warning at Instructie_decoder.v(509): case item expression covers a value already covered by a previous case item" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 509 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1487023355796 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Instructie_decoder.v(772) " "Verilog HDL Case Statement warning at Instructie_decoder.v(772): case item expression covers a value already covered by a previous case item" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 772 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1487023355796 "|FDE_processor|instructie_decoder:deca"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_register Instructie_decoder.v(10) " "Output port \"led_register\" at Instructie_decoder.v(10) has no driver" {  } { { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487023355807 "|FDE_processor|instructie_decoder:deca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontroller instructie_decoder:deca\|ALUcontroller:alu " "Elaborating entity \"ALUcontroller\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\"" {  } { { "Instructie_decoder.v" "alu" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALUcontroller.v(163) " "Verilog HDL assignment warning at ALUcontroller.v(163): truncated value with size 32 to match size of target (16)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355846 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALUcontroller.v(168) " "Verilog HDL assignment warning at ALUcontroller.v(168): truncated value with size 32 to match size of target (16)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355846 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags ALUcontroller.v(76) " "Verilog HDL Always Construct warning at ALUcontroller.v(76): inferring latch(es) for variable \"flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355846 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags\[5\] ALUcontroller.v(51) " "Output port \"flags\[5\]\" at ALUcontroller.v(51) has no driver" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[2\] ALUcontroller.v(173) " "Inferred latch for \"flags\[2\]\" at ALUcontroller.v(173)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[3\] ALUcontroller.v(151) " "Inferred latch for \"flags\[3\]\" at ALUcontroller.v(151)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[0\] ALUcontroller.v(136) " "Inferred latch for \"flags\[0\]\" at ALUcontroller.v(136)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[1\] ALUcontroller.v(136) " "Inferred latch for \"flags\[1\]\" at ALUcontroller.v(136)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[4\] ALUcontroller.v(98) " "Inferred latch for \"flags\[4\]\" at ALUcontroller.v(98)" {  } { { "ALUcontroller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355847 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet " "Elaborating entity \"ALU\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\"" {  } { { "ALUcontroller.v" "piet" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coSubBuffer ALU.v(21) " "Verilog HDL or VHDL warning at ALU.v(21): object \"coSubBuffer\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coAddBuffer ALU.v(23) " "Verilog HDL or VHDL warning at ALU.v(23): object \"coAddBuffer\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinBuffer ALU.v(59) " "Verilog HDL warning at ALU.v(59): initial value for variable cinBuffer should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 59 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(89) " "Verilog HDL assignment warning at ALU.v(89): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(90) " "Verilog HDL assignment warning at ALU.v(90): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(91) " "Verilog HDL assignment warning at ALU.v(91): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(92) " "Verilog HDL assignment warning at ALU.v(92): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(93) " "Verilog HDL assignment warning at ALU.v(93): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ALU.v(94) " "Verilog HDL assignment warning at ALU.v(94): truncated value with size 8 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout ALU.v(73) " "Verilog HDL Always Construct warning at ALU.v(73): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "poep ALU.v(73) " "Verilog HDL Always Construct warning at ALU.v(73): inferring latch(es) for variable \"poep\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(73) " "Verilog HDL Always Construct warning at ALU.v(73): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(140) " "Inferred latch for \"out\[0\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(140) " "Inferred latch for \"out\[1\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(140) " "Inferred latch for \"out\[2\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(140) " "Inferred latch for \"out\[3\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(140) " "Inferred latch for \"out\[4\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(140) " "Inferred latch for \"out\[5\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355849 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(140) " "Inferred latch for \"out\[6\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355850 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(140) " "Inferred latch for \"out\[7\]\" at ALU.v(140)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355850 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout ALU.v(112) " "Inferred latch for \"cout\" at ALU.v(112)" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355850 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy " "Elaborating entity \"adder\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\"" {  } { { "ALU.v" "addy" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355851 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinreg ALU.v(175) " "Verilog HDL warning at ALU.v(175): initial value for variable cinreg should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 175 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1487023355851 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet|adder:addy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitadder instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\|bitadder:ba0 " "Elaborating entity \"bitadder\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|adder:addy\|bitadder:ba0\"" {  } { { "ALU.v" "ba0" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby " "Elaborating entity \"substractor\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\"" {  } { { "ALU.v" "subby" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355863 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cinreg ALU.v(246) " "Verilog HDL warning at ALU.v(246): initial value for variable cinreg should be constant" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 246 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1487023355864 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet|substractor:subby"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsubber instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\|bitsubber:ba0 " "Elaborating entity \"bitsubber\" for hierarchy \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|substractor:subby\|bitsubber:ba0\"" {  } { { "ALU.v" "ba0" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_controller instructie_decoder:deca\|register_controller:regControl " "Elaborating entity \"register_controller\" for hierarchy \"instructie_decoder:deca\|register_controller:regControl\"" {  } { { "Instructie_decoder.v" "regControl" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(43) " "Verilog HDL assignment warning at Register_controller.v(43): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355899 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(41) " "Verilog HDL assignment warning at Register_controller.v(41): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355899 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(50) " "Verilog HDL assignment warning at Register_controller.v(50): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355905 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(53) " "Verilog HDL assignment warning at Register_controller.v(53): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355905 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register_controller.v(56) " "Verilog HDL assignment warning at Register_controller.v(56): truncated value with size 32 to match size of target (8)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355906 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Register_controller.v(72) " "Verilog HDL assignment warning at Register_controller.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487023355907 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "nigguh Register_controller.v(64) " "Verilog HDL warning at Register_controller.v(64): assignments to nigguh create a combinational loop" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 64 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1487023355908 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_register Register_controller.v(64) " "Verilog HDL Always Construct warning at Register_controller.v(64): inferring latch(es) for variable \"led_register\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355908 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valueOut Register_controller.v(64) " "Verilog HDL Always Construct warning at Register_controller.v(64): inferring latch(es) for variable \"valueOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1487023355908 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[0\] Register_controller.v(68) " "Inferred latch for \"valueOut\[0\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355910 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[1\] Register_controller.v(68) " "Inferred latch for \"valueOut\[1\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355910 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[2\] Register_controller.v(68) " "Inferred latch for \"valueOut\[2\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355910 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[3\] Register_controller.v(68) " "Inferred latch for \"valueOut\[3\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355910 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[4\] Register_controller.v(68) " "Inferred latch for \"valueOut\[4\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355910 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[5\] Register_controller.v(68) " "Inferred latch for \"valueOut\[5\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[6\] Register_controller.v(68) " "Inferred latch for \"valueOut\[6\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[7\] Register_controller.v(68) " "Inferred latch for \"valueOut\[7\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[8\] Register_controller.v(68) " "Inferred latch for \"valueOut\[8\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[9\] Register_controller.v(68) " "Inferred latch for \"valueOut\[9\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[10\] Register_controller.v(68) " "Inferred latch for \"valueOut\[10\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[11\] Register_controller.v(68) " "Inferred latch for \"valueOut\[11\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[12\] Register_controller.v(68) " "Inferred latch for \"valueOut\[12\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[13\] Register_controller.v(68) " "Inferred latch for \"valueOut\[13\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[14\] Register_controller.v(68) " "Inferred latch for \"valueOut\[14\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355911 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valueOut\[15\] Register_controller.v(68) " "Inferred latch for \"valueOut\[15\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[0\] Register_controller.v(68) " "Inferred latch for \"led_register\[0\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[1\] Register_controller.v(68) " "Inferred latch for \"led_register\[1\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[2\] Register_controller.v(68) " "Inferred latch for \"led_register\[2\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[3\] Register_controller.v(68) " "Inferred latch for \"led_register\[3\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[4\] Register_controller.v(68) " "Inferred latch for \"led_register\[4\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[5\] Register_controller.v(68) " "Inferred latch for \"led_register\[5\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[6\] Register_controller.v(68) " "Inferred latch for \"led_register\[6\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355912 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_register\[7\] Register_controller.v(68) " "Inferred latch for \"led_register\[7\]\" at Register_controller.v(68)" {  } { { "Register_controller.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487023355913 "|FDE_processor|instructie_decoder:deca|register_controller:regControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_ram instructie_decoder:deca\|program_ram:ram_controller " "Elaborating entity \"program_ram\" for hierarchy \"instructie_decoder:deca\|program_ram:ram_controller\"" {  } { { "Instructie_decoder.v" "ram_controller" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\"" {  } { { "program_ram.v" "altsyncram_component" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\"" {  } { { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023355957 ""}  } { { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487023355957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9a1 " "Found entity 1: altsyncram_b9a1" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023356017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023356017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b9a1 instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated " "Elaborating entity \"altsyncram_b9a1\" for hierarchy \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom program_rom:rom " "Elaborating entity \"program_rom\" for hierarchy \"program_rom:rom\"" {  } { { "FDE_processor.v" "rom" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "altsyncram_component" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_rom:rom\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_inhoud2.hex " "Parameter \"init_file\" = \"rom_inhoud2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356030 ""}  } { { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487023356030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cn71 " "Found entity 1: altsyncram_cn71" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487023356092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487023356092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cn71 program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated " "Elaborating entity \"altsyncram_cn71\" for hierarchy \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487023356094 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 piet2 9 8 " "Port \"ordered port 3\" on the entity instantiation of \"piet2\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "ALUcontroller.v" "piet2" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 70 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1487023356190 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 piet 9 8 " "Port \"ordered port 3\" on the entity instantiation of \"piet\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "ALUcontroller.v" "piet" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 69 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1487023356191 "|FDE_processor|instructie_decoder:deca|ALUcontroller:alu|ALU:piet"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356192 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356192 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356193 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356193 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instructie_decoder:deca\|ALUcontroller:alu\|eFlag " "Net \"instructie_decoder:deca\|ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356198 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356198 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUcontroller:alu\|eFlag " "Net \"ALUcontroller:alu\|eFlag\" is missing source, defaulting to GND" {  } { { "ALUcontroller.v" "eFlag" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356199 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1487023356199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[6\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[6\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[5\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[5\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[4\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[4\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[3\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[3\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[2\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[2\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[1\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[1\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[0\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[0\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet2\|out\[7\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet2\|out\[7\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[6\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[6\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[5\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[5\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[4\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[4\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[3\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[3\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[2\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[2\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[1\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[1\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[0\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[0\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALUcontroller:alu\|ALU:piet\|out\[7\] " "LATCH primitive \"ALUcontroller:alu\|ALU:piet\|out\[7\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[6\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[6\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[5\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[5\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[4\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[4\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[3\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[3\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[2\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[2\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[1\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[1\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[0\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[0\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[7\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet2\|out\[7\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[6\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[6\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[5\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[5\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[4\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[4\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[3\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[3\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[2\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[2\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[1\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[1\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[0\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[0\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[7\] " "LATCH primitive \"instructie_decoder:deca\|ALUcontroller:alu\|ALU:piet\|out\[7\]\" is permanently disabled" {  } { { "ALU.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/ALU.v" 140 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1487023356302 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[0\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[1\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[2\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[3\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[4\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[5\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[6\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[7\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[8\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[9\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[10\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[11\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[12\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[13\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[14\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[15\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[16\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[17\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[18\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[19\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[32\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[33\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[34\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[35\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[36\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[37\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[38\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[39\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructie_decoder:deca\|program_ram:ram_controller\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_b9a1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_ram.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_ram.v" 85 0 0 } } { "Instructie_decoder.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v" 800 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 86 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356308 "|FDE_processor|instructie_decoder:deca|program_ram:ram_controller|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487023356308 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487023356308 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[20\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[21\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[22\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[23\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[24\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[25\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[26\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[27\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[28\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[29\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[30\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[31\] " "Synthesized away node \"program_rom:rom\|altsyncram:altsyncram_component\|altsyncram_cn71:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cn71.tdf" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_rom.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/program_rom.v" 81 0 0 } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356313 "|FDE_processor|program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487023356313 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487023356313 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1487023356514 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[0\] GND " "Pin \"led_register\[0\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[1\] GND " "Pin \"led_register\[1\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[2\] GND " "Pin \"led_register\[2\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[3\] GND " "Pin \"led_register\[3\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[4\] GND " "Pin \"led_register\[4\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[5\] GND " "Pin \"led_register\[5\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[6\] GND " "Pin \"led_register\[6\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_register\[7\] GND " "Pin \"led_register\[7\]\" is stuck at GND" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487023356539 "|FDE_processor|led_register[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487023356539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487023356573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487023356760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356760 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[0\] " "No output dependent on input pin \"schakelaar_register\[0\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[1\] " "No output dependent on input pin \"schakelaar_register\[1\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[2\] " "No output dependent on input pin \"schakelaar_register\[2\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[3\] " "No output dependent on input pin \"schakelaar_register\[3\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[4\] " "No output dependent on input pin \"schakelaar_register\[4\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[5\] " "No output dependent on input pin \"schakelaar_register\[5\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[6\] " "No output dependent on input pin \"schakelaar_register\[6\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "schakelaar_register\[7\] " "No output dependent on input pin \"schakelaar_register\[7\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|schakelaar_register[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knoppen_register\[0\] " "No output dependent on input pin \"knoppen_register\[0\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|knoppen_register[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knoppen_register\[1\] " "No output dependent on input pin \"knoppen_register\[1\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|knoppen_register[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knoppen_register\[2\] " "No output dependent on input pin \"knoppen_register\[2\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|knoppen_register[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "knoppen_register\[3\] " "No output dependent on input pin \"knoppen_register\[3\]\"" {  } { { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487023356805 "|FDE_processor|knoppen_register[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1487023356805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487023356806 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487023356806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487023356806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487023356806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487023356845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:02:36 2017 " "Processing ended: Mon Feb 13 23:02:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487023356845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487023356845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487023356845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487023356845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487023357745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487023357746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:02:37 2017 " "Processing started: Mon Feb 13 23:02:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487023357746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487023357746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487023357746 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1487023357796 ""}
{ "Info" "0" "" "Project  = Test2" {  } {  } 0 0 "Project  = Test2" 0 0 "Fitter" 0 0 1487023357797 ""}
{ "Info" "0" "" "Revision = Test2" {  } {  } 0 0 "Revision = Test2" 0 0 "Fitter" 0 0 1487023357797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1487023357864 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test2 EP2C5T144C6 " "Selected device EP2C5T144C6 for design \"Test2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487023357868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487023357889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487023357890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487023357932 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487023357940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1487023358079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487023358079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487023358080 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487023358080 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1487023358080 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487023358080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test2.sdc " "Synopsys Design Constraints File file not found: 'Test2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1487023358193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1487023358193 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1487023358195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1487023358199 ""}  } { { "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera quartus ii/software/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/altera quartus ii/software/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera quartus ii/software/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "FDE_processor.v" "" { Text "D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v" 3 0 0 } } { "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera quartus ii/software/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1487023358199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487023358236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487023358236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487023358236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487023358237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487023358237 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1487023358237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1487023358237 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487023358237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487023358244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1487023358244 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487023358244 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487023358251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487023358563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487023358603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487023358609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487023358779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487023358779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487023358821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/Onderneming/16-bits processor/PWS-processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1487023360170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487023360170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487023360240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1487023360241 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487023360241 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1487023360245 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487023360246 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_pin 0 " "Pin \"led_pin\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[0\] 0 " "Pin \"led_register\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[1\] 0 " "Pin \"led_register\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[2\] 0 " "Pin \"led_register\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[3\] 0 " "Pin \"led_register\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[4\] 0 " "Pin \"led_register\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[5\] 0 " "Pin \"led_register\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[6\] 0 " "Pin \"led_register\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_register\[7\] 0 " "Pin \"led_register\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1487023360249 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1487023360249 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487023360280 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487023360287 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487023360321 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487023360422 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1487023360445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Onderneming/16-bits processor/PWS-processor/output_files/Test2.fit.smsg " "Generated suppressed messages file D:/Onderneming/16-bits processor/PWS-processor/output_files/Test2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487023360495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487023360590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:02:40 2017 " "Processing ended: Mon Feb 13 23:02:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487023360590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487023360590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487023360590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487023360590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487023361416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487023361416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:02:41 2017 " "Processing started: Mon Feb 13 23:02:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487023361416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487023361416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487023361416 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487023361737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487023361747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487023361940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:02:41 2017 " "Processing ended: Mon Feb 13 23:02:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487023361940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487023361940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487023361940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487023361940 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487023362503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487023362813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487023362813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:02:42 2017 " "Processing started: Mon Feb 13 23:02:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487023362813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487023362813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test2 -c Test2 " "Command: quartus_sta Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487023362814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1487023362868 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487023362955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487023362978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1487023362978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test2.sdc " "Synopsys Design Constraints File file not found: 'Test2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1487023363036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1487023363036 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1487023363038 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1487023363042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487023363045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.977 " "Worst-case setup slack is -4.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.977      -107.843 clock  " "   -4.977      -107.843 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487023363049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487023363053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 clock  " "   -1.380       -33.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363054 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1487023363072 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1487023363073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1487023363080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.806 " "Worst-case setup slack is -1.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806       -33.393 clock  " "   -1.806       -33.393 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487023363086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1487023363088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 clock  " "   -1.380       -33.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1487023363090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1487023363090 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1487023363118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487023363139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1487023363139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487023363192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:02:43 2017 " "Processing ended: Mon Feb 13 23:02:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487023363192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487023363192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487023363192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487023363192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487023364028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487023364029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:02:43 2017 " "Processing started: Mon Feb 13 23:02:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487023364029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487023364029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Test2 -c Test2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Test2 -c Test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487023364029 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Test2.svo\", \"Test2_fast.svo Test2_v.sdo Test2_v_fast.sdo D:/Onderneming/16-bits processor/PWS-processor/simulation/modelsim/ simulation " "Generated files \"Test2.svo\", \"Test2_fast.svo\", \"Test2_v.sdo\" and \"Test2_v_fast.sdo\" in directory \"D:/Onderneming/16-bits processor/PWS-processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1487023364293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487023364326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:02:44 2017 " "Processing ended: Mon Feb 13 23:02:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487023364326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487023364326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487023364326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487023364326 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 230 s " "Quartus II Full Compilation was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487023364891 ""}
