<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsGenAsmMatcher.inc source code [llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsGenAsmMatcher.inc.html'>MipsGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp.html#167" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp.html#167" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="MipsGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_113MipsAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::MipsAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_113MipsAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_113MipsAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_113MipsAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="236FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="236FB" data-ref-filename="236FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::MipsAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_113MipsAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col7 decl" id="237Kind" title='Kind' data-type='unsigned int' data-ref="237Kind" data-ref-filename="237Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="238Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="238Inst" data-ref-filename="238Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="239Opcode" title='Opcode' data-type='unsigned int' data-ref="239Opcode" data-ref-filename="239Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col0 decl" id="240Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="240Operands" data-ref-filename="240Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::MipsAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_113MipsAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col1 decl" id="241Kind" title='Kind' data-type='unsigned int' data-ref="241Kind" data-ref-filename="241Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col2 decl" id="242Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="242Operands" data-ref-filename="242Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851" title='(anonymous namespace)::MipsAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851" id="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col3 decl" id="243Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="243Operands" data-ref-filename="243Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="244Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="244Inst" data-ref-filename="244Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="245ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="245ErrorInfo" data-ref-filename="245ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="246MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="246MissingFeatures" data-ref-filename="246MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>bool</em> <dfn class="local col7 decl" id="247matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="247matchingInlineAsm" data-ref-filename="247matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="248VariantID" title='VariantID' data-type='unsigned int' data-ref="248VariantID" data-ref-filename="248VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="25">25</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::MipsAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="249Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="249Operands" data-ref-filename="249Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="250Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="250Inst" data-ref-filename="250Inst">Inst</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col1 decl" id="251ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="251ErrorInfo" data-ref-filename="251ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <em>bool</em> <dfn class="local col2 decl" id="252matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="252matchingInlineAsm" data-ref-filename="252matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="253VariantID" title='VariantID' data-type='unsigned int' data-ref="253VariantID" data-ref-filename="253VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col4 decl" id="254MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="254MissingFeatures" data-ref-filename="254MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <b>return</b> <a class="member fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851" title='(anonymous namespace)::MipsAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851">MatchInstructionImpl</a>(<a class="local col9 ref" href="#249Operands" title='Operands' data-ref="249Operands" data-ref-filename="249Operands">Operands</a>, <span class='refarg'><a class="local col0 ref" href="#250Inst" title='Inst' data-ref="250Inst" data-ref-filename="250Inst">Inst</a></span>, <span class='refarg'><a class="local col1 ref" href="#251ErrorInfo" title='ErrorInfo' data-ref="251ErrorInfo" data-ref-filename="251ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col4 ref" href="#254MissingFeatures" title='MissingFeatures' data-ref="254MissingFeatures" data-ref-filename="254MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="32">32</th><td>                                <a class="local col2 ref" href="#252matchingInlineAsm" title='matchingInlineAsm' data-ref="252matchingInlineAsm" data-ref-filename="252matchingInlineAsm">matchingInlineAsm</a>, <a class="local col3 ref" href="#253VariantID" title='VariantID' data-ref="253VariantID" data-ref-filename="253VariantID">VariantID</a>);</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" title='(anonymous namespace)::MipsAsmParser::MatchOperandParserImpl' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" id="_ZN12_GLOBAL__N_113MipsAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb">MatchOperandParserImpl</a>(</td></tr>
<tr><th id="36">36</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col5 decl" id="255Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="255Operands" data-ref-filename="255Operands">Operands</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="256Mnemonic" title='Mnemonic' data-type='llvm::StringRef' data-ref="256Mnemonic" data-ref-filename="256Mnemonic">Mnemonic</dfn>,</td></tr>
<tr><th id="38">38</th><td>    <em>bool</em> <dfn class="local col7 decl" id="257ParseForAllFeatures" title='ParseForAllFeatures' data-type='bool' data-ref="257ParseForAllFeatures" data-ref-filename="257ParseForAllFeatures">ParseForAllFeatures</dfn> = <b>false</b>);</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="MipsGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_113MipsAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" title='(anonymous namespace)::MipsAsmParser::tryCustomParseOperand' data-ref="_ZN12_GLOBAL__N_113MipsAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" data-ref-filename="_ZN12_GLOBAL__N_113MipsAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" id="_ZN12_GLOBAL__N_113MipsAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj">tryCustomParseOperand</a>(</td></tr>
<tr><th id="40">40</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="258Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="258Operands" data-ref-filename="258Operands">Operands</dfn>,</td></tr>
<tr><th id="41">41</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="259MCK" title='MCK' data-type='unsigned int' data-ref="259MCK" data-ref-filename="259MCK">MCK</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="47">47</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  Match_Immz,</td></tr>
<tr><th id="50">50</th><td>  Match_MemSImm10,</td></tr>
<tr><th id="51">51</th><td>  Match_MemSImm10Lsl1,</td></tr>
<tr><th id="52">52</th><td>  Match_MemSImm10Lsl2,</td></tr>
<tr><th id="53">53</th><td>  Match_MemSImm10Lsl3,</td></tr>
<tr><th id="54">54</th><td>  Match_MemSImm11,</td></tr>
<tr><th id="55">55</th><td>  Match_MemSImm12,</td></tr>
<tr><th id="56">56</th><td>  Match_MemSImm16,</td></tr>
<tr><th id="57">57</th><td>  Match_MemSImm9,</td></tr>
<tr><th id="58">58</th><td>  Match_MemSImmPtr,</td></tr>
<tr><th id="59">59</th><td>  Match_SImm10_0,</td></tr>
<tr><th id="60">60</th><td>  Match_SImm10_Lsl1,</td></tr>
<tr><th id="61">61</th><td>  Match_SImm10_Lsl2,</td></tr>
<tr><th id="62">62</th><td>  Match_SImm10_Lsl3,</td></tr>
<tr><th id="63">63</th><td>  Match_SImm11_0,</td></tr>
<tr><th id="64">64</th><td>  Match_SImm16,</td></tr>
<tr><th id="65">65</th><td>  Match_SImm16_Relaxed,</td></tr>
<tr><th id="66">66</th><td>  Match_SImm19_Lsl2,</td></tr>
<tr><th id="67">67</th><td>  Match_SImm32,</td></tr>
<tr><th id="68">68</th><td>  Match_SImm32_Relaxed,</td></tr>
<tr><th id="69">69</th><td>  Match_SImm4_0,</td></tr>
<tr><th id="70">70</th><td>  Match_SImm5_0,</td></tr>
<tr><th id="71">71</th><td>  Match_SImm6_0,</td></tr>
<tr><th id="72">72</th><td>  Match_SImm7_Lsl2,</td></tr>
<tr><th id="73">73</th><td>  Match_SImm9_0,</td></tr>
<tr><th id="74">74</th><td>  Match_UImm10_0,</td></tr>
<tr><th id="75">75</th><td>  Match_UImm16,</td></tr>
<tr><th id="76">76</th><td>  Match_UImm16_AltRelaxed,</td></tr>
<tr><th id="77">77</th><td>  Match_UImm16_Relaxed,</td></tr>
<tr><th id="78">78</th><td>  Match_UImm1_0,</td></tr>
<tr><th id="79">79</th><td>  Match_UImm20_0,</td></tr>
<tr><th id="80">80</th><td>  Match_UImm26_0,</td></tr>
<tr><th id="81">81</th><td>  Match_UImm2_0,</td></tr>
<tr><th id="82">82</th><td>  Match_UImm2_1,</td></tr>
<tr><th id="83">83</th><td>  Match_UImm32_Coerced,</td></tr>
<tr><th id="84">84</th><td>  Match_UImm3_0,</td></tr>
<tr><th id="85">85</th><td>  Match_UImm4_0,</td></tr>
<tr><th id="86">86</th><td>  Match_UImm5_0,</td></tr>
<tr><th id="87">87</th><td>  Match_UImm5_0_Report_UImm6,</td></tr>
<tr><th id="88">88</th><td>  Match_UImm5_1,</td></tr>
<tr><th id="89">89</th><td>  Match_UImm5_32,</td></tr>
<tr><th id="90">90</th><td>  Match_UImm5_33,</td></tr>
<tr><th id="91">91</th><td>  Match_UImm5_Lsl2,</td></tr>
<tr><th id="92">92</th><td>  Match_UImm6_0,</td></tr>
<tr><th id="93">93</th><td>  Match_UImm6_Lsl2,</td></tr>
<tr><th id="94">94</th><td>  Match_UImm7_0,</td></tr>
<tr><th id="95">95</th><td>  Match_UImm7_N1,</td></tr>
<tr><th id="96">96</th><td>  Match_UImm8_0,</td></tr>
<tr><th id="97">97</th><td>  Match_UImmRange2_64,</td></tr>
<tr><th id="98">98</th><td>  END_OPERAND_DIAGNOSTIC_TYPES</td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="46">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="102">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="103">103</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="106">106</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="107">107</th><td>  Feature_HasMips2Bit = <var>11</var>,</td></tr>
<tr><th id="108">108</th><td>  Feature_HasMips3_32Bit = <var>18</var>,</td></tr>
<tr><th id="109">109</th><td>  Feature_HasMips3_32r2Bit = <var>19</var>,</td></tr>
<tr><th id="110">110</th><td>  Feature_HasMips3Bit = <var>12</var>,</td></tr>
<tr><th id="111">111</th><td>  Feature_NotMips3Bit = <var>47</var>,</td></tr>
<tr><th id="112">112</th><td>  Feature_HasMips4_32Bit = <var>20</var>,</td></tr>
<tr><th id="113">113</th><td>  Feature_NotMips4_32Bit = <var>49</var>,</td></tr>
<tr><th id="114">114</th><td>  Feature_HasMips4_32r2Bit = <var>21</var>,</td></tr>
<tr><th id="115">115</th><td>  Feature_HasMips5_32r2Bit = <var>22</var>,</td></tr>
<tr><th id="116">116</th><td>  Feature_HasMips32Bit = <var>13</var>,</td></tr>
<tr><th id="117">117</th><td>  Feature_HasMips32r2Bit = <var>14</var>,</td></tr>
<tr><th id="118">118</th><td>  Feature_HasMips32r5Bit = <var>15</var>,</td></tr>
<tr><th id="119">119</th><td>  Feature_HasMips32r6Bit = <var>16</var>,</td></tr>
<tr><th id="120">120</th><td>  Feature_NotMips32r6Bit = <var>48</var>,</td></tr>
<tr><th id="121">121</th><td>  Feature_IsGP64bitBit = <var>33</var>,</td></tr>
<tr><th id="122">122</th><td>  Feature_IsGP32bitBit = <var>32</var>,</td></tr>
<tr><th id="123">123</th><td>  Feature_IsPTR64bitBit = <var>37</var>,</td></tr>
<tr><th id="124">124</th><td>  Feature_IsPTR32bitBit = <var>36</var>,</td></tr>
<tr><th id="125">125</th><td>  Feature_HasMips64Bit = <var>23</var>,</td></tr>
<tr><th id="126">126</th><td>  Feature_NotMips64Bit = <var>50</var>,</td></tr>
<tr><th id="127">127</th><td>  Feature_HasMips64r2Bit = <var>24</var>,</td></tr>
<tr><th id="128">128</th><td>  Feature_HasMips64r5Bit = <var>25</var>,</td></tr>
<tr><th id="129">129</th><td>  Feature_HasMips64r6Bit = <var>26</var>,</td></tr>
<tr><th id="130">130</th><td>  Feature_NotMips64r6Bit = <var>51</var>,</td></tr>
<tr><th id="131">131</th><td>  Feature_InMips16ModeBit = <var>30</var>,</td></tr>
<tr><th id="132">132</th><td>  Feature_NotInMips16ModeBit = <var>46</var>,</td></tr>
<tr><th id="133">133</th><td>  Feature_HasCnMipsBit = <var>1</var>,</td></tr>
<tr><th id="134">134</th><td>  Feature_NotCnMipsBit = <var>42</var>,</td></tr>
<tr><th id="135">135</th><td>  Feature_HasCnMipsPBit = <var>2</var>,</td></tr>
<tr><th id="136">136</th><td>  Feature_NotCnMipsPBit = <var>43</var>,</td></tr>
<tr><th id="137">137</th><td>  Feature_IsSym32Bit = <var>39</var>,</td></tr>
<tr><th id="138">138</th><td>  Feature_IsSym64Bit = <var>40</var>,</td></tr>
<tr><th id="139">139</th><td>  Feature_HasStdEncBit = <var>27</var>,</td></tr>
<tr><th id="140">140</th><td>  Feature_InMicroMipsBit = <var>29</var>,</td></tr>
<tr><th id="141">141</th><td>  Feature_NotInMicroMipsBit = <var>45</var>,</td></tr>
<tr><th id="142">142</th><td>  Feature_HasEVABit = <var>6</var>,</td></tr>
<tr><th id="143">143</th><td>  Feature_HasMSABit = <var>8</var>,</td></tr>
<tr><th id="144">144</th><td>  Feature_HasMadd4Bit = <var>10</var>,</td></tr>
<tr><th id="145">145</th><td>  Feature_HasMTBit = <var>9</var>,</td></tr>
<tr><th id="146">146</th><td>  Feature_UseIndirectJumpsHazardBit = <var>52</var>,</td></tr>
<tr><th id="147">147</th><td>  Feature_NoIndirectJumpGuardsBit = <var>41</var>,</td></tr>
<tr><th id="148">148</th><td>  Feature_HasCRCBit = <var>0</var>,</td></tr>
<tr><th id="149">149</th><td>  Feature_HasVirtBit = <var>28</var>,</td></tr>
<tr><th id="150">150</th><td>  Feature_HasGINVBit = <var>7</var>,</td></tr>
<tr><th id="151">151</th><td>  Feature_IsFP64bitBit = <var>31</var>,</td></tr>
<tr><th id="152">152</th><td>  Feature_NotFP64bitBit = <var>44</var>,</td></tr>
<tr><th id="153">153</th><td>  Feature_IsSingleFloatBit = <var>38</var>,</td></tr>
<tr><th id="154">154</th><td>  Feature_IsNotSingleFloatBit = <var>34</var>,</td></tr>
<tr><th id="155">155</th><td>  Feature_IsNotSoftFloatBit = <var>35</var>,</td></tr>
<tr><th id="156">156</th><td>  Feature_HasMips3DBit = <var>17</var>,</td></tr>
<tr><th id="157">157</th><td>  Feature_HasDSPBit = <var>3</var>,</td></tr>
<tr><th id="158">158</th><td>  Feature_HasDSPR2Bit = <var>4</var>,</td></tr>
<tr><th id="159">159</th><td>  Feature_HasDSPR3Bit = <var>5</var>,</td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="102">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="165">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="166">166</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="169">169</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="170">170</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="171">171</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> Feature_HasMips2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> Feature_HasMips3_32Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Feature_HasMips3_32r2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Feature_HasMips3Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Feature_NotMips3Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> Feature_HasMips4_32Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> Feature_NotMips4_32Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> Feature_HasMips4_32r2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> Feature_HasMips5_32r2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> Feature_HasMips32Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> Feature_HasMips32r2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> Feature_HasMips32r5Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> Feature_HasMips32r6Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="185">185</th><td>  <b>case</b> Feature_NotMips32r6Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="186">186</th><td>  <b>case</b> Feature_IsGP64bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="187">187</th><td>  <b>case</b> Feature_IsGP32bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> Feature_IsPTR64bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> Feature_IsPTR32bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> Feature_HasMips64Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> Feature_NotMips64Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> Feature_HasMips64r2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> Feature_HasMips64r5Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> Feature_HasMips64r6Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> Feature_NotMips64r6Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> Feature_InMips16ModeBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> Feature_NotInMips16ModeBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="198">198</th><td>  <b>case</b> Feature_HasCnMipsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> Feature_NotCnMipsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> Feature_HasCnMipsPBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> Feature_NotCnMipsPBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> Feature_IsSym32Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> Feature_IsSym64Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> Feature_HasStdEncBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> Feature_InMicroMipsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> Feature_NotInMicroMipsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> Feature_HasEVABit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> Feature_HasMSABit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> Feature_HasMadd4Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> Feature_HasMTBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> Feature_UseIndirectJumpsHazardBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> Feature_NoIndirectJumpGuardsBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> Feature_HasCRCBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> Feature_HasVirtBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> Feature_HasGINVBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> Feature_IsFP64bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> Feature_NotFP64bitBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> Feature_IsSingleFloatBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> Feature_IsNotSingleFloatBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> Feature_IsNotSoftFloatBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> Feature_HasMips3DBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> Feature_HasDSPBit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> Feature_HasDSPR2Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> Feature_HasDSPR3Bit: <b>return</b> <q>""</q>;</td></tr>
<tr><th id="225">225</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="165">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="232">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="233">233</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><b>enum</b> {</td></tr>
<tr><th id="236">236</th><td>  Tie0_1_1,</td></tr>
<tr><th id="237">237</th><td>  Tie0_1_2,</td></tr>
<tr><th id="238">238</th><td>};</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="241">241</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="242">242</th><td>  <i>/* Tie0_1_2 */</i> { <var>0</var>, <var>1</var>, <var>2</var> },</td></tr>
<tr><th id="243">243</th><td>};</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><b>namespace</b> {</td></tr>
<tr><th id="246">246</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="247">247</th><td>  CVT_Done,</td></tr>
<tr><th id="248">248</th><td>  CVT_Reg,</td></tr>
<tr><th id="249">249</th><td>  CVT_Tied,</td></tr>
<tr><th id="250">250</th><td>  CVT_95_addGPR32AsmRegOperands,</td></tr>
<tr><th id="251">251</th><td>  CVT_95_addAFGR64AsmRegOperands,</td></tr>
<tr><th id="252">252</th><td>  CVT_95_addFGR64AsmRegOperands,</td></tr>
<tr><th id="253">253</th><td>  CVT_95_addFGR32AsmRegOperands,</td></tr>
<tr><th id="254">254</th><td>  CVT_95_addSImmOperands_LT_32_GT_,</td></tr>
<tr><th id="255">255</th><td>  CVT_95_addMSA128AsmRegOperands,</td></tr>
<tr><th id="256">256</th><td>  CVT_95_addSImmOperands_LT_16_GT_,</td></tr>
<tr><th id="257">257</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="258">258</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="259">259</th><td>  CVT_95_addGPRMM16AsmRegOperands,</td></tr>
<tr><th id="260">260</th><td>  CVT_95_addConstantSImmOperands_LT_4_44__32_0_GT_,</td></tr>
<tr><th id="261">261</th><td>  CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_,</td></tr>
<tr><th id="262">262</th><td>  CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_,</td></tr>
<tr><th id="263">263</th><td>  CVT_95_addUImmOperands_LT_16_GT_,</td></tr>
<tr><th id="264">264</th><td>  CVT_95_addGPR64AsmRegOperands,</td></tr>
<tr><th id="265">265</th><td>  CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_,</td></tr>
<tr><th id="266">266</th><td>  CVT_regZERO,</td></tr>
<tr><th id="267">267</th><td>  CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_,</td></tr>
<tr><th id="268">268</th><td>  CVT_regFCC0,</td></tr>
<tr><th id="269">269</th><td>  CVT_95_addFCCAsmRegOperands,</td></tr>
<tr><th id="270">270</th><td>  CVT_95_addCOP2AsmRegOperands,</td></tr>
<tr><th id="271">271</th><td>  CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_,</td></tr>
<tr><th id="272">272</th><td>  CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_,</td></tr>
<tr><th id="273">273</th><td>  CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_,</td></tr>
<tr><th id="274">274</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="275">275</th><td>  CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_,</td></tr>
<tr><th id="276">276</th><td>  CVT_95_addMemOperands,</td></tr>
<tr><th id="277">277</th><td>  CVT_95_addConstantSImmOperands_LT_5_44__32_0_GT_,</td></tr>
<tr><th id="278">278</th><td>  CVT_95_addCCRAsmRegOperands,</td></tr>
<tr><th id="279">279</th><td>  CVT_95_addMSACtrlAsmRegOperands,</td></tr>
<tr><th id="280">280</th><td>  CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_,</td></tr>
<tr><th id="281">281</th><td>  CVT_95_addConstantUImmOperands_LT_5_44__32_33_GT_,</td></tr>
<tr><th id="282">282</th><td>  CVT_95_addConstantUImmOperands_LT_5_44__32_32_GT_,</td></tr>
<tr><th id="283">283</th><td>  CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_,</td></tr>
<tr><th id="284">284</th><td>  CVT_95_addGPR32NonZeroAsmRegOperands,</td></tr>
<tr><th id="285">285</th><td>  CVT_95_addGPR32ZeroAsmRegOperands,</td></tr>
<tr><th id="286">286</th><td>  CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_,</td></tr>
<tr><th id="287">287</th><td>  CVT_95_addCOP0AsmRegOperands,</td></tr>
<tr><th id="288">288</th><td>  CVT_regZERO_64,</td></tr>
<tr><th id="289">289</th><td>  CVT_95_addACC64DSPAsmRegOperands,</td></tr>
<tr><th id="290">290</th><td>  CVT_95_addConstantUImmOperands_LT_1_GT_,</td></tr>
<tr><th id="291">291</th><td>  CVT_regRA,</td></tr>
<tr><th id="292">292</th><td>  CVT_regRA_64,</td></tr>
<tr><th id="293">293</th><td>  CVT_95_addMicroMipsMemOperands,</td></tr>
<tr><th id="294">294</th><td>  CVT_95_addCOP3AsmRegOperands,</td></tr>
<tr><th id="295">295</th><td>  CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_,</td></tr>
<tr><th id="296">296</th><td>  CVT_95_addConstantUImmOperands_LT_32_GT_,</td></tr>
<tr><th id="297">297</th><td>  CVT_95_addStrictlyAFGR64AsmRegOperands,</td></tr>
<tr><th id="298">298</th><td>  CVT_95_addStrictlyFGR64AsmRegOperands,</td></tr>
<tr><th id="299">299</th><td>  CVT_95_addStrictlyFGR32AsmRegOperands,</td></tr>
<tr><th id="300">300</th><td>  CVT_95_addConstantUImmOperands_LT_7_44__32__MINUS_1_GT_,</td></tr>
<tr><th id="301">301</th><td>  CVT_95_addRegListOperands,</td></tr>
<tr><th id="302">302</th><td>  CVT_ConvertXWPOperands,</td></tr>
<tr><th id="303">303</th><td>  CVT_regAC0,</td></tr>
<tr><th id="304">304</th><td>  CVT_95_addGPRMM16AsmRegMovePPairFirstOperands,</td></tr>
<tr><th id="305">305</th><td>  CVT_95_addGPRMM16AsmRegMovePPairSecondOperands,</td></tr>
<tr><th id="306">306</th><td>  CVT_95_addGPRMM16AsmRegMovePOperands,</td></tr>
<tr><th id="307">307</th><td>  CVT_95_addHI32DSPAsmRegOperands,</td></tr>
<tr><th id="308">308</th><td>  CVT_95_addLO32DSPAsmRegOperands,</td></tr>
<tr><th id="309">309</th><td>  CVT_regS0,</td></tr>
<tr><th id="310">310</th><td>  CVT_95_addConstantUImmOperands_LT_7_44__32_0_GT_,</td></tr>
<tr><th id="311">311</th><td>  CVT_95_addHWRegsAsmRegOperands,</td></tr>
<tr><th id="312">312</th><td>  CVT_95_addGPRMM16AsmRegZeroOperands,</td></tr>
<tr><th id="313">313</th><td>  CVT_95_addConstantUImmOperands_LT_20_44__32_0_GT_,</td></tr>
<tr><th id="314">314</th><td>  CVT_95_addConstantSImmOperands_LT_6_44__32_0_GT_,</td></tr>
<tr><th id="315">315</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="316">316</th><td>  CVT_imm_95_6,</td></tr>
<tr><th id="317">317</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="318">318</th><td>  CVT_imm_95_5,</td></tr>
<tr><th id="319">319</th><td>  CVT_imm_95_31,</td></tr>
<tr><th id="320">320</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="321">321</th><td>};</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="324">324</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="325">325</th><td>  Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1,</td></tr>
<tr><th id="326">326</th><td>  Convert__FGR64AsmReg1_0__FGR64AsmReg1_1,</td></tr>
<tr><th id="327">327</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1,</td></tr>
<tr><th id="328">328</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="329">329</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1,</td></tr>
<tr><th id="330">330</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="331">331</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2,</td></tr>
<tr><th id="332">332</th><td>  Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2,</td></tr>
<tr><th id="333">333</th><td>  Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2,</td></tr>
<tr><th id="334">334</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2,</td></tr>
<tr><th id="335">335</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1,</td></tr>
<tr><th id="336">336</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2,</td></tr>
<tr><th id="337">337</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1,</td></tr>
<tr><th id="338">338</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm16_Relaxed1_1,</td></tr>
<tr><th id="339">339</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2,</td></tr>
<tr><th id="340">340</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm16_Relaxed1_2,</td></tr>
<tr><th id="341">341</th><td>  Convert__SImm161_1,</td></tr>
<tr><th id="342">342</th><td>  Convert__Reg1_0__SImm161_1,</td></tr>
<tr><th id="343">343</th><td>  Convert__Reg1_0__SImm161_2,</td></tr>
<tr><th id="344">344</th><td>  Convert__Reg1_0__Reg1_1__SImm161_2,</td></tr>
<tr><th id="345">345</th><td>  Convert__Reg1_0__Tie0_1_1__SImm161_1,</td></tr>
<tr><th id="346">346</th><td>  Convert__GPR32AsmReg1_0__Simm19_Lsl21_1,</td></tr>
<tr><th id="347">347</th><td>  Convert__GPRMM16AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="348">348</th><td>  Convert__GPRMM16AsmReg1_0__UImm6Lsl21_1,</td></tr>
<tr><th id="349">349</th><td>  Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2,</td></tr>
<tr><th id="350">350</th><td>  Convert__GPR32AsmReg1_0__Tie0_1_1__ConstantSImm4_01_1,</td></tr>
<tr><th id="351">351</th><td>  Convert__Imm1_0,</td></tr>
<tr><th id="352">352</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2,</td></tr>
<tr><th id="353">353</th><td>  Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2,</td></tr>
<tr><th id="354">354</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="355">355</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_01_3,</td></tr>
<tr><th id="356">356</th><td>  Convert__GPR32AsmReg1_0__SImm161_1,</td></tr>
<tr><th id="357">357</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_1,</td></tr>
<tr><th id="358">358</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1,</td></tr>
<tr><th id="359">359</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="360">360</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2,</td></tr>
<tr><th id="361">361</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2,</td></tr>
<tr><th id="362">362</th><td>  Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1,</td></tr>
<tr><th id="363">363</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2,</td></tr>
<tr><th id="364">364</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1,</td></tr>
<tr><th id="365">365</th><td>  Convert__regZERO__regZERO__JumpTarget1_0,</td></tr>
<tr><th id="366">366</th><td>  Convert__JumpTarget1_0,</td></tr>
<tr><th id="367">367</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1,</td></tr>
<tr><th id="368">368</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2,</td></tr>
<tr><th id="369">369</th><td>  Convert__regZERO__JumpTarget1_0,</td></tr>
<tr><th id="370">370</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm2_01_2__Tie0_1_1,</td></tr>
<tr><th id="371">371</th><td>  Convert__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__JumpTarget1_2,</td></tr>
<tr><th id="372">372</th><td>  Convert__GPR64AsmReg1_0__ConstantUImm5_0_Report_UImm61_1__JumpTarget1_2,</td></tr>
<tr><th id="373">373</th><td>  Convert__GPR64AsmReg1_0__ConstantUImm5_01_1__JumpTarget1_2,</td></tr>
<tr><th id="374">374</th><td>  Convert__FGR64AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="375">375</th><td>  Convert__regFCC0__JumpTarget1_0,</td></tr>
<tr><th id="376">376</th><td>  Convert__FCCAsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="377">377</th><td>  Convert__COP2AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="378">378</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="379">379</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2,</td></tr>
<tr><th id="380">380</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2,</td></tr>
<tr><th id="381">381</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2,</td></tr>
<tr><th id="382">382</th><td>  Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2,</td></tr>
<tr><th id="383">383</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2,</td></tr>
<tr><th id="384">384</th><td>  Convert__Reg1_0__JumpTarget1_1,</td></tr>
<tr><th id="385">385</th><td>  Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1,</td></tr>
<tr><th id="386">386</th><td>  Convert__GPRMM16AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="387">387</th><td>  Convert__GPR32AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="388">388</th><td>  Convert__GPR64AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="389">389</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2,</td></tr>
<tr><th id="390">390</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="391">391</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm6_01_2,</td></tr>
<tr><th id="392">392</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_2,</td></tr>
<tr><th id="393">393</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="394">394</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm8_01_2,</td></tr>
<tr><th id="395">395</th><td>  Convert__MSA128AsmReg1_0__JumpTarget1_1,</td></tr>
<tr><th id="396">396</th><td>  Convert__imm_95_0__imm_95_0,</td></tr>
<tr><th id="397">397</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="398">398</th><td>  Convert__ConstantUImm10_01_0__imm_95_0,</td></tr>
<tr><th id="399">399</th><td>  Convert__ConstantUImm10_01_0__ConstantUImm10_01_1,</td></tr>
<tr><th id="400">400</th><td>  Convert__ConstantUImm4_01_0,</td></tr>
<tr><th id="401">401</th><td>  Convert__SImm161_0,</td></tr>
<tr><th id="402">402</th><td>  Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1,</td></tr>
<tr><th id="403">403</th><td>  Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1,</td></tr>
<tr><th id="404">404</th><td>  Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2,</td></tr>
<tr><th id="405">405</th><td>  Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2,</td></tr>
<tr><th id="406">406</th><td>  Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1,</td></tr>
<tr><th id="407">407</th><td>  Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2,</td></tr>
<tr><th id="408">408</th><td>  Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0,</td></tr>
<tr><th id="409">409</th><td>  Convert__Mem2_1__ConstantUImm5_01_0,</td></tr>
<tr><th id="410">410</th><td>  Convert__FGR64AsmReg1_0__FGR32AsmReg1_1,</td></tr>
<tr><th id="411">411</th><td>  Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1,</td></tr>
<tr><th id="412">412</th><td>  Convert__FGR32AsmReg1_0__FGR64AsmReg1_1,</td></tr>
<tr><th id="413">413</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2,</td></tr>
<tr><th id="414">414</th><td>  Convert__GPR32AsmReg1_0__CCRAsmReg1_1,</td></tr>
<tr><th id="415">415</th><td>  Convert__GPR32AsmReg1_0__COP2AsmReg1_1,</td></tr>
<tr><th id="416">416</th><td>  Convert__GPR32AsmReg1_0__MSACtrlAsmReg1_1,</td></tr>
<tr><th id="417">417</th><td>  Convert__GPR32AsmReg1_0__FGR32AsmReg1_1,</td></tr>
<tr><th id="418">418</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="419">419</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="420">420</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3,</td></tr>
<tr><th id="421">421</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_32_Norm1_2__ConstantUImm5_01_3,</td></tr>
<tr><th id="422">422</th><td>  Convert__Reg1_0__Reg1_1,</td></tr>
<tr><th id="423">423</th><td>  Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2,</td></tr>
<tr><th id="424">424</th><td>  Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3,</td></tr>
<tr><th id="425">425</th><td>  Convert__GPR64AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3,</td></tr>
<tr><th id="426">426</th><td>  Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3,</td></tr>
<tr><th id="427">427</th><td>  Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3,</td></tr>
<tr><th id="428">428</th><td>  Convert__CCRAsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="429">429</th><td>  Convert__COP2AsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="430">430</th><td>  Convert__MSACtrlAsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="431">431</th><td>  Convert__FGR32AsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="432">432</th><td>  Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1,</td></tr>
<tr><th id="433">433</th><td>  Convert__FGR64AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2,</td></tr>
<tr><th id="434">434</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1,</td></tr>
<tr><th id="435">435</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2,</td></tr>
<tr><th id="436">436</th><td>  Convert__GPR64AsmReg1_0__Tie0_1_2__UImm16_AltRelaxed1_2,</td></tr>
<tr><th id="437">437</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm3_01_3,</td></tr>
<tr><th id="438">438</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__UImm161_2,</td></tr>
<tr><th id="439">439</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1,</td></tr>
<tr><th id="440">440</th><td>  Convert__GPR64AsmReg1_1__GPR64AsmReg1_2,</td></tr>
<tr><th id="441">441</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_331_3,</td></tr>
<tr><th id="442">442</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3,</td></tr>
<tr><th id="443">443</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_0_Report_UImm61_2__ConstantUImm5_Plus1_Report_UImm61_3,</td></tr>
<tr><th id="444">444</th><td>  Convert__regZERO,</td></tr>
<tr><th id="445">445</th><td>  Convert__GPR32AsmReg1_0,</td></tr>
<tr><th id="446">446</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImmRange2_641_3__Tie0_1_1,</td></tr>
<tr><th id="447">447</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3__Tie0_1_1,</td></tr>
<tr><th id="448">448</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2__ConstantUImm5_11_3__Tie0_1_1,</td></tr>
<tr><th id="449">449</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1,</td></tr>
<tr><th id="450">450</th><td>  Convert__GPR32NonZeroAsmReg1_0__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="451">451</th><td>  Convert__GPR32ZeroAsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="452">452</th><td>  Convert__Reg1_1__Reg1_2,</td></tr>
<tr><th id="453">453</th><td>  Convert__GPR32AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="454">454</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2,</td></tr>
<tr><th id="455">455</th><td>  Convert__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="456">456</th><td>  Convert__GPR64AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="457">457</th><td>  Convert__GPR64AsmReg1_0__Mem2_1,</td></tr>
<tr><th id="458">458</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm2_11_3,</td></tr>
<tr><th id="459">459</th><td>  Convert__GPR64AsmReg1_0__COP0AsmReg1_1__imm_95_0,</td></tr>
<tr><th id="460">460</th><td>  Convert__GPR64AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="461">461</th><td>  Convert__GPR64AsmReg1_0__FGR64AsmReg1_1,</td></tr>
<tr><th id="462">462</th><td>  Convert__GPR64AsmReg1_0__COP2AsmReg1_1__imm_95_0,</td></tr>
<tr><th id="463">463</th><td>  Convert__GPR64AsmReg1_0__UImm161_1,</td></tr>
<tr><th id="464">464</th><td>  Convert__GPR64AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="465">465</th><td>  Convert__COP0AsmReg1_1__GPR64AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="466">466</th><td>  Convert__COP0AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2,</td></tr>
<tr><th id="467">467</th><td>  Convert__FGR64AsmReg1_1__GPR64AsmReg1_0,</td></tr>
<tr><th id="468">468</th><td>  Convert__COP2AsmReg1_1__GPR64AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="469">469</th><td>  Convert__COP2AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2,</td></tr>
<tr><th id="470">470</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2,</td></tr>
<tr><th id="471">471</th><td>  Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_0,</td></tr>
<tr><th id="472">472</th><td>  Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_1,</td></tr>
<tr><th id="473">473</th><td>  Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="474">474</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0,</td></tr>
<tr><th id="475">475</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm32_Relaxed1_1,</td></tr>
<tr><th id="476">476</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1,</td></tr>
<tr><th id="477">477</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2,</td></tr>
<tr><th id="478">478</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1,</td></tr>
<tr><th id="479">479</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="480">480</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="481">481</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="482">482</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__InvNum1_1,</td></tr>
<tr><th id="483">483</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__InvNum1_2,</td></tr>
<tr><th id="484">484</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3,</td></tr>
<tr><th id="485">485</th><td>  Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="486">486</th><td>  Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="487">487</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1,</td></tr>
<tr><th id="488">488</th><td>  Convert__MSA128AsmReg1_0__GPR32AsmReg1_1,</td></tr>
<tr><th id="489">489</th><td>  Convert__MSA128AsmReg1_0__GPR64AsmReg1_1,</td></tr>
<tr><th id="490">490</th><td>  Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__GPR32AsmReg1_2,</td></tr>
<tr><th id="491">491</th><td>  Convert__GPR32AsmReg1_0__ConstantUImm2_01_1,</td></tr>
<tr><th id="492">492</th><td>  Convert__imm_95_0,</td></tr>
<tr><th id="493">493</th><td>  Convert__ConstantUImm10_01_0,</td></tr>
<tr><th id="494">494</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3__Tie0_1_1,</td></tr>
<tr><th id="495">495</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm4_01_2,</td></tr>
<tr><th id="496">496</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__GPR64AsmReg1_4__ConstantUImm1_01_2,</td></tr>
<tr><th id="497">497</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm3_01_2,</td></tr>
<tr><th id="498">498</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm2_01_2,</td></tr>
<tr><th id="499">499</th><td>  Convert__GPR32AsmReg1_0__Tie0_1_1__GPR32AsmReg1_1,</td></tr>
<tr><th id="500">500</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm4_01_2__MSA128AsmReg1_4__ConstantImmz1_6,</td></tr>
<tr><th id="501">501</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm1_01_2__MSA128AsmReg1_4__ConstantImmz1_6,</td></tr>
<tr><th id="502">502</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm3_01_2__MSA128AsmReg1_4__ConstantImmz1_6,</td></tr>
<tr><th id="503">503</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm2_01_2__MSA128AsmReg1_4__ConstantImmz1_6,</td></tr>
<tr><th id="504">504</th><td>  Convert__regRA__GPR32AsmReg1_0,</td></tr>
<tr><th id="505">505</th><td>  Convert__regRA_64__GPR64AsmReg1_0,</td></tr>
<tr><th id="506">506</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="507">507</th><td>  Convert__GPR32AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="508">508</th><td>  Convert__GPR64AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="509">509</th><td>  Convert__regZERO__GPR32AsmReg1_0,</td></tr>
<tr><th id="510">510</th><td>  Convert__GPR64AsmReg1_0,</td></tr>
<tr><th id="511">511</th><td>  Convert__regZERO_64__GPR64AsmReg1_0,</td></tr>
<tr><th id="512">512</th><td>  Convert__UImm5Lsl21_0,</td></tr>
<tr><th id="513">513</th><td>  Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1,</td></tr>
<tr><th id="514">514</th><td>  Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1,</td></tr>
<tr><th id="515">515</th><td>  Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1,</td></tr>
<tr><th id="516">516</th><td>  Convert__GPR32AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="517">517</th><td>  Convert__GPR32AsmReg1_0__Mem2_1,</td></tr>
<tr><th id="518">518</th><td>  Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1,</td></tr>
<tr><th id="519">519</th><td>  Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1,</td></tr>
<tr><th id="520">520</th><td>  Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1,</td></tr>
<tr><th id="521">521</th><td>  Convert__GPRMM16AsmReg1_0__MicroMipsMem2_1,</td></tr>
<tr><th id="522">522</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1,</td></tr>
<tr><th id="523">523</th><td>  Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1,</td></tr>
<tr><th id="524">524</th><td>  Convert__MSA128AsmReg1_0__MemOffsetSimm10_02_1,</td></tr>
<tr><th id="525">525</th><td>  Convert__MSA128AsmReg1_0__MemOffsetSimm10_32_1,</td></tr>
<tr><th id="526">526</th><td>  Convert__MSA128AsmReg1_0__MemOffsetSimm10_12_1,</td></tr>
<tr><th id="527">527</th><td>  Convert__MSA128AsmReg1_0__MemOffsetSimm10_22_1,</td></tr>
<tr><th id="528">528</th><td>  Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1,</td></tr>
<tr><th id="529">529</th><td>  Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1,</td></tr>
<tr><th id="530">530</th><td>  Convert__COP3AsmReg1_0__Mem2_1,</td></tr>
<tr><th id="531">531</th><td>  Convert__MSA128AsmReg1_0__ConstantSImm10_01_1,</td></tr>
<tr><th id="532">532</th><td>  Convert__GPR64AsmReg1_0__Mem2_1__Tie0_1_1,</td></tr>
<tr><th id="533">533</th><td>  Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1,</td></tr>
<tr><th id="534">534</th><td>  Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1,</td></tr>
<tr><th id="535">535</th><td>  Convert__GPR32AsmReg1_0__UImm32_Coerced1_1,</td></tr>
<tr><th id="536">536</th><td>  Convert__StrictlyAFGR64AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="537">537</th><td>  Convert__StrictlyFGR64AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="538">538</th><td>  Convert__StrictlyFGR32AsmReg1_0__Imm1_1,</td></tr>
<tr><th id="539">539</th><td>  Convert__GPRMM16AsmReg1_0__UImm7_N11_1,</td></tr>
<tr><th id="540">540</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_11_3,</td></tr>
<tr><th id="541">541</th><td>  Convert__GPR32AsmReg1_2__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm2_11_3,</td></tr>
<tr><th id="542">542</th><td>  Convert__GPR32AsmReg1_0__UImm161_1,</td></tr>
<tr><th id="543">543</th><td>  Convert__GPR32AsmReg1_0__UImm16_Relaxed1_1,</td></tr>
<tr><th id="544">544</th><td>  Convert__Reg1_0__Imm1_1__imm_95_0,</td></tr>
<tr><th id="545">545</th><td>  Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1,</td></tr>
<tr><th id="546">546</th><td>  Convert__GPRMM16AsmReg1_0__MicroMipsMemGP2_1,</td></tr>
<tr><th id="547">547</th><td>  Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1,</td></tr>
<tr><th id="548">548</th><td>  Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1,</td></tr>
<tr><th id="549">549</th><td>  Convert__RegList1_0__Mem2_1,</td></tr>
<tr><th id="550">550</th><td>  Convert__RegList161_0__MemOffsetUimm42_1,</td></tr>
<tr><th id="551">551</th><td>  ConvertCustom_ConvertXWPOperands,</td></tr>
<tr><th id="552">552</th><td>  Convert__GPR32AsmReg1_0__MemOffsetSimm12_02_1,</td></tr>
<tr><th id="553">553</th><td>  Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1,</td></tr>
<tr><th id="554">554</th><td>  Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3,</td></tr>
<tr><th id="555">555</th><td>  Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3,</td></tr>
<tr><th id="556">556</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3,</td></tr>
<tr><th id="557">557</th><td>  Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2,</td></tr>
<tr><th id="558">558</th><td>  Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2,</td></tr>
<tr><th id="559">559</th><td>  Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0,</td></tr>
<tr><th id="560">560</th><td>  Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="561">561</th><td>  Convert__GPR32AsmReg1_0__FGR64AsmReg1_1,</td></tr>
<tr><th id="562">562</th><td>  Convert__GPR32AsmReg1_0__COP2AsmReg1_1__imm_95_0,</td></tr>
<tr><th id="563">563</th><td>  Convert__GPR32AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="564">564</th><td>  Convert__GPR32AsmReg1_0__AFGR64AsmReg1_1,</td></tr>
<tr><th id="565">565</th><td>  Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1,</td></tr>
<tr><th id="566">566</th><td>  Convert__GPR32AsmReg1_0__regAC0,</td></tr>
<tr><th id="567">567</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0,</td></tr>
<tr><th id="568">568</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4,</td></tr>
<tr><th id="569">569</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO,</td></tr>
<tr><th id="570">570</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__regZERO_64,</td></tr>
<tr><th id="571">571</th><td>  Convert__GPRMM16AsmRegMovePPairFirst1_0__GPRMM16AsmRegMovePPairSecond1_1__GPRMM16AsmRegMoveP1_2__GPRMM16AsmRegMoveP1_3,</td></tr>
<tr><th id="572">572</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="573">573</th><td>  Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="574">574</th><td>  Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="575">575</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="576">576</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="577">577</th><td>  Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="578">578</th><td>  Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="579">579</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1,</td></tr>
<tr><th id="580">580</th><td>  Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="581">581</th><td>  Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2,</td></tr>
<tr><th id="582">582</th><td>  Convert__FGR64AsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="583">583</th><td>  Convert__COP2AsmReg1_1__GPR32AsmReg1_0__imm_95_0,</td></tr>
<tr><th id="584">584</th><td>  Convert__COP2AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2,</td></tr>
<tr><th id="585">585</th><td>  Convert__AFGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="586">586</th><td>  Convert__FGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="587">587</th><td>  Convert__HI32DSPAsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="588">588</th><td>  Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0__Tie0_1_1,</td></tr>
<tr><th id="589">589</th><td>  Convert__LO32DSPAsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="590">590</th><td>  Convert__regAC0__GPR32AsmReg1_0,</td></tr>
<tr><th id="591">591</th><td>  Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="592">592</th><td>  Convert__GPR32AsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="593">593</th><td>  Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4,</td></tr>
<tr><th id="594">594</th><td>  Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="595">595</th><td>  Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0,</td></tr>
<tr><th id="596">596</th><td>  Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1,</td></tr>
<tr><th id="597">597</th><td>  Convert__regZERO__regZERO__imm_95_0,</td></tr>
<tr><th id="598">598</th><td>  Convert__regZERO__regS0,</td></tr>
<tr><th id="599">599</th><td>  Convert__regZERO__regZERO,</td></tr>
<tr><th id="600">600</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__regZERO,</td></tr>
<tr><th id="601">601</th><td>  Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1,</td></tr>
<tr><th id="602">602</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0,</td></tr>
<tr><th id="603">603</th><td>  Convert__GPR32AsmReg1_3__GPR32AsmReg1_1__ConstantUImm5_01_0,</td></tr>
<tr><th id="604">604</th><td>  Convert__GPR32AsmReg1_0__ConstantUImm7_01_1,</td></tr>
<tr><th id="605">605</th><td>  Convert__GPR32AsmReg1_0__ConstantUImm10_01_1,</td></tr>
<tr><th id="606">606</th><td>  Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__imm_95_0,</td></tr>
<tr><th id="607">607</th><td>  Convert__GPR64AsmReg1_0__HWRegsAsmReg1_1__imm_95_0,</td></tr>
<tr><th id="608">608</th><td>  Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="609">609</th><td>  Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm8_01_2,</td></tr>
<tr><th id="610">610</th><td>  Convert__GPR32AsmReg1_0__ConstantSImm10_01_1,</td></tr>
<tr><th id="611">611</th><td>  Convert__GPR32AsmReg1_0__ConstantUImm8_01_1,</td></tr>
<tr><th id="612">612</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1,</td></tr>
<tr><th id="613">613</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="614">614</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_2,</td></tr>
<tr><th id="615">615</th><td>  Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1,</td></tr>
<tr><th id="616">616</th><td>  Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1,</td></tr>
<tr><th id="617">617</th><td>  Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1,</td></tr>
<tr><th id="618">618</th><td>  Convert__GPR32AsmReg1_0__Tie0_1_1__Mem2_1,</td></tr>
<tr><th id="619">619</th><td>  Convert__GPR64AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1,</td></tr>
<tr><th id="620">620</th><td>  Convert__GPR64AsmReg1_0__Tie0_1_1__Mem2_1,</td></tr>
<tr><th id="621">621</th><td>  Convert__ConstantUImm20_01_0,</td></tr>
<tr><th id="622">622</th><td>  Convert__Reg1_0__Tie0_1_1,</td></tr>
<tr><th id="623">623</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantSImm10_01_1,</td></tr>
<tr><th id="624">624</th><td>  Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantSImm10_01_2,</td></tr>
<tr><th id="625">625</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm32_Coerced1_1,</td></tr>
<tr><th id="626">626</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm32_Coerced1_2,</td></tr>
<tr><th id="627">627</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0,</td></tr>
<tr><th id="628">628</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1,</td></tr>
<tr><th id="629">629</th><td>  Convert__ACC64DSPAsmReg1_0__ConstantSImm6_01_1__Tie0_1_1,</td></tr>
<tr><th id="630">630</th><td>  Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__Tie0_1_1,</td></tr>
<tr><th id="631">631</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2,</td></tr>
<tr><th id="632">632</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2,</td></tr>
<tr><th id="633">633</th><td>  Convert__UImm161_0,</td></tr>
<tr><th id="634">634</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3,</td></tr>
<tr><th id="635">635</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_3,</td></tr>
<tr><th id="636">636</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm1_01_3,</td></tr>
<tr><th id="637">637</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_3,</td></tr>
<tr><th id="638">638</th><td>  Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm2_01_3,</td></tr>
<tr><th id="639">639</th><td>  Convert__Reg1_0__Reg1_1__ConstantUImm5_01_2,</td></tr>
<tr><th id="640">640</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3,</td></tr>
<tr><th id="641">641</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3,</td></tr>
<tr><th id="642">642</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3,</td></tr>
<tr><th id="643">643</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3,</td></tr>
<tr><th id="644">644</th><td>  Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3,</td></tr>
<tr><th id="645">645</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__InvNum1_1,</td></tr>
<tr><th id="646">646</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__InvNum1_2,</td></tr>
<tr><th id="647">647</th><td>  Convert__ConstantUImm5_01_0,</td></tr>
<tr><th id="648">648</th><td>  Convert__MemOffsetSimm16_02_0,</td></tr>
<tr><th id="649">649</th><td>  Convert__imm_95_2,</td></tr>
<tr><th id="650">650</th><td>  Convert__imm_95_6,</td></tr>
<tr><th id="651">651</th><td>  Convert__imm_95_4,</td></tr>
<tr><th id="652">652</th><td>  Convert__imm_95_5,</td></tr>
<tr><th id="653">653</th><td>  Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2,</td></tr>
<tr><th id="654">654</th><td>  Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="655">655</th><td>  Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="656">656</th><td>  Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2,</td></tr>
<tr><th id="657">657</th><td>  Convert__GPR32AsmReg1_0__imm_95_31,</td></tr>
<tr><th id="658">658</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="659">659</th><td>};</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>11</var>] = {</td></tr>
<tr><th id="664">664</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="665">665</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="666">666</th><td>  <i>// Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1</i></td></tr>
<tr><th id="667">667</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="668">668</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR64AsmReg1_1</i></td></tr>
<tr><th id="669">669</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="670">670</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1</i></td></tr>
<tr><th id="671">671</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="672">672</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="673">673</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="674">674</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1</i></td></tr>
<tr><th id="675">675</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="676">676</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="677">677</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="678">678</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2</i></td></tr>
<tr><th id="679">679</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="680">680</th><td>  <i>// Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2</i></td></tr>
<tr><th id="681">681</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addAFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="682">682</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2</i></td></tr>
<tr><th id="683">683</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="684">684</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2</i></td></tr>
<tr><th id="685">685</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="686">686</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1</i></td></tr>
<tr><th id="687">687</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="688">688</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2</i></td></tr>
<tr><th id="689">689</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addMSA128AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="690">690</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1</i></td></tr>
<tr><th id="691">691</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="692">692</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm16_Relaxed1_1</i></td></tr>
<tr><th id="693">693</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="694">694</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2</i></td></tr>
<tr><th id="695">695</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="696">696</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm16_Relaxed1_2</i></td></tr>
<tr><th id="697">697</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="698">698</th><td>  <i>// Convert__SImm161_1</i></td></tr>
<tr><th id="699">699</th><td>  { CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="700">700</th><td>  <i>// Convert__Reg1_0__SImm161_1</i></td></tr>
<tr><th id="701">701</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="702">702</th><td>  <i>// Convert__Reg1_0__SImm161_2</i></td></tr>
<tr><th id="703">703</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="704">704</th><td>  <i>// Convert__Reg1_0__Reg1_1__SImm161_2</i></td></tr>
<tr><th id="705">705</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="706">706</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__SImm161_1</i></td></tr>
<tr><th id="707">707</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="708">708</th><td>  <i>// Convert__GPR32AsmReg1_0__Simm19_Lsl21_1</i></td></tr>
<tr><th id="709">709</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="710">710</th><td>  <i>// Convert__GPRMM16AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="711">711</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="712">712</th><td>  <i>// Convert__GPRMM16AsmReg1_0__UImm6Lsl21_1</i></td></tr>
<tr><th id="713">713</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="714">714</th><td>  <i>// Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2</i></td></tr>
<tr><th id="715">715</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addGPRMM16AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="716">716</th><td>  <i>// Convert__GPR32AsmReg1_0__Tie0_1_1__ConstantSImm4_01_1</i></td></tr>
<tr><th id="717">717</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addConstantSImmOperands_LT_4_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="718">718</th><td>  <i>// Convert__Imm1_0</i></td></tr>
<tr><th id="719">719</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="720">720</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="721">721</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="722">722</th><td>  <i>// Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2</i></td></tr>
<tr><th id="723">723</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addGPRMM16AsmRegOperands, <var>2</var>, CVT_95_addGPRMM16AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="724">724</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="725">725</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="726">726</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_01_3</i></td></tr>
<tr><th id="727">727</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="728">728</th><td>  <i>// Convert__GPR32AsmReg1_0__SImm161_1</i></td></tr>
<tr><th id="729">729</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="730">730</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_1</i></td></tr>
<tr><th id="731">731</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="732">732</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1</i></td></tr>
<tr><th id="733">733</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="734">734</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="735">735</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="736">736</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2</i></td></tr>
<tr><th id="737">737</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="738">738</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2</i></td></tr>
<tr><th id="739">739</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="740">740</th><td>  <i>// Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1</i></td></tr>
<tr><th id="741">741</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addGPRMM16AsmRegOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="742">742</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2</i></td></tr>
<tr><th id="743">743</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="744">744</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1</i></td></tr>
<tr><th id="745">745</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="746">746</th><td>  <i>// Convert__regZERO__regZERO__JumpTarget1_0</i></td></tr>
<tr><th id="747">747</th><td>  { CVT_regZERO, <var>0</var>, CVT_regZERO, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="748">748</th><td>  <i>// Convert__JumpTarget1_0</i></td></tr>
<tr><th id="749">749</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="750">750</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1</i></td></tr>
<tr><th id="751">751</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="752">752</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2</i></td></tr>
<tr><th id="753">753</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="754">754</th><td>  <i>// Convert__regZERO__JumpTarget1_0</i></td></tr>
<tr><th id="755">755</th><td>  { CVT_regZERO, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="756">756</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm2_01_2__Tie0_1_1</i></td></tr>
<tr><th id="757">757</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="758">758</th><td>  <i>// Convert__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__JumpTarget1_2</i></td></tr>
<tr><th id="759">759</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="760">760</th><td>  <i>// Convert__GPR64AsmReg1_0__ConstantUImm5_0_Report_UImm61_1__JumpTarget1_2</i></td></tr>
<tr><th id="761">761</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="762">762</th><td>  <i>// Convert__GPR64AsmReg1_0__ConstantUImm5_01_1__JumpTarget1_2</i></td></tr>
<tr><th id="763">763</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="764">764</th><td>  <i>// Convert__FGR64AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="765">765</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="766">766</th><td>  <i>// Convert__regFCC0__JumpTarget1_0</i></td></tr>
<tr><th id="767">767</th><td>  { CVT_regFCC0, <var>0</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="768">768</th><td>  <i>// Convert__FCCAsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="769">769</th><td>  { CVT_95_addFCCAsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="770">770</th><td>  <i>// Convert__COP2AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="771">771</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="772">772</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="773">773</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="774">774</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2</i></td></tr>
<tr><th id="775">775</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="776">776</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2</i></td></tr>
<tr><th id="777">777</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="778">778</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2</i></td></tr>
<tr><th id="779">779</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="780">780</th><td>  <i>// Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2</i></td></tr>
<tr><th id="781">781</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="782">782</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2</i></td></tr>
<tr><th id="783">783</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="784">784</th><td>  <i>// Convert__Reg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="785">785</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="786">786</th><td>  <i>// Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1</i></td></tr>
<tr><th id="787">787</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="788">788</th><td>  <i>// Convert__GPRMM16AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="789">789</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="790">790</th><td>  <i>// Convert__GPR32AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="791">791</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="792">792</th><td>  <i>// Convert__GPR64AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="793">793</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="794">794</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2</i></td></tr>
<tr><th id="795">795</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addMSA128AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="796">796</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="797">797</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="798">798</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm6_01_2</i></td></tr>
<tr><th id="799">799</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="800">800</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_2</i></td></tr>
<tr><th id="801">801</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="802">802</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="803">803</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="804">804</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm8_01_2</i></td></tr>
<tr><th id="805">805</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="806">806</th><td>  <i>// Convert__MSA128AsmReg1_0__JumpTarget1_1</i></td></tr>
<tr><th id="807">807</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="808">808</th><td>  <i>// Convert__imm_95_0__imm_95_0</i></td></tr>
<tr><th id="809">809</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="810">810</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="811">811</th><td>  { CVT_Done },</td></tr>
<tr><th id="812">812</th><td>  <i>// Convert__ConstantUImm10_01_0__imm_95_0</i></td></tr>
<tr><th id="813">813</th><td>  { CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="814">814</th><td>  <i>// Convert__ConstantUImm10_01_0__ConstantUImm10_01_1</i></td></tr>
<tr><th id="815">815</th><td>  { CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>1</var>, CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="816">816</th><td>  <i>// Convert__ConstantUImm4_01_0</i></td></tr>
<tr><th id="817">817</th><td>  { CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="818">818</th><td>  <i>// Convert__SImm161_0</i></td></tr>
<tr><th id="819">819</th><td>  { CVT_95_addSImmOperands_LT_16_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="820">820</th><td>  <i>// Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1</i></td></tr>
<tr><th id="821">821</th><td>  { CVT_regFCC0, <var>0</var>, CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="822">822</th><td>  <i>// Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1</i></td></tr>
<tr><th id="823">823</th><td>  { CVT_regFCC0, <var>0</var>, CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="824">824</th><td>  <i>// Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2</i></td></tr>
<tr><th id="825">825</th><td>  { CVT_95_addFCCAsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addAFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="826">826</th><td>  <i>// Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2</i></td></tr>
<tr><th id="827">827</th><td>  { CVT_95_addFCCAsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="828">828</th><td>  <i>// Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1</i></td></tr>
<tr><th id="829">829</th><td>  { CVT_regFCC0, <var>0</var>, CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="830">830</th><td>  <i>// Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2</i></td></tr>
<tr><th id="831">831</th><td>  { CVT_95_addFCCAsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="832">832</th><td>  <i>// Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0</i></td></tr>
<tr><th id="833">833</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="834">834</th><td>  <i>// Convert__Mem2_1__ConstantUImm5_01_0</i></td></tr>
<tr><th id="835">835</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="836">836</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR32AsmReg1_1</i></td></tr>
<tr><th id="837">837</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="838">838</th><td>  <i>// Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1</i></td></tr>
<tr><th id="839">839</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="840">840</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR64AsmReg1_1</i></td></tr>
<tr><th id="841">841</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="842">842</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2</i></td></tr>
<tr><th id="843">843</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantSImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="844">844</th><td>  <i>// Convert__GPR32AsmReg1_0__CCRAsmReg1_1</i></td></tr>
<tr><th id="845">845</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCCRAsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="846">846</th><td>  <i>// Convert__GPR32AsmReg1_0__COP2AsmReg1_1</i></td></tr>
<tr><th id="847">847</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="848">848</th><td>  <i>// Convert__GPR32AsmReg1_0__MSACtrlAsmReg1_1</i></td></tr>
<tr><th id="849">849</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMSACtrlAsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="850">850</th><td>  <i>// Convert__GPR32AsmReg1_0__FGR32AsmReg1_1</i></td></tr>
<tr><th id="851">851</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="852">852</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="853">853</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="854">854</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="855">855</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="856">856</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3</i></td></tr>
<tr><th id="857">857</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="858">858</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_32_Norm1_2__ConstantUImm5_01_3</i></td></tr>
<tr><th id="859">859</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="860">860</th><td>  <i>// Convert__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="861">861</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="862">862</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2</i></td></tr>
<tr><th id="863">863</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="864">864</th><td>  <i>// Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3</i></td></tr>
<tr><th id="865">865</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="866">866</th><td>  <i>// Convert__GPR64AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3</i></td></tr>
<tr><th id="867">867</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="868">868</th><td>  <i>// Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3</i></td></tr>
<tr><th id="869">869</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="870">870</th><td>  <i>// Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3</i></td></tr>
<tr><th id="871">871</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="872">872</th><td>  <i>// Convert__CCRAsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="873">873</th><td>  { CVT_95_addCCRAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="874">874</th><td>  <i>// Convert__COP2AsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="875">875</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="876">876</th><td>  <i>// Convert__MSACtrlAsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="877">877</th><td>  { CVT_95_addMSACtrlAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="878">878</th><td>  <i>// Convert__FGR32AsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="879">879</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="880">880</th><td>  <i>// Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1</i></td></tr>
<tr><th id="881">881</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="882">882</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2</i></td></tr>
<tr><th id="883">883</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="884">884</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1</i></td></tr>
<tr><th id="885">885</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="886">886</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2</i></td></tr>
<tr><th id="887">887</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="888">888</th><td>  <i>// Convert__GPR64AsmReg1_0__Tie0_1_2__UImm16_AltRelaxed1_2</i></td></tr>
<tr><th id="889">889</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_2, CVT_95_addSImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="890">890</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm3_01_3</i></td></tr>
<tr><th id="891">891</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>3</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="892">892</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__UImm161_2</i></td></tr>
<tr><th id="893">893</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="894">894</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1</i></td></tr>
<tr><th id="895">895</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="896">896</th><td>  <i>// Convert__GPR64AsmReg1_1__GPR64AsmReg1_2</i></td></tr>
<tr><th id="897">897</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="898">898</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_331_3</i></td></tr>
<tr><th id="899">899</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_33_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="900">900</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3</i></td></tr>
<tr><th id="901">901</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_32_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="902">902</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_0_Report_UImm61_2__ConstantUImm5_Plus1_Report_UImm61_3</i></td></tr>
<tr><th id="903">903</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="904">904</th><td>  <i>// Convert__regZERO</i></td></tr>
<tr><th id="905">905</th><td>  { CVT_regZERO, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="906">906</th><td>  <i>// Convert__GPR32AsmReg1_0</i></td></tr>
<tr><th id="907">907</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="908">908</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImmRange2_641_3__Tie0_1_1</i></td></tr>
<tr><th id="909">909</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="910">910</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3__Tie0_1_1</i></td></tr>
<tr><th id="911">911</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_32_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="912">912</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2__ConstantUImm5_11_3__Tie0_1_1</i></td></tr>
<tr><th id="913">913</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="914">914</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1</i></td></tr>
<tr><th id="915">915</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="916">916</th><td>  <i>// Convert__GPR32NonZeroAsmReg1_0__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="917">917</th><td>  { CVT_95_addGPR32NonZeroAsmRegOperands, <var>1</var>, CVT_95_addGPR32NonZeroAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="918">918</th><td>  <i>// Convert__GPR32ZeroAsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="919">919</th><td>  { CVT_95_addGPR32ZeroAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="920">920</th><td>  <i>// Convert__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="921">921</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="922">922</th><td>  <i>// Convert__GPR32AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="923">923</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="924">924</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2</i></td></tr>
<tr><th id="925">925</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="926">926</th><td>  <i>// Convert__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="927">927</th><td>  { CVT_95_addGPR32NonZeroAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="928">928</th><td>  <i>// Convert__GPR64AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="929">929</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="930">930</th><td>  <i>// Convert__GPR64AsmReg1_0__Mem2_1</i></td></tr>
<tr><th id="931">931</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="932">932</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm2_11_3</i></td></tr>
<tr><th id="933">933</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>3</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="934">934</th><td>  <i>// Convert__GPR64AsmReg1_0__COP0AsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="935">935</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="936">936</th><td>  <i>// Convert__GPR64AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="937">937</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="938">938</th><td>  <i>// Convert__GPR64AsmReg1_0__FGR64AsmReg1_1</i></td></tr>
<tr><th id="939">939</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="940">940</th><td>  <i>// Convert__GPR64AsmReg1_0__COP2AsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="941">941</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="942">942</th><td>  <i>// Convert__GPR64AsmReg1_0__UImm161_1</i></td></tr>
<tr><th id="943">943</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="944">944</th><td>  <i>// Convert__GPR64AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="945">945</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="946">946</th><td>  <i>// Convert__COP0AsmReg1_1__GPR64AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="947">947</th><td>  { CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="948">948</th><td>  <i>// Convert__COP0AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2</i></td></tr>
<tr><th id="949">949</th><td>  { CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="950">950</th><td>  <i>// Convert__FGR64AsmReg1_1__GPR64AsmReg1_0</i></td></tr>
<tr><th id="951">951</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="952">952</th><td>  <i>// Convert__COP2AsmReg1_1__GPR64AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="953">953</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="954">954</th><td>  <i>// Convert__COP2AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2</i></td></tr>
<tr><th id="955">955</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="956">956</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2</i></td></tr>
<tr><th id="957">957</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="958">958</th><td>  <i>// Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_0</i></td></tr>
<tr><th id="959">959</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_regZERO_64, <var>0</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="960">960</th><td>  <i>// Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_1</i></td></tr>
<tr><th id="961">961</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_regZERO_64, <var>0</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="962">962</th><td>  <i>// Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="963">963</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="964">964</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0</i></td></tr>
<tr><th id="965">965</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="966">966</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm32_Relaxed1_1</i></td></tr>
<tr><th id="967">967</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addSImmOperands_LT_32_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="968">968</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1</i></td></tr>
<tr><th id="969">969</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="970">970</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2</i></td></tr>
<tr><th id="971">971</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="972">972</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1</i></td></tr>
<tr><th id="973">973</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="974">974</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="975">975</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="976">976</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="977">977</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="978">978</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="979">979</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="980">980</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__InvNum1_1</i></td></tr>
<tr><th id="981">981</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="982">982</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__InvNum1_2</i></td></tr>
<tr><th id="983">983</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="984">984</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3</i></td></tr>
<tr><th id="985">985</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="986">986</th><td>  <i>// Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="987">987</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addACC64DSPAsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="988">988</th><td>  <i>// Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="989">989</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addACC64DSPAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="990">990</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1</i></td></tr>
<tr><th id="991">991</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="992">992</th><td>  <i>// Convert__MSA128AsmReg1_0__GPR32AsmReg1_1</i></td></tr>
<tr><th id="993">993</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="994">994</th><td>  <i>// Convert__MSA128AsmReg1_0__GPR64AsmReg1_1</i></td></tr>
<tr><th id="995">995</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="996">996</th><td>  <i>// Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__GPR32AsmReg1_2</i></td></tr>
<tr><th id="997">997</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="998">998</th><td>  <i>// Convert__GPR32AsmReg1_0__ConstantUImm2_01_1</i></td></tr>
<tr><th id="999">999</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1000">1000</th><td>  <i>// Convert__imm_95_0</i></td></tr>
<tr><th id="1001">1001</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1002">1002</th><td>  <i>// Convert__ConstantUImm10_01_0</i></td></tr>
<tr><th id="1003">1003</th><td>  { CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1004">1004</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3__Tie0_1_1</i></td></tr>
<tr><th id="1005">1005</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1006">1006</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm4_01_2</i></td></tr>
<tr><th id="1007">1007</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1008">1008</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__GPR64AsmReg1_4__ConstantUImm1_01_2</i></td></tr>
<tr><th id="1009">1009</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR64AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1010">1010</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1011">1011</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1012">1012</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm2_01_2</i></td></tr>
<tr><th id="1013">1013</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1014">1014</th><td>  <i>// Convert__GPR32AsmReg1_0__Tie0_1_1__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1015">1015</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1016">1016</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm4_01_2__MSA128AsmReg1_4__ConstantImmz1_6</i></td></tr>
<tr><th id="1017">1017</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>3</var>, CVT_95_addMSA128AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_1_GT_, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1018">1018</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm1_01_2__MSA128AsmReg1_4__ConstantImmz1_6</i></td></tr>
<tr><th id="1019">1019</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>3</var>, CVT_95_addMSA128AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_1_GT_, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1020">1020</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm3_01_2__MSA128AsmReg1_4__ConstantImmz1_6</i></td></tr>
<tr><th id="1021">1021</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_95_addMSA128AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_1_GT_, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1022">1022</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm2_01_2__MSA128AsmReg1_4__ConstantImmz1_6</i></td></tr>
<tr><th id="1023">1023</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>3</var>, CVT_95_addMSA128AsmRegOperands, <var>5</var>, CVT_95_addConstantUImmOperands_LT_1_GT_, <var>7</var>, CVT_Done },</td></tr>
<tr><th id="1024">1024</th><td>  <i>// Convert__regRA__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1025">1025</th><td>  { CVT_regRA, <var>0</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1026">1026</th><td>  <i>// Convert__regRA_64__GPR64AsmReg1_0</i></td></tr>
<tr><th id="1027">1027</th><td>  { CVT_regRA_64, <var>0</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1028">1028</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="1029">1029</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1030">1030</th><td>  <i>// Convert__GPR32AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="1031">1031</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1032">1032</th><td>  <i>// Convert__GPR64AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="1033">1033</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1034">1034</th><td>  <i>// Convert__regZERO__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1035">1035</th><td>  { CVT_regZERO, <var>0</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1036">1036</th><td>  <i>// Convert__GPR64AsmReg1_0</i></td></tr>
<tr><th id="1037">1037</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1038">1038</th><td>  <i>// Convert__regZERO_64__GPR64AsmReg1_0</i></td></tr>
<tr><th id="1039">1039</th><td>  { CVT_regZERO_64, <var>0</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1040">1040</th><td>  <i>// Convert__UImm5Lsl21_0</i></td></tr>
<tr><th id="1041">1041</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1042">1042</th><td>  <i>// Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1</i></td></tr>
<tr><th id="1043">1043</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1044">1044</th><td>  <i>// Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1</i></td></tr>
<tr><th id="1045">1045</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1046">1046</th><td>  <i>// Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1</i></td></tr>
<tr><th id="1047">1047</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1048">1048</th><td>  <i>// Convert__GPR32AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="1049">1049</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1050">1050</th><td>  <i>// Convert__GPR32AsmReg1_0__Mem2_1</i></td></tr>
<tr><th id="1051">1051</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1052">1052</th><td>  <i>// Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1</i></td></tr>
<tr><th id="1053">1053</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1054">1054</th><td>  <i>// Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1</i></td></tr>
<tr><th id="1055">1055</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1056">1056</th><td>  <i>// Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1</i></td></tr>
<tr><th id="1057">1057</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1058">1058</th><td>  <i>// Convert__GPRMM16AsmReg1_0__MicroMipsMem2_1</i></td></tr>
<tr><th id="1059">1059</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addMicroMipsMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1060">1060</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1061">1061</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1062">1062</th><td>  <i>// Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1</i></td></tr>
<tr><th id="1063">1063</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1064">1064</th><td>  <i>// Convert__MSA128AsmReg1_0__MemOffsetSimm10_02_1</i></td></tr>
<tr><th id="1065">1065</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1066">1066</th><td>  <i>// Convert__MSA128AsmReg1_0__MemOffsetSimm10_32_1</i></td></tr>
<tr><th id="1067">1067</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1068">1068</th><td>  <i>// Convert__MSA128AsmReg1_0__MemOffsetSimm10_12_1</i></td></tr>
<tr><th id="1069">1069</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1070">1070</th><td>  <i>// Convert__MSA128AsmReg1_0__MemOffsetSimm10_22_1</i></td></tr>
<tr><th id="1071">1071</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1072">1072</th><td>  <i>// Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1</i></td></tr>
<tr><th id="1073">1073</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1074">1074</th><td>  <i>// Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1</i></td></tr>
<tr><th id="1075">1075</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1076">1076</th><td>  <i>// Convert__COP3AsmReg1_0__Mem2_1</i></td></tr>
<tr><th id="1077">1077</th><td>  { CVT_95_addCOP3AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1078">1078</th><td>  <i>// Convert__MSA128AsmReg1_0__ConstantSImm10_01_1</i></td></tr>
<tr><th id="1079">1079</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1080">1080</th><td>  <i>// Convert__GPR64AsmReg1_0__Mem2_1__Tie0_1_1</i></td></tr>
<tr><th id="1081">1081</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1082">1082</th><td>  <i>// Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1083">1083</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1084">1084</th><td>  <i>// Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1085">1085</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1086">1086</th><td>  <i>// Convert__GPR32AsmReg1_0__UImm32_Coerced1_1</i></td></tr>
<tr><th id="1087">1087</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_32_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1088">1088</th><td>  <i>// Convert__StrictlyAFGR64AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="1089">1089</th><td>  { CVT_95_addStrictlyAFGR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1090">1090</th><td>  <i>// Convert__StrictlyFGR64AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="1091">1091</th><td>  { CVT_95_addStrictlyFGR64AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1092">1092</th><td>  <i>// Convert__StrictlyFGR32AsmReg1_0__Imm1_1</i></td></tr>
<tr><th id="1093">1093</th><td>  { CVT_95_addStrictlyFGR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1094">1094</th><td>  <i>// Convert__GPRMM16AsmReg1_0__UImm7_N11_1</i></td></tr>
<tr><th id="1095">1095</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_7_44__32__MINUS_1_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1096">1096</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_11_3</i></td></tr>
<tr><th id="1097">1097</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1098">1098</th><td>  <i>// Convert__GPR32AsmReg1_2__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm2_11_3</i></td></tr>
<tr><th id="1099">1099</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1100">1100</th><td>  <i>// Convert__GPR32AsmReg1_0__UImm161_1</i></td></tr>
<tr><th id="1101">1101</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1102">1102</th><td>  <i>// Convert__GPR32AsmReg1_0__UImm16_Relaxed1_1</i></td></tr>
<tr><th id="1103">1103</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addUImmOperands_LT_16_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1104">1104</th><td>  <i>// Convert__Reg1_0__Imm1_1__imm_95_0</i></td></tr>
<tr><th id="1105">1105</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1106">1106</th><td>  <i>// Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1</i></td></tr>
<tr><th id="1107">1107</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1108">1108</th><td>  <i>// Convert__GPRMM16AsmReg1_0__MicroMipsMemGP2_1</i></td></tr>
<tr><th id="1109">1109</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1110">1110</th><td>  <i>// Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1</i></td></tr>
<tr><th id="1111">1111</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1112">1112</th><td>  <i>// Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1</i></td></tr>
<tr><th id="1113">1113</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1114">1114</th><td>  <i>// Convert__RegList1_0__Mem2_1</i></td></tr>
<tr><th id="1115">1115</th><td>  { CVT_95_addRegListOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1116">1116</th><td>  <i>// Convert__RegList161_0__MemOffsetUimm42_1</i></td></tr>
<tr><th id="1117">1117</th><td>  { CVT_95_addRegListOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1118">1118</th><td>  <i>// ConvertCustom_ConvertXWPOperands</i></td></tr>
<tr><th id="1119">1119</th><td>  { CVT_ConvertXWPOperands, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1120">1120</th><td>  <i>// Convert__GPR32AsmReg1_0__MemOffsetSimm12_02_1</i></td></tr>
<tr><th id="1121">1121</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1122">1122</th><td>  <i>// Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1123">1123</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3</i></td></tr>
<tr><th id="1125">1125</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addAFGR64AsmRegOperands, <var>3</var>, CVT_95_addAFGR64AsmRegOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1126">1126</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3</i></td></tr>
<tr><th id="1127">1127</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFGR64AsmRegOperands, <var>3</var>, CVT_95_addFGR64AsmRegOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1128">1128</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3</i></td></tr>
<tr><th id="1129">1129</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_95_addFGR32AsmRegOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1130">1130</th><td>  <i>// Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2</i></td></tr>
<tr><th id="1131">1131</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFGR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1132">1132</th><td>  <i>// Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2</i></td></tr>
<tr><th id="1133">1133</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFGR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1134">1134</th><td>  <i>// Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="1135">1135</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1137">1137</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1138">1138</th><td>  <i>// Convert__GPR32AsmReg1_0__FGR64AsmReg1_1</i></td></tr>
<tr><th id="1139">1139</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1140">1140</th><td>  <i>// Convert__GPR32AsmReg1_0__COP2AsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="1141">1141</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1142">1142</th><td>  <i>// Convert__GPR32AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1143">1143</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1144">1144</th><td>  <i>// Convert__GPR32AsmReg1_0__AFGR64AsmReg1_1</i></td></tr>
<tr><th id="1145">1145</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1146">1146</th><td>  <i>// Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1</i></td></tr>
<tr><th id="1147">1147</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addACC64DSPAsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1148">1148</th><td>  <i>// Convert__GPR32AsmReg1_0__regAC0</i></td></tr>
<tr><th id="1149">1149</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_regAC0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1150">1150</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="1151">1151</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1152">1152</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4</i></td></tr>
<tr><th id="1153">1153</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1154">1154</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO</i></td></tr>
<tr><th id="1155">1155</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_regZERO, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1156">1156</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__regZERO_64</i></td></tr>
<tr><th id="1157">1157</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_regZERO_64, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1158">1158</th><td>  <i>// Convert__GPRMM16AsmRegMovePPairFirst1_0__GPRMM16AsmRegMovePPairSecond1_1__GPRMM16AsmRegMoveP1_2__GPRMM16AsmRegMoveP1_3</i></td></tr>
<tr><th id="1159">1159</th><td>  { CVT_95_addGPRMM16AsmRegMovePPairFirstOperands, <var>1</var>, CVT_95_addGPRMM16AsmRegMovePPairSecondOperands, <var>2</var>, CVT_95_addGPRMM16AsmRegMovePOperands, <var>3</var>, CVT_95_addGPRMM16AsmRegMovePOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1160">1160</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1161">1161</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addFCCAsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1162">1162</th><td>  <i>// Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1163">1163</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addFCCAsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1164">1164</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1165">1165</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addFCCAsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1166">1166</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1167">1167</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addFCCAsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1168">1168</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1169">1169</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1170">1170</th><td>  <i>// Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1171">1171</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1172">1172</th><td>  <i>// Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1173">1173</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1174">1174</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1</i></td></tr>
<tr><th id="1175">1175</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1176">1176</th><td>  <i>// Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="1177">1177</th><td>  { CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1178">1178</th><td>  <i>// Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1179">1179</th><td>  { CVT_95_addCOP0AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1180">1180</th><td>  <i>// Convert__FGR64AsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1181">1181</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1182">1182</th><td>  <i>// Convert__COP2AsmReg1_1__GPR32AsmReg1_0__imm_95_0</i></td></tr>
<tr><th id="1183">1183</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1184">1184</th><td>  <i>// Convert__COP2AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1185">1185</th><td>  { CVT_95_addCOP2AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1186">1186</th><td>  <i>// Convert__AFGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1187">1187</th><td>  { CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1188">1188</th><td>  <i>// Convert__FGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1189">1189</th><td>  { CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1190">1190</th><td>  <i>// Convert__HI32DSPAsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1191">1191</th><td>  { CVT_95_addHI32DSPAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1192">1192</th><td>  <i>// Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0__Tie0_1_1</i></td></tr>
<tr><th id="1193">1193</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1194">1194</th><td>  <i>// Convert__LO32DSPAsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1195">1195</th><td>  { CVT_95_addLO32DSPAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1196">1196</th><td>  <i>// Convert__regAC0__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1197">1197</th><td>  { CVT_regAC0, <var>0</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1198">1198</th><td>  <i>// Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1199">1199</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1200">1200</th><td>  <i>// Convert__GPR32AsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1201">1201</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1202">1202</th><td>  <i>// Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4</i></td></tr>
<tr><th id="1203">1203</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>3</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="1204">1204</th><td>  <i>// Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="1205">1205</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1206">1206</th><td>  <i>// Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1207">1207</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1208">1208</th><td>  <i>// Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1209">1209</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1210">1210</th><td>  <i>// Convert__regZERO__regZERO__imm_95_0</i></td></tr>
<tr><th id="1211">1211</th><td>  { CVT_regZERO, <var>0</var>, CVT_regZERO, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1212">1212</th><td>  <i>// Convert__regZERO__regS0</i></td></tr>
<tr><th id="1213">1213</th><td>  { CVT_regZERO, <var>0</var>, CVT_regS0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1214">1214</th><td>  <i>// Convert__regZERO__regZERO</i></td></tr>
<tr><th id="1215">1215</th><td>  { CVT_regZERO, <var>0</var>, CVT_regZERO, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1216">1216</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__regZERO</i></td></tr>
<tr><th id="1217">1217</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_regZERO, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1218">1218</th><td>  <i>// Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1</i></td></tr>
<tr><th id="1219">1219</th><td>  { CVT_95_addGPRMM16AsmRegOperands, <var>1</var>, CVT_95_addGPRMM16AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1220">1220</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1221">1221</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1222">1222</th><td>  <i>// Convert__GPR32AsmReg1_3__GPR32AsmReg1_1__ConstantUImm5_01_0</i></td></tr>
<tr><th id="1223">1223</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1224">1224</th><td>  <i>// Convert__GPR32AsmReg1_0__ConstantUImm7_01_1</i></td></tr>
<tr><th id="1225">1225</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_7_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1226">1226</th><td>  <i>// Convert__GPR32AsmReg1_0__ConstantUImm10_01_1</i></td></tr>
<tr><th id="1227">1227</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1228">1228</th><td>  <i>// Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="1229">1229</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addHWRegsAsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1230">1230</th><td>  <i>// Convert__GPR64AsmReg1_0__HWRegsAsmReg1_1__imm_95_0</i></td></tr>
<tr><th id="1231">1231</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addHWRegsAsmRegOperands, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1232">1232</th><td>  <i>// Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1233">1233</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addHWRegsAsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1234">1234</th><td>  <i>// Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm8_01_2</i></td></tr>
<tr><th id="1235">1235</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addHWRegsAsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1236">1236</th><td>  <i>// Convert__GPR32AsmReg1_0__ConstantSImm10_01_1</i></td></tr>
<tr><th id="1237">1237</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1238">1238</th><td>  <i>// Convert__GPR32AsmReg1_0__ConstantUImm8_01_1</i></td></tr>
<tr><th id="1239">1239</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1240">1240</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1</i></td></tr>
<tr><th id="1241">1241</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1242">1242</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="1243">1243</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1244">1244</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_2</i></td></tr>
<tr><th id="1245">1245</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1246">1246</th><td>  <i>// Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1</i></td></tr>
<tr><th id="1247">1247</th><td>  { CVT_95_addGPRMM16AsmRegZeroOperands, <var>1</var>, CVT_95_addMicroMipsMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1248">1248</th><td>  <i>// Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1</i></td></tr>
<tr><th id="1249">1249</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1250">1250</th><td>  <i>// Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1</i></td></tr>
<tr><th id="1251">1251</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1252">1252</th><td>  <i>// Convert__GPR32AsmReg1_0__Tie0_1_1__Mem2_1</i></td></tr>
<tr><th id="1253">1253</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1254">1254</th><td>  <i>// Convert__GPR64AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1</i></td></tr>
<tr><th id="1255">1255</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Convert__GPR64AsmReg1_0__Tie0_1_1__Mem2_1</i></td></tr>
<tr><th id="1257">1257</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1258">1258</th><td>  <i>// Convert__ConstantUImm20_01_0</i></td></tr>
<tr><th id="1259">1259</th><td>  { CVT_95_addConstantUImmOperands_LT_20_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1260">1260</th><td>  <i>// Convert__Reg1_0__Tie0_1_1</i></td></tr>
<tr><th id="1261">1261</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1262">1262</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantSImm10_01_1</i></td></tr>
<tr><th id="1263">1263</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1264">1264</th><td>  <i>// Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantSImm10_01_2</i></td></tr>
<tr><th id="1265">1265</th><td>  { CVT_95_addGPR64AsmRegOperands, <var>1</var>, CVT_95_addGPR64AsmRegOperands, <var>2</var>, CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1266">1266</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm32_Coerced1_1</i></td></tr>
<tr><th id="1267">1267</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addConstantUImmOperands_LT_32_GT_, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1268">1268</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm32_Coerced1_2</i></td></tr>
<tr><th id="1269">1269</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_32_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1270">1270</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0</i></td></tr>
<tr><th id="1271">1271</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1272">1272</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1</i></td></tr>
<tr><th id="1273">1273</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1274">1274</th><td>  <i>// Convert__ACC64DSPAsmReg1_0__ConstantSImm6_01_1__Tie0_1_1</i></td></tr>
<tr><th id="1275">1275</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>1</var>, CVT_95_addConstantSImmOperands_LT_6_44__32_0_GT_, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1276">1276</th><td>  <i>// Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__Tie0_1_1</i></td></tr>
<tr><th id="1277">1277</th><td>  { CVT_95_addACC64DSPAsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="1278">1278</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2</i></td></tr>
<tr><th id="1279">1279</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1280">1280</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2</i></td></tr>
<tr><th id="1281">1281</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1282">1282</th><td>  <i>// Convert__UImm161_0</i></td></tr>
<tr><th id="1283">1283</th><td>  { CVT_95_addUImmOperands_LT_16_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1284">1284</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3</i></td></tr>
<tr><th id="1285">1285</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1286">1286</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_3</i></td></tr>
<tr><th id="1287">1287</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1288">1288</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm1_01_3</i></td></tr>
<tr><th id="1289">1289</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1290">1290</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_3</i></td></tr>
<tr><th id="1291">1291</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1292">1292</th><td>  <i>// Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm2_01_3</i></td></tr>
<tr><th id="1293">1293</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1294">1294</th><td>  <i>// Convert__Reg1_0__Reg1_1__ConstantUImm5_01_2</i></td></tr>
<tr><th id="1295">1295</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1296">1296</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3</i></td></tr>
<tr><th id="1297">1297</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1298">1298</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3</i></td></tr>
<tr><th id="1299">1299</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1300">1300</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3</i></td></tr>
<tr><th id="1301">1301</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1302">1302</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3</i></td></tr>
<tr><th id="1303">1303</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1304">1304</th><td>  <i>// Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3</i></td></tr>
<tr><th id="1305">1305</th><td>  { CVT_95_addMSA128AsmRegOperands, <var>1</var>, CVT_95_addMSA128AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="1306">1306</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__InvNum1_1</i></td></tr>
<tr><th id="1307">1307</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="1308">1308</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__InvNum1_2</i></td></tr>
<tr><th id="1309">1309</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1310">1310</th><td>  <i>// Convert__ConstantUImm5_01_0</i></td></tr>
<tr><th id="1311">1311</th><td>  { CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1312">1312</th><td>  <i>// Convert__MemOffsetSimm16_02_0</i></td></tr>
<tr><th id="1313">1313</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="1314">1314</th><td>  <i>// Convert__imm_95_2</i></td></tr>
<tr><th id="1315">1315</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1316">1316</th><td>  <i>// Convert__imm_95_6</i></td></tr>
<tr><th id="1317">1317</th><td>  { CVT_imm_95_6, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1318">1318</th><td>  <i>// Convert__imm_95_4</i></td></tr>
<tr><th id="1319">1319</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1320">1320</th><td>  <i>// Convert__imm_95_5</i></td></tr>
<tr><th id="1321">1321</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1322">1322</th><td>  <i>// Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2</i></td></tr>
<tr><th id="1323">1323</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_95_addGPR32AsmRegOperands, <var>2</var>, CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1324">1324</th><td>  <i>// Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="1325">1325</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addAFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1326">1326</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="1327">1327</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR64AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1328">1328</th><td>  <i>// Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2</i></td></tr>
<tr><th id="1329">1329</th><td>  { CVT_95_addFGR32AsmRegOperands, <var>1</var>, CVT_95_addFGR32AsmRegOperands, <var>2</var>, CVT_95_addGPR32AsmRegOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="1330">1330</th><td>  <i>// Convert__GPR32AsmReg1_0__imm_95_31</i></td></tr>
<tr><th id="1331">1331</th><td>  { CVT_95_addGPR32AsmRegOperands, <var>1</var>, CVT_imm_95_31, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="1332">1332</th><td>};</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td><em>void</em> MipsAsmParser::</td></tr>
<tr><th id="1335">1335</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="1336">1336</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="1337">1337</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1338">1338</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1339">1339</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="1340">1340</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="1341">1341</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1342">1342</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="1343">1343</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1344">1344</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1345">1345</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1346">1346</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1347">1347</th><td>      <b>break</b>;</td></tr>
<tr><th id="1348">1348</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="1349">1349</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="1350">1350</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="1351">1351</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="1352">1352</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="1353">1353</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="1354">1354</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="1355">1355</th><td>      <b>break</b>;</td></tr>
<tr><th id="1356">1356</th><td>    }</td></tr>
<tr><th id="1357">1357</th><td>    <b>case</b> CVT_95_addGPR32AsmRegOperands:</td></tr>
<tr><th id="1358">1358</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPR32AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1359">1359</th><td>      <b>break</b>;</td></tr>
<tr><th id="1360">1360</th><td>    <b>case</b> CVT_95_addAFGR64AsmRegOperands:</td></tr>
<tr><th id="1361">1361</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addAFGR64AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1362">1362</th><td>      <b>break</b>;</td></tr>
<tr><th id="1363">1363</th><td>    <b>case</b> CVT_95_addFGR64AsmRegOperands:</td></tr>
<tr><th id="1364">1364</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addFGR64AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1365">1365</th><td>      <b>break</b>;</td></tr>
<tr><th id="1366">1366</th><td>    <b>case</b> CVT_95_addFGR32AsmRegOperands:</td></tr>
<tr><th id="1367">1367</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addFGR32AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1368">1368</th><td>      <b>break</b>;</td></tr>
<tr><th id="1369">1369</th><td>    <b>case</b> CVT_95_addSImmOperands_LT_32_GT_:</td></tr>
<tr><th id="1370">1370</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addSImmOperands&lt;<var>32</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1371">1371</th><td>      <b>break</b>;</td></tr>
<tr><th id="1372">1372</th><td>    <b>case</b> CVT_95_addMSA128AsmRegOperands:</td></tr>
<tr><th id="1373">1373</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addMSA128AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1374">1374</th><td>      <b>break</b>;</td></tr>
<tr><th id="1375">1375</th><td>    <b>case</b> CVT_95_addSImmOperands_LT_16_GT_:</td></tr>
<tr><th id="1376">1376</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addSImmOperands&lt;<var>16</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1377">1377</th><td>      <b>break</b>;</td></tr>
<tr><th id="1378">1378</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1379">1379</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1380">1380</th><td>      <b>break</b>;</td></tr>
<tr><th id="1381">1381</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1382">1382</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1383">1383</th><td>      <b>break</b>;</td></tr>
<tr><th id="1384">1384</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegOperands:</td></tr>
<tr><th id="1385">1385</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPRMM16AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1386">1386</th><td>      <b>break</b>;</td></tr>
<tr><th id="1387">1387</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_4_44__32_0_GT_:</td></tr>
<tr><th id="1388">1388</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantSImmOperands&lt;<var>4</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1389">1389</th><td>      <b>break</b>;</td></tr>
<tr><th id="1390">1390</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_:</td></tr>
<tr><th id="1391">1391</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>5</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1392">1392</th><td>      <b>break</b>;</td></tr>
<tr><th id="1393">1393</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_:</td></tr>
<tr><th id="1394">1394</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>2</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1395">1395</th><td>      <b>break</b>;</td></tr>
<tr><th id="1396">1396</th><td>    <b>case</b> CVT_95_addUImmOperands_LT_16_GT_:</td></tr>
<tr><th id="1397">1397</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addUImmOperands&lt;<var>16</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1398">1398</th><td>      <b>break</b>;</td></tr>
<tr><th id="1399">1399</th><td>    <b>case</b> CVT_95_addGPR64AsmRegOperands:</td></tr>
<tr><th id="1400">1400</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPR64AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1401">1401</th><td>      <b>break</b>;</td></tr>
<tr><th id="1402">1402</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_:</td></tr>
<tr><th id="1403">1403</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>8</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1404">1404</th><td>      <b>break</b>;</td></tr>
<tr><th id="1405">1405</th><td>    <b>case</b> CVT_regZERO:</td></tr>
<tr><th id="1406">1406</th><td>      Inst.addOperand(MCOperand::createReg(Mips::ZERO));</td></tr>
<tr><th id="1407">1407</th><td>      <b>break</b>;</td></tr>
<tr><th id="1408">1408</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_:</td></tr>
<tr><th id="1409">1409</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>5</var>, <var>32</var>, -<var>32</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1410">1410</th><td>      <b>break</b>;</td></tr>
<tr><th id="1411">1411</th><td>    <b>case</b> CVT_regFCC0:</td></tr>
<tr><th id="1412">1412</th><td>      Inst.addOperand(MCOperand::createReg(Mips::FCC0));</td></tr>
<tr><th id="1413">1413</th><td>      <b>break</b>;</td></tr>
<tr><th id="1414">1414</th><td>    <b>case</b> CVT_95_addFCCAsmRegOperands:</td></tr>
<tr><th id="1415">1415</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addFCCAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1416">1416</th><td>      <b>break</b>;</td></tr>
<tr><th id="1417">1417</th><td>    <b>case</b> CVT_95_addCOP2AsmRegOperands:</td></tr>
<tr><th id="1418">1418</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addCOP2AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1419">1419</th><td>      <b>break</b>;</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_:</td></tr>
<tr><th id="1421">1421</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>3</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1422">1422</th><td>      <b>break</b>;</td></tr>
<tr><th id="1423">1423</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_:</td></tr>
<tr><th id="1424">1424</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>6</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1425">1425</th><td>      <b>break</b>;</td></tr>
<tr><th id="1426">1426</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_:</td></tr>
<tr><th id="1427">1427</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>4</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1428">1428</th><td>      <b>break</b>;</td></tr>
<tr><th id="1429">1429</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1430">1430</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="1431">1431</th><td>      <b>break</b>;</td></tr>
<tr><th id="1432">1432</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_:</td></tr>
<tr><th id="1433">1433</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>10</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1434">1434</th><td>      <b>break</b>;</td></tr>
<tr><th id="1435">1435</th><td>    <b>case</b> CVT_95_addMemOperands:</td></tr>
<tr><th id="1436">1436</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addMemOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="1437">1437</th><td>      <b>break</b>;</td></tr>
<tr><th id="1438">1438</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_5_44__32_0_GT_:</td></tr>
<tr><th id="1439">1439</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantSImmOperands&lt;<var>5</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1440">1440</th><td>      <b>break</b>;</td></tr>
<tr><th id="1441">1441</th><td>    <b>case</b> CVT_95_addCCRAsmRegOperands:</td></tr>
<tr><th id="1442">1442</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addCCRAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1443">1443</th><td>      <b>break</b>;</td></tr>
<tr><th id="1444">1444</th><td>    <b>case</b> CVT_95_addMSACtrlAsmRegOperands:</td></tr>
<tr><th id="1445">1445</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addMSACtrlAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1446">1446</th><td>      <b>break</b>;</td></tr>
<tr><th id="1447">1447</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_:</td></tr>
<tr><th id="1448">1448</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>1</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1449">1449</th><td>      <b>break</b>;</td></tr>
<tr><th id="1450">1450</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_33_GT_:</td></tr>
<tr><th id="1451">1451</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>5</var>, <var>33</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1452">1452</th><td>      <b>break</b>;</td></tr>
<tr><th id="1453">1453</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_32_GT_:</td></tr>
<tr><th id="1454">1454</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>5</var>, <var>32</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1455">1455</th><td>      <b>break</b>;</td></tr>
<tr><th id="1456">1456</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_:</td></tr>
<tr><th id="1457">1457</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>5</var>, <var>1</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1458">1458</th><td>      <b>break</b>;</td></tr>
<tr><th id="1459">1459</th><td>    <b>case</b> CVT_95_addGPR32NonZeroAsmRegOperands:</td></tr>
<tr><th id="1460">1460</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPR32NonZeroAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1461">1461</th><td>      <b>break</b>;</td></tr>
<tr><th id="1462">1462</th><td>    <b>case</b> CVT_95_addGPR32ZeroAsmRegOperands:</td></tr>
<tr><th id="1463">1463</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPR32ZeroAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1464">1464</th><td>      <b>break</b>;</td></tr>
<tr><th id="1465">1465</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_:</td></tr>
<tr><th id="1466">1466</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>2</var>, <var>1</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1467">1467</th><td>      <b>break</b>;</td></tr>
<tr><th id="1468">1468</th><td>    <b>case</b> CVT_95_addCOP0AsmRegOperands:</td></tr>
<tr><th id="1469">1469</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addCOP0AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1470">1470</th><td>      <b>break</b>;</td></tr>
<tr><th id="1471">1471</th><td>    <b>case</b> CVT_regZERO_64:</td></tr>
<tr><th id="1472">1472</th><td>      Inst.addOperand(MCOperand::createReg(Mips::ZERO_64));</td></tr>
<tr><th id="1473">1473</th><td>      <b>break</b>;</td></tr>
<tr><th id="1474">1474</th><td>    <b>case</b> CVT_95_addACC64DSPAsmRegOperands:</td></tr>
<tr><th id="1475">1475</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addACC64DSPAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1476">1476</th><td>      <b>break</b>;</td></tr>
<tr><th id="1477">1477</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_1_GT_:</td></tr>
<tr><th id="1478">1478</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>1</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1479">1479</th><td>      <b>break</b>;</td></tr>
<tr><th id="1480">1480</th><td>    <b>case</b> CVT_regRA:</td></tr>
<tr><th id="1481">1481</th><td>      Inst.addOperand(MCOperand::createReg(Mips::RA));</td></tr>
<tr><th id="1482">1482</th><td>      <b>break</b>;</td></tr>
<tr><th id="1483">1483</th><td>    <b>case</b> CVT_regRA_64:</td></tr>
<tr><th id="1484">1484</th><td>      Inst.addOperand(MCOperand::createReg(Mips::RA_64));</td></tr>
<tr><th id="1485">1485</th><td>      <b>break</b>;</td></tr>
<tr><th id="1486">1486</th><td>    <b>case</b> CVT_95_addMicroMipsMemOperands:</td></tr>
<tr><th id="1487">1487</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addMicroMipsMemOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="1488">1488</th><td>      <b>break</b>;</td></tr>
<tr><th id="1489">1489</th><td>    <b>case</b> CVT_95_addCOP3AsmRegOperands:</td></tr>
<tr><th id="1490">1490</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addCOP3AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1491">1491</th><td>      <b>break</b>;</td></tr>
<tr><th id="1492">1492</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_:</td></tr>
<tr><th id="1493">1493</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantSImmOperands&lt;<var>10</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1494">1494</th><td>      <b>break</b>;</td></tr>
<tr><th id="1495">1495</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_32_GT_:</td></tr>
<tr><th id="1496">1496</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>32</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1497">1497</th><td>      <b>break</b>;</td></tr>
<tr><th id="1498">1498</th><td>    <b>case</b> CVT_95_addStrictlyAFGR64AsmRegOperands:</td></tr>
<tr><th id="1499">1499</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addStrictlyAFGR64AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1500">1500</th><td>      <b>break</b>;</td></tr>
<tr><th id="1501">1501</th><td>    <b>case</b> CVT_95_addStrictlyFGR64AsmRegOperands:</td></tr>
<tr><th id="1502">1502</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addStrictlyFGR64AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1503">1503</th><td>      <b>break</b>;</td></tr>
<tr><th id="1504">1504</th><td>    <b>case</b> CVT_95_addStrictlyFGR32AsmRegOperands:</td></tr>
<tr><th id="1505">1505</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addStrictlyFGR32AsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1506">1506</th><td>      <b>break</b>;</td></tr>
<tr><th id="1507">1507</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_7_44__32__MINUS_1_GT_:</td></tr>
<tr><th id="1508">1508</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>7</var>, -<var>1</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1509">1509</th><td>      <b>break</b>;</td></tr>
<tr><th id="1510">1510</th><td>    <b>case</b> CVT_95_addRegListOperands:</td></tr>
<tr><th id="1511">1511</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addRegListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1512">1512</th><td>      <b>break</b>;</td></tr>
<tr><th id="1513">1513</th><td>    <b>case</b> CVT_ConvertXWPOperands:</td></tr>
<tr><th id="1514">1514</th><td>      ConvertXWPOperands(Inst, Operands);</td></tr>
<tr><th id="1515">1515</th><td>      <b>break</b>;</td></tr>
<tr><th id="1516">1516</th><td>    <b>case</b> CVT_regAC0:</td></tr>
<tr><th id="1517">1517</th><td>      Inst.addOperand(MCOperand::createReg(Mips::AC0));</td></tr>
<tr><th id="1518">1518</th><td>      <b>break</b>;</td></tr>
<tr><th id="1519">1519</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePPairFirstOperands:</td></tr>
<tr><th id="1520">1520</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPRMM16AsmRegMovePPairFirstOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1521">1521</th><td>      <b>break</b>;</td></tr>
<tr><th id="1522">1522</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePPairSecondOperands:</td></tr>
<tr><th id="1523">1523</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPRMM16AsmRegMovePPairSecondOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1524">1524</th><td>      <b>break</b>;</td></tr>
<tr><th id="1525">1525</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePOperands:</td></tr>
<tr><th id="1526">1526</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPRMM16AsmRegMovePOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1527">1527</th><td>      <b>break</b>;</td></tr>
<tr><th id="1528">1528</th><td>    <b>case</b> CVT_95_addHI32DSPAsmRegOperands:</td></tr>
<tr><th id="1529">1529</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addHI32DSPAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1530">1530</th><td>      <b>break</b>;</td></tr>
<tr><th id="1531">1531</th><td>    <b>case</b> CVT_95_addLO32DSPAsmRegOperands:</td></tr>
<tr><th id="1532">1532</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addLO32DSPAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1533">1533</th><td>      <b>break</b>;</td></tr>
<tr><th id="1534">1534</th><td>    <b>case</b> CVT_regS0:</td></tr>
<tr><th id="1535">1535</th><td>      Inst.addOperand(MCOperand::createReg(Mips::S0));</td></tr>
<tr><th id="1536">1536</th><td>      <b>break</b>;</td></tr>
<tr><th id="1537">1537</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_7_44__32_0_GT_:</td></tr>
<tr><th id="1538">1538</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>7</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1539">1539</th><td>      <b>break</b>;</td></tr>
<tr><th id="1540">1540</th><td>    <b>case</b> CVT_95_addHWRegsAsmRegOperands:</td></tr>
<tr><th id="1541">1541</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addHWRegsAsmRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1542">1542</th><td>      <b>break</b>;</td></tr>
<tr><th id="1543">1543</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegZeroOperands:</td></tr>
<tr><th id="1544">1544</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addGPRMM16AsmRegZeroOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="1545">1545</th><td>      <b>break</b>;</td></tr>
<tr><th id="1546">1546</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_20_44__32_0_GT_:</td></tr>
<tr><th id="1547">1547</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantUImmOperands&lt;<var>20</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1548">1548</th><td>      <b>break</b>;</td></tr>
<tr><th id="1549">1549</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_6_44__32_0_GT_:</td></tr>
<tr><th id="1550">1550</th><td>      <b>static_cast</b>&lt;MipsOperand &amp;&gt;(*Operands[OpIdx]).addConstantSImmOperands&lt;<var>6</var>, <var>0</var>&gt;(Inst, <var>1</var>);</td></tr>
<tr><th id="1551">1551</th><td>      <b>break</b>;</td></tr>
<tr><th id="1552">1552</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1553">1553</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="1554">1554</th><td>      <b>break</b>;</td></tr>
<tr><th id="1555">1555</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1556">1556</th><td>      Inst.addOperand(MCOperand::createImm(<var>6</var>));</td></tr>
<tr><th id="1557">1557</th><td>      <b>break</b>;</td></tr>
<tr><th id="1558">1558</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1559">1559</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="1560">1560</th><td>      <b>break</b>;</td></tr>
<tr><th id="1561">1561</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="1562">1562</th><td>      Inst.addOperand(MCOperand::createImm(<var>5</var>));</td></tr>
<tr><th id="1563">1563</th><td>      <b>break</b>;</td></tr>
<tr><th id="1564">1564</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="1565">1565</th><td>      Inst.addOperand(MCOperand::createImm(<var>31</var>));</td></tr>
<tr><th id="1566">1566</th><td>      <b>break</b>;</td></tr>
<tr><th id="1567">1567</th><td>    }</td></tr>
<tr><th id="1568">1568</th><td>  }</td></tr>
<tr><th id="1569">1569</th><td>}</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td><em>void</em> MipsAsmParser::</td></tr>
<tr><th id="1572">1572</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="1573">1573</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="1574">1574</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="1575">1575</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="1576">1576</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="1577">1577</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="1578">1578</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="1579">1579</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="1580">1580</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="1581">1581</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1582">1582</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1583">1583</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1584">1584</th><td>      <b>break</b>;</td></tr>
<tr><th id="1585">1585</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="1586">1586</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1587">1587</th><td>      <b>break</b>;</td></tr>
<tr><th id="1588">1588</th><td>    <b>case</b> CVT_95_addGPR32AsmRegOperands:</td></tr>
<tr><th id="1589">1589</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1590">1590</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1591">1591</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1592">1592</th><td>      <b>break</b>;</td></tr>
<tr><th id="1593">1593</th><td>    <b>case</b> CVT_95_addAFGR64AsmRegOperands:</td></tr>
<tr><th id="1594">1594</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1595">1595</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1596">1596</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1597">1597</th><td>      <b>break</b>;</td></tr>
<tr><th id="1598">1598</th><td>    <b>case</b> CVT_95_addFGR64AsmRegOperands:</td></tr>
<tr><th id="1599">1599</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1600">1600</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1601">1601</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1602">1602</th><td>      <b>break</b>;</td></tr>
<tr><th id="1603">1603</th><td>    <b>case</b> CVT_95_addFGR32AsmRegOperands:</td></tr>
<tr><th id="1604">1604</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1605">1605</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1606">1606</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1607">1607</th><td>      <b>break</b>;</td></tr>
<tr><th id="1608">1608</th><td>    <b>case</b> CVT_95_addSImmOperands_LT_32_GT_:</td></tr>
<tr><th id="1609">1609</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1610">1610</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1611">1611</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1612">1612</th><td>      <b>break</b>;</td></tr>
<tr><th id="1613">1613</th><td>    <b>case</b> CVT_95_addMSA128AsmRegOperands:</td></tr>
<tr><th id="1614">1614</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1615">1615</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1616">1616</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1617">1617</th><td>      <b>break</b>;</td></tr>
<tr><th id="1618">1618</th><td>    <b>case</b> CVT_95_addSImmOperands_LT_16_GT_:</td></tr>
<tr><th id="1619">1619</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1620">1620</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1621">1621</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1622">1622</th><td>      <b>break</b>;</td></tr>
<tr><th id="1623">1623</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="1624">1624</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1625">1625</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="1626">1626</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1627">1627</th><td>      <b>break</b>;</td></tr>
<tr><th id="1628">1628</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="1629">1629</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1630">1630</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1631">1631</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1632">1632</th><td>      <b>break</b>;</td></tr>
<tr><th id="1633">1633</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegOperands:</td></tr>
<tr><th id="1634">1634</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1635">1635</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1636">1636</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1637">1637</th><td>      <b>break</b>;</td></tr>
<tr><th id="1638">1638</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_4_44__32_0_GT_:</td></tr>
<tr><th id="1639">1639</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1640">1640</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1641">1641</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1642">1642</th><td>      <b>break</b>;</td></tr>
<tr><th id="1643">1643</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_0_GT_:</td></tr>
<tr><th id="1644">1644</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1645">1645</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1646">1646</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1647">1647</th><td>      <b>break</b>;</td></tr>
<tr><th id="1648">1648</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_2_44__32_0_GT_:</td></tr>
<tr><th id="1649">1649</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1650">1650</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1651">1651</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1652">1652</th><td>      <b>break</b>;</td></tr>
<tr><th id="1653">1653</th><td>    <b>case</b> CVT_95_addUImmOperands_LT_16_GT_:</td></tr>
<tr><th id="1654">1654</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1655">1655</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1656">1656</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1657">1657</th><td>      <b>break</b>;</td></tr>
<tr><th id="1658">1658</th><td>    <b>case</b> CVT_95_addGPR64AsmRegOperands:</td></tr>
<tr><th id="1659">1659</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1660">1660</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1661">1661</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1662">1662</th><td>      <b>break</b>;</td></tr>
<tr><th id="1663">1663</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_8_44__32_0_GT_:</td></tr>
<tr><th id="1664">1664</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1665">1665</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1666">1666</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1667">1667</th><td>      <b>break</b>;</td></tr>
<tr><th id="1668">1668</th><td>    <b>case</b> CVT_regZERO:</td></tr>
<tr><th id="1669">1669</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1670">1670</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1671">1671</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1672">1672</th><td>      <b>break</b>;</td></tr>
<tr><th id="1673">1673</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_32_44__32__MINUS_32_GT_:</td></tr>
<tr><th id="1674">1674</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1675">1675</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1676">1676</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1677">1677</th><td>      <b>break</b>;</td></tr>
<tr><th id="1678">1678</th><td>    <b>case</b> CVT_regFCC0:</td></tr>
<tr><th id="1679">1679</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1680">1680</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1681">1681</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1682">1682</th><td>      <b>break</b>;</td></tr>
<tr><th id="1683">1683</th><td>    <b>case</b> CVT_95_addFCCAsmRegOperands:</td></tr>
<tr><th id="1684">1684</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1685">1685</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1686">1686</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1687">1687</th><td>      <b>break</b>;</td></tr>
<tr><th id="1688">1688</th><td>    <b>case</b> CVT_95_addCOP2AsmRegOperands:</td></tr>
<tr><th id="1689">1689</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1690">1690</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1691">1691</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1692">1692</th><td>      <b>break</b>;</td></tr>
<tr><th id="1693">1693</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_3_44__32_0_GT_:</td></tr>
<tr><th id="1694">1694</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1695">1695</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1696">1696</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1697">1697</th><td>      <b>break</b>;</td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_6_44__32_0_GT_:</td></tr>
<tr><th id="1699">1699</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1700">1700</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1701">1701</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1702">1702</th><td>      <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_4_44__32_0_GT_:</td></tr>
<tr><th id="1704">1704</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1705">1705</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1706">1706</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1707">1707</th><td>      <b>break</b>;</td></tr>
<tr><th id="1708">1708</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="1709">1709</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1710">1710</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1711">1711</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1712">1712</th><td>      <b>break</b>;</td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_10_44__32_0_GT_:</td></tr>
<tr><th id="1714">1714</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1715">1715</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1716">1716</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1717">1717</th><td>      <b>break</b>;</td></tr>
<tr><th id="1718">1718</th><td>    <b>case</b> CVT_95_addMemOperands:</td></tr>
<tr><th id="1719">1719</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1720">1720</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1721">1721</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="1722">1722</th><td>      <b>break</b>;</td></tr>
<tr><th id="1723">1723</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_5_44__32_0_GT_:</td></tr>
<tr><th id="1724">1724</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1725">1725</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1726">1726</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1727">1727</th><td>      <b>break</b>;</td></tr>
<tr><th id="1728">1728</th><td>    <b>case</b> CVT_95_addCCRAsmRegOperands:</td></tr>
<tr><th id="1729">1729</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1730">1730</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1731">1731</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1732">1732</th><td>      <b>break</b>;</td></tr>
<tr><th id="1733">1733</th><td>    <b>case</b> CVT_95_addMSACtrlAsmRegOperands:</td></tr>
<tr><th id="1734">1734</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1735">1735</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1736">1736</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1737">1737</th><td>      <b>break</b>;</td></tr>
<tr><th id="1738">1738</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_1_44__32_0_GT_:</td></tr>
<tr><th id="1739">1739</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1740">1740</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1741">1741</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1742">1742</th><td>      <b>break</b>;</td></tr>
<tr><th id="1743">1743</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_33_GT_:</td></tr>
<tr><th id="1744">1744</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1745">1745</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1746">1746</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1747">1747</th><td>      <b>break</b>;</td></tr>
<tr><th id="1748">1748</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_32_GT_:</td></tr>
<tr><th id="1749">1749</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1750">1750</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1751">1751</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1752">1752</th><td>      <b>break</b>;</td></tr>
<tr><th id="1753">1753</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_5_44__32_1_GT_:</td></tr>
<tr><th id="1754">1754</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1755">1755</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1756">1756</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1757">1757</th><td>      <b>break</b>;</td></tr>
<tr><th id="1758">1758</th><td>    <b>case</b> CVT_95_addGPR32NonZeroAsmRegOperands:</td></tr>
<tr><th id="1759">1759</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1760">1760</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1761">1761</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1762">1762</th><td>      <b>break</b>;</td></tr>
<tr><th id="1763">1763</th><td>    <b>case</b> CVT_95_addGPR32ZeroAsmRegOperands:</td></tr>
<tr><th id="1764">1764</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1765">1765</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1766">1766</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1767">1767</th><td>      <b>break</b>;</td></tr>
<tr><th id="1768">1768</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_2_44__32_1_GT_:</td></tr>
<tr><th id="1769">1769</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1770">1770</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1771">1771</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1772">1772</th><td>      <b>break</b>;</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> CVT_95_addCOP0AsmRegOperands:</td></tr>
<tr><th id="1774">1774</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1775">1775</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1776">1776</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1777">1777</th><td>      <b>break</b>;</td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> CVT_regZERO_64:</td></tr>
<tr><th id="1779">1779</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1780">1780</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1781">1781</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1782">1782</th><td>      <b>break</b>;</td></tr>
<tr><th id="1783">1783</th><td>    <b>case</b> CVT_95_addACC64DSPAsmRegOperands:</td></tr>
<tr><th id="1784">1784</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1785">1785</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1786">1786</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1787">1787</th><td>      <b>break</b>;</td></tr>
<tr><th id="1788">1788</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_1_GT_:</td></tr>
<tr><th id="1789">1789</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1790">1790</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1791">1791</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1792">1792</th><td>      <b>break</b>;</td></tr>
<tr><th id="1793">1793</th><td>    <b>case</b> CVT_regRA:</td></tr>
<tr><th id="1794">1794</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1795">1795</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1796">1796</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1797">1797</th><td>      <b>break</b>;</td></tr>
<tr><th id="1798">1798</th><td>    <b>case</b> CVT_regRA_64:</td></tr>
<tr><th id="1799">1799</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1800">1800</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1801">1801</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1802">1802</th><td>      <b>break</b>;</td></tr>
<tr><th id="1803">1803</th><td>    <b>case</b> CVT_95_addMicroMipsMemOperands:</td></tr>
<tr><th id="1804">1804</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1805">1805</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1806">1806</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="1807">1807</th><td>      <b>break</b>;</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> CVT_95_addCOP3AsmRegOperands:</td></tr>
<tr><th id="1809">1809</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1810">1810</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1811">1811</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1812">1812</th><td>      <b>break</b>;</td></tr>
<tr><th id="1813">1813</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_10_44__32_0_GT_:</td></tr>
<tr><th id="1814">1814</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1815">1815</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1816">1816</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1817">1817</th><td>      <b>break</b>;</td></tr>
<tr><th id="1818">1818</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_32_GT_:</td></tr>
<tr><th id="1819">1819</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1820">1820</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1821">1821</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1822">1822</th><td>      <b>break</b>;</td></tr>
<tr><th id="1823">1823</th><td>    <b>case</b> CVT_95_addStrictlyAFGR64AsmRegOperands:</td></tr>
<tr><th id="1824">1824</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1825">1825</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1826">1826</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1827">1827</th><td>      <b>break</b>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> CVT_95_addStrictlyFGR64AsmRegOperands:</td></tr>
<tr><th id="1829">1829</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1830">1830</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1831">1831</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1832">1832</th><td>      <b>break</b>;</td></tr>
<tr><th id="1833">1833</th><td>    <b>case</b> CVT_95_addStrictlyFGR32AsmRegOperands:</td></tr>
<tr><th id="1834">1834</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1835">1835</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1836">1836</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1837">1837</th><td>      <b>break</b>;</td></tr>
<tr><th id="1838">1838</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_7_44__32__MINUS_1_GT_:</td></tr>
<tr><th id="1839">1839</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1840">1840</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1841">1841</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1842">1842</th><td>      <b>break</b>;</td></tr>
<tr><th id="1843">1843</th><td>    <b>case</b> CVT_95_addRegListOperands:</td></tr>
<tr><th id="1844">1844</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1845">1845</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1846">1846</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1847">1847</th><td>      <b>break</b>;</td></tr>
<tr><th id="1848">1848</th><td>    <b>case</b> CVT_regAC0:</td></tr>
<tr><th id="1849">1849</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1850">1850</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1851">1851</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1852">1852</th><td>      <b>break</b>;</td></tr>
<tr><th id="1853">1853</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePPairFirstOperands:</td></tr>
<tr><th id="1854">1854</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1855">1855</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1856">1856</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1857">1857</th><td>      <b>break</b>;</td></tr>
<tr><th id="1858">1858</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePPairSecondOperands:</td></tr>
<tr><th id="1859">1859</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1860">1860</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1861">1861</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1862">1862</th><td>      <b>break</b>;</td></tr>
<tr><th id="1863">1863</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegMovePOperands:</td></tr>
<tr><th id="1864">1864</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1865">1865</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1866">1866</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1867">1867</th><td>      <b>break</b>;</td></tr>
<tr><th id="1868">1868</th><td>    <b>case</b> CVT_95_addHI32DSPAsmRegOperands:</td></tr>
<tr><th id="1869">1869</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1870">1870</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1871">1871</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1872">1872</th><td>      <b>break</b>;</td></tr>
<tr><th id="1873">1873</th><td>    <b>case</b> CVT_95_addLO32DSPAsmRegOperands:</td></tr>
<tr><th id="1874">1874</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1875">1875</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1876">1876</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1877">1877</th><td>      <b>break</b>;</td></tr>
<tr><th id="1878">1878</th><td>    <b>case</b> CVT_regS0:</td></tr>
<tr><th id="1879">1879</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1880">1880</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1881">1881</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1882">1882</th><td>      <b>break</b>;</td></tr>
<tr><th id="1883">1883</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_7_44__32_0_GT_:</td></tr>
<tr><th id="1884">1884</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1885">1885</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1886">1886</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1887">1887</th><td>      <b>break</b>;</td></tr>
<tr><th id="1888">1888</th><td>    <b>case</b> CVT_95_addHWRegsAsmRegOperands:</td></tr>
<tr><th id="1889">1889</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1890">1890</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1891">1891</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1892">1892</th><td>      <b>break</b>;</td></tr>
<tr><th id="1893">1893</th><td>    <b>case</b> CVT_95_addGPRMM16AsmRegZeroOperands:</td></tr>
<tr><th id="1894">1894</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1895">1895</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1896">1896</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1897">1897</th><td>      <b>break</b>;</td></tr>
<tr><th id="1898">1898</th><td>    <b>case</b> CVT_95_addConstantUImmOperands_LT_20_44__32_0_GT_:</td></tr>
<tr><th id="1899">1899</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1900">1900</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1901">1901</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1902">1902</th><td>      <b>break</b>;</td></tr>
<tr><th id="1903">1903</th><td>    <b>case</b> CVT_95_addConstantSImmOperands_LT_6_44__32_0_GT_:</td></tr>
<tr><th id="1904">1904</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1905">1905</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="1906">1906</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="1907">1907</th><td>      <b>break</b>;</td></tr>
<tr><th id="1908">1908</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="1909">1909</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1910">1910</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1911">1911</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1912">1912</th><td>      <b>break</b>;</td></tr>
<tr><th id="1913">1913</th><td>    <b>case</b> CVT_imm_95_6:</td></tr>
<tr><th id="1914">1914</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1915">1915</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1916">1916</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1917">1917</th><td>      <b>break</b>;</td></tr>
<tr><th id="1918">1918</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="1919">1919</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1920">1920</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1921">1921</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1922">1922</th><td>      <b>break</b>;</td></tr>
<tr><th id="1923">1923</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="1924">1924</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1925">1925</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1926">1926</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1927">1927</th><td>      <b>break</b>;</td></tr>
<tr><th id="1928">1928</th><td>    <b>case</b> CVT_imm_95_31:</td></tr>
<tr><th id="1929">1929</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="1930">1930</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="1931">1931</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="1932">1932</th><td>      <b>break</b>;</td></tr>
<tr><th id="1933">1933</th><td>    }</td></tr>
<tr><th id="1934">1934</th><td>  }</td></tr>
<tr><th id="1935">1935</th><td>}</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td><b>namespace</b> {</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="1940">1940</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="1941">1941</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="1942">1942</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="1943">1943</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="1944">1944</th><td>  MCK__HASH_, <i>// '#'</i></td></tr>
<tr><th id="1945">1945</th><td>  MCK__40_, <i>// '('</i></td></tr>
<tr><th id="1946">1946</th><td>  MCK__41_, <i>// ')'</i></td></tr>
<tr><th id="1947">1947</th><td>  MCK_0, <i>// '0'</i></td></tr>
<tr><th id="1948">1948</th><td>  MCK_16, <i>// '16'</i></td></tr>
<tr><th id="1949">1949</th><td>  MCK__91_, <i>// '['</i></td></tr>
<tr><th id="1950">1950</th><td>  MCK__93_, <i>// ']'</i></td></tr>
<tr><th id="1951">1951</th><td>  MCK_bit, <i>// 'bit'</i></td></tr>
<tr><th id="1952">1952</th><td>  MCK_inst, <i>// 'inst'</i></td></tr>
<tr><th id="1953">1953</th><td>  MCK_LAST_TOKEN = MCK_inst,</td></tr>
<tr><th id="1954">1954</th><td>  MCK_Reg37, <i>// derived register class</i></td></tr>
<tr><th id="1955">1955</th><td>  MCK_Reg19, <i>// derived register class</i></td></tr>
<tr><th id="1956">1956</th><td>  MCK_ACC128, <i>// register class 'ACC128'</i></td></tr>
<tr><th id="1957">1957</th><td>  MCK_ACC64, <i>// register class 'ACC64'</i></td></tr>
<tr><th id="1958">1958</th><td>  MCK_CPURAReg, <i>// register class 'CPURAReg,RA'</i></td></tr>
<tr><th id="1959">1959</th><td>  MCK_CPUSPReg, <i>// register class 'CPUSPReg,SP32,SP'</i></td></tr>
<tr><th id="1960">1960</th><td>  MCK_DSPCC, <i>// register class 'DSPCC'</i></td></tr>
<tr><th id="1961">1961</th><td>  MCK_GP32, <i>// register class 'GP32'</i></td></tr>
<tr><th id="1962">1962</th><td>  MCK_GP64, <i>// register class 'GP64'</i></td></tr>
<tr><th id="1963">1963</th><td>  MCK_GPR32ZERO, <i>// register class 'GPR32ZERO,ZERO'</i></td></tr>
<tr><th id="1964">1964</th><td>  MCK_HI32, <i>// register class 'HI32'</i></td></tr>
<tr><th id="1965">1965</th><td>  MCK_HI64, <i>// register class 'HI64'</i></td></tr>
<tr><th id="1966">1966</th><td>  MCK_LO32, <i>// register class 'LO32'</i></td></tr>
<tr><th id="1967">1967</th><td>  MCK_LO64, <i>// register class 'LO64'</i></td></tr>
<tr><th id="1968">1968</th><td>  MCK_PC, <i>// register class 'PC'</i></td></tr>
<tr><th id="1969">1969</th><td>  MCK_SP64, <i>// register class 'SP64'</i></td></tr>
<tr><th id="1970">1970</th><td>  MCK_Reg32, <i>// derived register class</i></td></tr>
<tr><th id="1971">1971</th><td>  MCK_Reg13, <i>// derived register class</i></td></tr>
<tr><th id="1972">1972</th><td>  MCK_Reg33, <i>// derived register class</i></td></tr>
<tr><th id="1973">1973</th><td>  MCK_Reg31, <i>// derived register class</i></td></tr>
<tr><th id="1974">1974</th><td>  MCK_Reg30, <i>// derived register class</i></td></tr>
<tr><th id="1975">1975</th><td>  MCK_Reg14, <i>// derived register class</i></td></tr>
<tr><th id="1976">1976</th><td>  MCK_Reg11, <i>// derived register class</i></td></tr>
<tr><th id="1977">1977</th><td>  MCK_GPRMM16MovePPairFirst, <i>// register class 'GPRMM16MovePPairFirst'</i></td></tr>
<tr><th id="1978">1978</th><td>  MCK_OCTEON_MPL, <i>// register class 'OCTEON_MPL'</i></td></tr>
<tr><th id="1979">1979</th><td>  MCK_OCTEON_P, <i>// register class 'OCTEON_P'</i></td></tr>
<tr><th id="1980">1980</th><td>  MCK_Reg28, <i>// derived register class</i></td></tr>
<tr><th id="1981">1981</th><td>  MCK_Reg23, <i>// derived register class</i></td></tr>
<tr><th id="1982">1982</th><td>  MCK_Reg9, <i>// derived register class</i></td></tr>
<tr><th id="1983">1983</th><td>  MCK_Reg4, <i>// derived register class</i></td></tr>
<tr><th id="1984">1984</th><td>  MCK_ACC64DSP, <i>// register class 'ACC64DSP'</i></td></tr>
<tr><th id="1985">1985</th><td>  MCK_HI32DSP, <i>// register class 'HI32DSP'</i></td></tr>
<tr><th id="1986">1986</th><td>  MCK_LO32DSP, <i>// register class 'LO32DSP'</i></td></tr>
<tr><th id="1987">1987</th><td>  MCK_Reg34, <i>// derived register class</i></td></tr>
<tr><th id="1988">1988</th><td>  MCK_GPRMM16MovePPairSecond, <i>// register class 'GPRMM16MovePPairSecond'</i></td></tr>
<tr><th id="1989">1989</th><td>  MCK_Reg29, <i>// derived register class</i></td></tr>
<tr><th id="1990">1990</th><td>  MCK_Reg27, <i>// derived register class</i></td></tr>
<tr><th id="1991">1991</th><td>  MCK_Reg10, <i>// derived register class</i></td></tr>
<tr><th id="1992">1992</th><td>  MCK_Reg8, <i>// derived register class</i></td></tr>
<tr><th id="1993">1993</th><td>  MCK_Reg25, <i>// derived register class</i></td></tr>
<tr><th id="1994">1994</th><td>  MCK_Reg22, <i>// derived register class</i></td></tr>
<tr><th id="1995">1995</th><td>  MCK_Reg21, <i>// derived register class</i></td></tr>
<tr><th id="1996">1996</th><td>  MCK_CPU16Regs, <i>// register class 'CPU16Regs,GPRMM16'</i></td></tr>
<tr><th id="1997">1997</th><td>  MCK_FCC, <i>// register class 'FCC'</i></td></tr>
<tr><th id="1998">1998</th><td>  MCK_GPRMM16MoveP, <i>// register class 'GPRMM16MoveP'</i></td></tr>
<tr><th id="1999">1999</th><td>  MCK_GPRMM16Zero, <i>// register class 'GPRMM16Zero'</i></td></tr>
<tr><th id="2000">2000</th><td>  MCK_Reg26, <i>// derived register class</i></td></tr>
<tr><th id="2001">2001</th><td>  MCK_CPU16RegsPlusSP, <i>// register class 'CPU16RegsPlusSP'</i></td></tr>
<tr><th id="2002">2002</th><td>  MCK_AFGR64, <i>// register class 'AFGR64'</i></td></tr>
<tr><th id="2003">2003</th><td>  MCK_MSA128WEvens, <i>// register class 'MSA128WEvens'</i></td></tr>
<tr><th id="2004">2004</th><td>  MCK_Reg24, <i>// derived register class</i></td></tr>
<tr><th id="2005">2005</th><td>  MCK_GPR32NONZERO, <i>// register class 'GPR32NONZERO'</i></td></tr>
<tr><th id="2006">2006</th><td>  MCK_CCR, <i>// register class 'CCR'</i></td></tr>
<tr><th id="2007">2007</th><td>  MCK_COP0, <i>// register class 'COP0'</i></td></tr>
<tr><th id="2008">2008</th><td>  MCK_COP2, <i>// register class 'COP2'</i></td></tr>
<tr><th id="2009">2009</th><td>  MCK_COP3, <i>// register class 'COP3'</i></td></tr>
<tr><th id="2010">2010</th><td>  MCK_DSPR, <i>// register class 'DSPR,GPR32'</i></td></tr>
<tr><th id="2011">2011</th><td>  MCK_FGR32, <i>// register class 'FGR32,FGRCC'</i></td></tr>
<tr><th id="2012">2012</th><td>  MCK_FGR64, <i>// register class 'FGR64'</i></td></tr>
<tr><th id="2013">2013</th><td>  MCK_GPR64, <i>// register class 'GPR64'</i></td></tr>
<tr><th id="2014">2014</th><td>  MCK_HWRegs, <i>// register class 'HWRegs'</i></td></tr>
<tr><th id="2015">2015</th><td>  MCK_MSA128F16, <i>// register class 'MSA128F16,MSA128B,MSA128D,MSA128H,MSA128W'</i></td></tr>
<tr><th id="2016">2016</th><td>  MCK_MSACtrl, <i>// register class 'MSACtrl'</i></td></tr>
<tr><th id="2017">2017</th><td>  MCK_LAST_REGISTER = MCK_MSACtrl,</td></tr>
<tr><th id="2018">2018</th><td>  MCK_ACC64DSPAsmReg, <i>// user defined class 'ACC64DSPAsmOperand'</i></td></tr>
<tr><th id="2019">2019</th><td>  MCK_AFGR64AsmReg, <i>// user defined class 'AFGR64AsmOperand'</i></td></tr>
<tr><th id="2020">2020</th><td>  MCK_CCRAsmReg, <i>// user defined class 'CCRAsmOperand'</i></td></tr>
<tr><th id="2021">2021</th><td>  MCK_COP0AsmReg, <i>// user defined class 'COP0AsmOperand'</i></td></tr>
<tr><th id="2022">2022</th><td>  MCK_COP2AsmReg, <i>// user defined class 'COP2AsmOperand'</i></td></tr>
<tr><th id="2023">2023</th><td>  MCK_COP3AsmReg, <i>// user defined class 'COP3AsmOperand'</i></td></tr>
<tr><th id="2024">2024</th><td>  MCK_FCCAsmReg, <i>// user defined class 'FCCRegsAsmOperand'</i></td></tr>
<tr><th id="2025">2025</th><td>  MCK_FGR32AsmReg, <i>// user defined class 'FGR32AsmOperand'</i></td></tr>
<tr><th id="2026">2026</th><td>  MCK_FGR64AsmReg, <i>// user defined class 'FGR64AsmOperand'</i></td></tr>
<tr><th id="2027">2027</th><td>  MCK_GPR32AsmReg, <i>// user defined class 'GPR32AsmOperand'</i></td></tr>
<tr><th id="2028">2028</th><td>  MCK_GPR32NonZeroAsmReg, <i>// user defined class 'GPR32NonZeroAsmOperand'</i></td></tr>
<tr><th id="2029">2029</th><td>  MCK_GPR32ZeroAsmReg, <i>// user defined class 'GPR32ZeroAsmOperand'</i></td></tr>
<tr><th id="2030">2030</th><td>  MCK_GPR64AsmReg, <i>// user defined class 'GPR64AsmOperand'</i></td></tr>
<tr><th id="2031">2031</th><td>  MCK_GPRMM16AsmReg, <i>// user defined class 'GPRMM16AsmOperand'</i></td></tr>
<tr><th id="2032">2032</th><td>  MCK_GPRMM16AsmRegMoveP, <i>// user defined class 'GPRMM16AsmOperandMoveP'</i></td></tr>
<tr><th id="2033">2033</th><td>  MCK_GPRMM16AsmRegMovePPairFirst, <i>// user defined class 'GPRMM16AsmOperandMovePPairFirst'</i></td></tr>
<tr><th id="2034">2034</th><td>  MCK_GPRMM16AsmRegMovePPairSecond, <i>// user defined class 'GPRMM16AsmOperandMovePPairSecond'</i></td></tr>
<tr><th id="2035">2035</th><td>  MCK_GPRMM16AsmRegZero, <i>// user defined class 'GPRMM16AsmOperandZero'</i></td></tr>
<tr><th id="2036">2036</th><td>  MCK_HI32DSPAsmReg, <i>// user defined class 'HI32DSPAsmOperand'</i></td></tr>
<tr><th id="2037">2037</th><td>  MCK_HWRegsAsmReg, <i>// user defined class 'HWRegsAsmOperand'</i></td></tr>
<tr><th id="2038">2038</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="2039">2039</th><td>  MCK_LO32DSPAsmReg, <i>// user defined class 'LO32DSPAsmOperand'</i></td></tr>
<tr><th id="2040">2040</th><td>  MCK_MSA128AsmReg, <i>// user defined class 'MSA128AsmOperand'</i></td></tr>
<tr><th id="2041">2041</th><td>  MCK_MSACtrlAsmReg, <i>// user defined class 'MSACtrlAsmOperand'</i></td></tr>
<tr><th id="2042">2042</th><td>  MCK_MicroMipsMemGP, <i>// user defined class 'MicroMipsMemGPAsmOperand'</i></td></tr>
<tr><th id="2043">2043</th><td>  MCK_MicroMipsMem, <i>// user defined class 'MicroMipsMemGPRMM16AsmOperand'</i></td></tr>
<tr><th id="2044">2044</th><td>  MCK_MicroMipsMemSP, <i>// user defined class 'MicroMipsMemSPAsmOperand'</i></td></tr>
<tr><th id="2045">2045</th><td>  MCK_InvNum, <i>// user defined class 'MipsInvertedImmoperand'</i></td></tr>
<tr><th id="2046">2046</th><td>  MCK_JumpTarget, <i>// user defined class 'MipsJumpTargetAsmOperand'</i></td></tr>
<tr><th id="2047">2047</th><td>  MCK_MemOffsetSimmPtr, <i>// user defined class 'MipsMemSimmPtrAsmOperand'</i></td></tr>
<tr><th id="2048">2048</th><td>  MCK_MemOffsetUimm4, <i>// user defined class 'MipsMemUimm4AsmOperand'</i></td></tr>
<tr><th id="2049">2049</th><td>  MCK_MemOffsetSimm9_0, <i>// user defined class 'anonymous_2654'</i></td></tr>
<tr><th id="2050">2050</th><td>  MCK_MemOffsetSimm10_0, <i>// user defined class 'anonymous_2655'</i></td></tr>
<tr><th id="2051">2051</th><td>  MCK_MemOffsetSimm11_0, <i>// user defined class 'anonymous_2656'</i></td></tr>
<tr><th id="2052">2052</th><td>  MCK_MemOffsetSimm12_0, <i>// user defined class 'anonymous_2657'</i></td></tr>
<tr><th id="2053">2053</th><td>  MCK_MemOffsetSimm16_0, <i>// user defined class 'anonymous_2658'</i></td></tr>
<tr><th id="2054">2054</th><td>  MCK_MemOffsetSimm10_1, <i>// user defined class 'anonymous_2659'</i></td></tr>
<tr><th id="2055">2055</th><td>  MCK_MemOffsetSimm10_2, <i>// user defined class 'anonymous_2660'</i></td></tr>
<tr><th id="2056">2056</th><td>  MCK_MemOffsetSimm10_3, <i>// user defined class 'anonymous_2661'</i></td></tr>
<tr><th id="2057">2057</th><td>  MCK_Mem, <i>// user defined class 'MipsMemAsmOperand'</i></td></tr>
<tr><th id="2058">2058</th><td>  MCK_RegList16, <i>// user defined class 'RegList16AsmOperand'</i></td></tr>
<tr><th id="2059">2059</th><td>  MCK_RegList, <i>// user defined class 'RegListAsmOperand'</i></td></tr>
<tr><th id="2060">2060</th><td>  MCK_Simm19_Lsl2, <i>// user defined class 'Simm19Lsl2AsmOperand'</i></td></tr>
<tr><th id="2061">2061</th><td>  MCK_StrictlyAFGR64AsmReg, <i>// user defined class 'StrictlyAFGR64AsmOperand'</i></td></tr>
<tr><th id="2062">2062</th><td>  MCK_StrictlyFGR32AsmReg, <i>// user defined class 'StrictlyFGR32AsmOperand'</i></td></tr>
<tr><th id="2063">2063</th><td>  MCK_StrictlyFGR64AsmReg, <i>// user defined class 'StrictlyFGR64AsmOperand'</i></td></tr>
<tr><th id="2064">2064</th><td>  MCK_ConstantImmz, <i>// user defined class 'ConstantImmzAsmOperandClass'</i></td></tr>
<tr><th id="2065">2065</th><td>  MCK_ConstantUImm1_0, <i>// user defined class 'ConstantUImm1AsmOperandClass'</i></td></tr>
<tr><th id="2066">2066</th><td>  MCK_ConstantUImm2_0, <i>// user defined class 'ConstantUImm2AsmOperandClass'</i></td></tr>
<tr><th id="2067">2067</th><td>  MCK_ConstantUImm2_1, <i>// user defined class 'ConstantUImm2Plus1AsmOperandClass'</i></td></tr>
<tr><th id="2068">2068</th><td>  MCK_ConstantUImm3_0, <i>// user defined class 'ConstantUImm3AsmOperandClass'</i></td></tr>
<tr><th id="2069">2069</th><td>  MCK_ConstantSImm4_0, <i>// user defined class 'ConstantSImm4AsmOperandClass'</i></td></tr>
<tr><th id="2070">2070</th><td>  MCK_ConstantUImm4_0, <i>// user defined class 'ConstantUImm4AsmOperandClass'</i></td></tr>
<tr><th id="2071">2071</th><td>  MCK_ConstantSImm5_0, <i>// user defined class 'ConstantSImm5AsmOperandClass'</i></td></tr>
<tr><th id="2072">2072</th><td>  MCK_ConstantUImm5_0, <i>// user defined class 'ConstantUImm5AsmOperandClass'</i></td></tr>
<tr><th id="2073">2073</th><td>  MCK_ConstantUImm5_1, <i>// user defined class 'ConstantUImm5Plus1AsmOperandClass'</i></td></tr>
<tr><th id="2074">2074</th><td>  MCK_ConstantUImm5_Plus1_Report_UImm6, <i>// user defined class 'ConstantUImm5Plus1ReportUImm6AsmOperandClass'</i></td></tr>
<tr><th id="2075">2075</th><td>  MCK_ConstantUImm5_32_Norm, <i>// user defined class 'ConstantUImm5Plus32NormalizeAsmOperandClass'</i></td></tr>
<tr><th id="2076">2076</th><td>  MCK_ConstantUImm5_32, <i>// user defined class 'ConstantUImm5Plus32AsmOperandClass'</i></td></tr>
<tr><th id="2077">2077</th><td>  MCK_ConstantUImm5_0_Report_UImm6, <i>// user defined class 'ConstantUImm5ReportUImm6AsmOperandClass'</i></td></tr>
<tr><th id="2078">2078</th><td>  MCK_ConstantUImm5_33, <i>// user defined class 'ConstantUImm5Plus33AsmOperandClass'</i></td></tr>
<tr><th id="2079">2079</th><td>  MCK_ConstantUImmRange2_64, <i>// user defined class 'ConstantUImm5_Range2_64AsmOperandClass'</i></td></tr>
<tr><th id="2080">2080</th><td>  MCK_UImm5Lsl2, <i>// user defined class 'ConstantUImm5Lsl2AsmOperandClass'</i></td></tr>
<tr><th id="2081">2081</th><td>  MCK_ConstantSImm6_0, <i>// user defined class 'ConstantSImm6AsmOperandClass'</i></td></tr>
<tr><th id="2082">2082</th><td>  MCK_ConstantUImm6_0, <i>// user defined class 'ConstantUImm6AsmOperandClass'</i></td></tr>
<tr><th id="2083">2083</th><td>  MCK_UImm6Lsl2, <i>// user defined class 'ConstantUImm6Lsl2AsmOperandClass'</i></td></tr>
<tr><th id="2084">2084</th><td>  MCK_ConstantUImm7_0, <i>// user defined class 'ConstantUImm7AsmOperandClass'</i></td></tr>
<tr><th id="2085">2085</th><td>  MCK_UImm7_N1, <i>// user defined class 'ConstantUImm7Sub1AsmOperandClass'</i></td></tr>
<tr><th id="2086">2086</th><td>  MCK_ConstantUImm8_0, <i>// user defined class 'ConstantUImm8AsmOperandClass'</i></td></tr>
<tr><th id="2087">2087</th><td>  MCK_SImm7Lsl2, <i>// user defined class 'ConstantSImm7Lsl2AsmOperandClass'</i></td></tr>
<tr><th id="2088">2088</th><td>  MCK_ConstantSImm9_0, <i>// user defined class 'ConstantSImm9AsmOperandClass'</i></td></tr>
<tr><th id="2089">2089</th><td>  MCK_ConstantSImm10_0, <i>// user defined class 'ConstantSImm10AsmOperandClass'</i></td></tr>
<tr><th id="2090">2090</th><td>  MCK_ConstantUImm10_0, <i>// user defined class 'ConstantUImm10AsmOperandClass'</i></td></tr>
<tr><th id="2091">2091</th><td>  MCK_SImm10Lsl1, <i>// user defined class 'ConstantSImm10Lsl1AsmOperandClass'</i></td></tr>
<tr><th id="2092">2092</th><td>  MCK_ConstantSImm11_0, <i>// user defined class 'ConstantSImm11AsmOperandClass'</i></td></tr>
<tr><th id="2093">2093</th><td>  MCK_SImm10Lsl2, <i>// user defined class 'ConstantSImm10Lsl2AsmOperandClass'</i></td></tr>
<tr><th id="2094">2094</th><td>  MCK_SImm10Lsl3, <i>// user defined class 'ConstantSImm10Lsl3AsmOperandClass'</i></td></tr>
<tr><th id="2095">2095</th><td>  MCK_SImm16, <i>// user defined class 'SImm16AsmOperandClass'</i></td></tr>
<tr><th id="2096">2096</th><td>  MCK_SImm16_Relaxed, <i>// user defined class 'SImm16RelaxedAsmOperandClass'</i></td></tr>
<tr><th id="2097">2097</th><td>  MCK_UImm16_AltRelaxed, <i>// user defined class 'UImm16AltRelaxedAsmOperandClass'</i></td></tr>
<tr><th id="2098">2098</th><td>  MCK_UImm16, <i>// user defined class 'UImm16AsmOperandClass'</i></td></tr>
<tr><th id="2099">2099</th><td>  MCK_SImm19Lsl2, <i>// user defined class 'ConstantSImm19Lsl2AsmOperandClass'</i></td></tr>
<tr><th id="2100">2100</th><td>  MCK_UImm16_Relaxed, <i>// user defined class 'UImm16RelaxedAsmOperandClass'</i></td></tr>
<tr><th id="2101">2101</th><td>  MCK_ConstantUImm20_0, <i>// user defined class 'ConstantUImm20AsmOperandClass'</i></td></tr>
<tr><th id="2102">2102</th><td>  MCK_ConstantUImm26_0, <i>// user defined class 'ConstantUImm26AsmOperandClass'</i></td></tr>
<tr><th id="2103">2103</th><td>  MCK_SImm32, <i>// user defined class 'SImm32AsmOperandClass'</i></td></tr>
<tr><th id="2104">2104</th><td>  MCK_SImm32_Relaxed, <i>// user defined class 'SImm32RelaxedAsmOperandClass'</i></td></tr>
<tr><th id="2105">2105</th><td>  MCK_UImm32_Coerced, <i>// user defined class 'UImm32CoercedAsmOperandClass'</i></td></tr>
<tr><th id="2106">2106</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="2107">2107</th><td>};</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="2112">2112</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="2113">2113</th><td>}</td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="2116">2116</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="2117">2117</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2118">2118</th><td>  <b>case</b> <var>1</var>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="2119">2119</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="2120">2120</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2121">2121</th><td>    <b>case</b> <kbd>'#'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2122">2122</th><td>      <b>return</b> MCK__HASH_;	 <i>// "#"</i></td></tr>
<tr><th id="2123">2123</th><td>    <b>case</b> <kbd>'('</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2124">2124</th><td>      <b>return</b> MCK__40_;	 <i>// "("</i></td></tr>
<tr><th id="2125">2125</th><td>    <b>case</b> <kbd>')'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2126">2126</th><td>      <b>return</b> MCK__41_;	 <i>// ")"</i></td></tr>
<tr><th id="2127">2127</th><td>    <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2128">2128</th><td>      <b>return</b> MCK_0;	 <i>// "0"</i></td></tr>
<tr><th id="2129">2129</th><td>    <b>case</b> <kbd>'['</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2130">2130</th><td>      <b>return</b> MCK__91_;	 <i>// "["</i></td></tr>
<tr><th id="2131">2131</th><td>    <b>case</b> <kbd>']'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2132">2132</th><td>      <b>return</b> MCK__93_;	 <i>// "]"</i></td></tr>
<tr><th id="2133">2133</th><td>    }</td></tr>
<tr><th id="2134">2134</th><td>    <b>break</b>;</td></tr>
<tr><th id="2135">2135</th><td>  <b>case</b> <var>2</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2136">2136</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2137">2137</th><td>      <b>break</b>;</td></tr>
<tr><th id="2138">2138</th><td>    <b>return</b> MCK_16;	 <i>// "16"</i></td></tr>
<tr><th id="2139">2139</th><td>  <b>case</b> <var>3</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2140">2140</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"bit"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="2141">2141</th><td>      <b>break</b>;</td></tr>
<tr><th id="2142">2142</th><td>    <b>return</b> MCK_bit;	 <i>// "bit"</i></td></tr>
<tr><th id="2143">2143</th><td>  <b>case</b> <var>4</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2144">2144</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"inst"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="2145">2145</th><td>      <b>break</b>;</td></tr>
<tr><th id="2146">2146</th><td>    <b>return</b> MCK_inst;	 <i>// "inst"</i></td></tr>
<tr><th id="2147">2147</th><td>  }</td></tr>
<tr><th id="2148">2148</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="2149">2149</th><td>}</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="2152">2152</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="2153">2153</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2155">2155</th><td></td></tr>
<tr><th id="2156">2156</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="2157">2157</th><td>  <b>default</b>:</td></tr>
<tr><th id="2158">2158</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>  <b>case</b> MCK_Reg37:</td></tr>
<tr><th id="2161">2161</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2162">2162</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2163">2163</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2164">2164</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2165">2165</th><td>    }</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>  <b>case</b> MCK_Reg19:</td></tr>
<tr><th id="2168">2168</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2169">2169</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2170">2170</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2171">2171</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2172">2172</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2173">2173</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2174">2174</th><td>    }</td></tr>
<tr><th id="2175">2175</th><td></td></tr>
<tr><th id="2176">2176</th><td>  <b>case</b> MCK_ACC64:</td></tr>
<tr><th id="2177">2177</th><td>    <b>return</b> B == MCK_ACC64DSP;</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td>  <b>case</b> MCK_CPURAReg:</td></tr>
<tr><th id="2180">2180</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2181">2181</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2182">2182</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2183">2183</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2184">2184</th><td>    }</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td>  <b>case</b> MCK_CPUSPReg:</td></tr>
<tr><th id="2187">2187</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2188">2188</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2189">2189</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2190">2190</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2191">2191</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2192">2192</th><td>    }</td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td>  <b>case</b> MCK_GP32:</td></tr>
<tr><th id="2195">2195</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2196">2196</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2197">2197</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2198">2198</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2199">2199</th><td>    }</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> MCK_GP64:</td></tr>
<tr><th id="2202">2202</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2203">2203</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2204">2204</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2205">2205</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2206">2206</th><td>    }</td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> MCK_GPR32ZERO:</td></tr>
<tr><th id="2209">2209</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2210">2210</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2211">2211</th><td>    <b>case</b> MCK_Reg4: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2212">2212</th><td>    <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2213">2213</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2214">2214</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2215">2215</th><td>    }</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>  <b>case</b> MCK_HI32:</td></tr>
<tr><th id="2218">2218</th><td>    <b>return</b> B == MCK_HI32DSP;</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>  <b>case</b> MCK_LO32:</td></tr>
<tr><th id="2221">2221</th><td>    <b>return</b> B == MCK_LO32DSP;</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>  <b>case</b> MCK_SP64:</td></tr>
<tr><th id="2224">2224</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2225">2225</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2226">2226</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2227">2227</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2228">2228</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2229">2229</th><td>    }</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td>  <b>case</b> MCK_Reg32:</td></tr>
<tr><th id="2232">2232</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2233">2233</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2234">2234</th><td>    <b>case</b> MCK_Reg33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2235">2235</th><td>    <b>case</b> MCK_Reg31: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2236">2236</th><td>    <b>case</b> MCK_Reg34: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2237">2237</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2238">2238</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2239">2239</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2240">2240</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2241">2241</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2242">2242</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2243">2243</th><td>    }</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <b>case</b> MCK_Reg13:</td></tr>
<tr><th id="2246">2246</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2247">2247</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2248">2248</th><td>    <b>case</b> MCK_Reg14: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2249">2249</th><td>    <b>case</b> MCK_GPRMM16MovePPairFirst: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2250">2250</th><td>    <b>case</b> MCK_GPRMM16MovePPairSecond: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2251">2251</th><td>    <b>case</b> MCK_Reg8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2252">2252</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2253">2253</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2254">2254</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2255">2255</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2256">2256</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2257">2257</th><td>    }</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <b>case</b> MCK_Reg33:</td></tr>
<tr><th id="2260">2260</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2261">2261</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2262">2262</th><td>    <b>case</b> MCK_Reg34: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2263">2263</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2264">2264</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2265">2265</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2266">2266</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2267">2267</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2268">2268</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2269">2269</th><td>    }</td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td>  <b>case</b> MCK_Reg31:</td></tr>
<tr><th id="2272">2272</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2273">2273</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2274">2274</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2275">2275</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2276">2276</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2277">2277</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2278">2278</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2279">2279</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2280">2280</th><td>    }</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <b>case</b> MCK_Reg30:</td></tr>
<tr><th id="2283">2283</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2284">2284</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2285">2285</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2286">2286</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2287">2287</th><td>    <b>case</b> MCK_Reg29: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2288">2288</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2289">2289</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2290">2290</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2291">2291</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2292">2292</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2293">2293</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2294">2294</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2295">2295</th><td>    }</td></tr>
<tr><th id="2296">2296</th><td></td></tr>
<tr><th id="2297">2297</th><td>  <b>case</b> MCK_Reg14:</td></tr>
<tr><th id="2298">2298</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2299">2299</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2300">2300</th><td>    <b>case</b> MCK_GPRMM16MovePPairSecond: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2301">2301</th><td>    <b>case</b> MCK_Reg8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2302">2302</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2303">2303</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2304">2304</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2305">2305</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2306">2306</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2307">2307</th><td>    }</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <b>case</b> MCK_Reg11:</td></tr>
<tr><th id="2310">2310</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2311">2311</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2312">2312</th><td>    <b>case</b> MCK_Reg9: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2313">2313</th><td>    <b>case</b> MCK_Reg4: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2314">2314</th><td>    <b>case</b> MCK_Reg10: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2315">2315</th><td>    <b>case</b> MCK_Reg8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2316">2316</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2317">2317</th><td>    <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2318">2318</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2319">2319</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2320">2320</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2321">2321</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2322">2322</th><td>    }</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td>  <b>case</b> MCK_GPRMM16MovePPairFirst:</td></tr>
<tr><th id="2325">2325</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2326">2326</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2327">2327</th><td>    <b>case</b> MCK_Reg8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2328">2328</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2329">2329</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2330">2330</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2331">2331</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2332">2332</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2333">2333</th><td>    }</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>  <b>case</b> MCK_Reg28:</td></tr>
<tr><th id="2336">2336</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2337">2337</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2338">2338</th><td>    <b>case</b> MCK_Reg29: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2339">2339</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2340">2340</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2341">2341</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2342">2342</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2343">2343</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2344">2344</th><td>    }</td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td>  <b>case</b> MCK_Reg23:</td></tr>
<tr><th id="2347">2347</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2348">2348</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2349">2349</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2350">2350</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2351">2351</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2352">2352</th><td>    }</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td>  <b>case</b> MCK_Reg9:</td></tr>
<tr><th id="2355">2355</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2356">2356</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2357">2357</th><td>    <b>case</b> MCK_Reg10: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2358">2358</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2359">2359</th><td>    <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2360">2360</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2361">2361</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2362">2362</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2363">2363</th><td>    }</td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td>  <b>case</b> MCK_Reg4:</td></tr>
<tr><th id="2366">2366</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2367">2367</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2368">2368</th><td>    <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2369">2369</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2370">2370</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2371">2371</th><td>    }</td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td>  <b>case</b> MCK_Reg34:</td></tr>
<tr><th id="2374">2374</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2375">2375</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2376">2376</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2377">2377</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2378">2378</th><td>    }</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>  <b>case</b> MCK_GPRMM16MovePPairSecond:</td></tr>
<tr><th id="2381">2381</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2382">2382</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2383">2383</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2384">2384</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2385">2385</th><td>    }</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>  <b>case</b> MCK_Reg29:</td></tr>
<tr><th id="2388">2388</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2389">2389</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2390">2390</th><td>    <b>case</b> MCK_Reg22: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2391">2391</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2392">2392</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2393">2393</th><td>    }</td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td>  <b>case</b> MCK_Reg27:</td></tr>
<tr><th id="2396">2396</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2397">2397</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2398">2398</th><td>    <b>case</b> MCK_Reg25: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2399">2399</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2400">2400</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2401">2401</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2402">2402</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2403">2403</th><td>    }</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td>  <b>case</b> MCK_Reg10:</td></tr>
<tr><th id="2406">2406</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2407">2407</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2408">2408</th><td>    <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2409">2409</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2410">2410</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2411">2411</th><td>    }</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <b>case</b> MCK_Reg8:</td></tr>
<tr><th id="2414">2414</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2415">2415</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2416">2416</th><td>    <b>case</b> MCK_CPU16Regs: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2417">2417</th><td>    <b>case</b> MCK_GPRMM16Zero: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2418">2418</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2419">2419</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2420">2420</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>    }</td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td>  <b>case</b> MCK_Reg25:</td></tr>
<tr><th id="2424">2424</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2425">2425</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2426">2426</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2427">2427</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2428">2428</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2429">2429</th><td>    }</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>  <b>case</b> MCK_Reg22:</td></tr>
<tr><th id="2432">2432</th><td>    <b>return</b> B == MCK_GPR64;</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>  <b>case</b> MCK_Reg21:</td></tr>
<tr><th id="2435">2435</th><td>    <b>return</b> B == MCK_GPR64;</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>  <b>case</b> MCK_CPU16Regs:</td></tr>
<tr><th id="2438">2438</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2439">2439</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2440">2440</th><td>    <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2441">2441</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2442">2442</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2443">2443</th><td>    }</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td>  <b>case</b> MCK_GPRMM16MoveP:</td></tr>
<tr><th id="2446">2446</th><td>    <b>return</b> B == MCK_DSPR;</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td>  <b>case</b> MCK_GPRMM16Zero:</td></tr>
<tr><th id="2449">2449</th><td>    <b>return</b> B == MCK_DSPR;</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td>  <b>case</b> MCK_Reg26:</td></tr>
<tr><th id="2452">2452</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2453">2453</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2454">2454</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2455">2455</th><td>    <b>case</b> MCK_GPR64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2456">2456</th><td>    }</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <b>case</b> MCK_CPU16RegsPlusSP:</td></tr>
<tr><th id="2459">2459</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2460">2460</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2461">2461</th><td>    <b>case</b> MCK_GPR32NONZERO: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2462">2462</th><td>    <b>case</b> MCK_DSPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2463">2463</th><td>    }</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td>  <b>case</b> MCK_MSA128WEvens:</td></tr>
<tr><th id="2466">2466</th><td>    <b>return</b> B == MCK_MSA128F16;</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <b>case</b> MCK_Reg24:</td></tr>
<tr><th id="2469">2469</th><td>    <b>return</b> B == MCK_GPR64;</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <b>case</b> MCK_GPR32NONZERO:</td></tr>
<tr><th id="2472">2472</th><td>    <b>return</b> B == MCK_DSPR;</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>  <b>case</b> MCK_MemOffsetSimmPtr:</td></tr>
<tr><th id="2475">2475</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>  <b>case</b> MCK_MemOffsetUimm4:</td></tr>
<tr><th id="2478">2478</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>  <b>case</b> MCK_MemOffsetSimm9_0:</td></tr>
<tr><th id="2481">2481</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>  <b>case</b> MCK_MemOffsetSimm10_0:</td></tr>
<tr><th id="2484">2484</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>  <b>case</b> MCK_MemOffsetSimm11_0:</td></tr>
<tr><th id="2487">2487</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <b>case</b> MCK_MemOffsetSimm12_0:</td></tr>
<tr><th id="2490">2490</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>  <b>case</b> MCK_MemOffsetSimm16_0:</td></tr>
<tr><th id="2493">2493</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td>  <b>case</b> MCK_MemOffsetSimm10_1:</td></tr>
<tr><th id="2496">2496</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2497">2497</th><td></td></tr>
<tr><th id="2498">2498</th><td>  <b>case</b> MCK_MemOffsetSimm10_2:</td></tr>
<tr><th id="2499">2499</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>  <b>case</b> MCK_MemOffsetSimm10_3:</td></tr>
<tr><th id="2502">2502</th><td>    <b>return</b> B == MCK_Mem;</td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td>  <b>case</b> MCK_ConstantImmz:</td></tr>
<tr><th id="2505">2505</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2506">2506</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2507">2507</th><td>    <b>case</b> MCK_ConstantUImm1_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2508">2508</th><td>    <b>case</b> MCK_ConstantUImm2_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2509">2509</th><td>    <b>case</b> MCK_ConstantUImm3_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2510">2510</th><td>    <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2511">2511</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2512">2512</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2513">2513</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2514">2514</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2515">2515</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2516">2516</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2517">2517</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2518">2518</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2519">2519</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2520">2520</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2521">2521</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2522">2522</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2523">2523</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2524">2524</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2525">2525</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2526">2526</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2527">2527</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2528">2528</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2529">2529</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2530">2530</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2531">2531</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2532">2532</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2533">2533</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2534">2534</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2535">2535</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2536">2536</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2537">2537</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2538">2538</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2539">2539</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2540">2540</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2541">2541</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2542">2542</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2543">2543</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2544">2544</th><td>    }</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>  <b>case</b> MCK_ConstantUImm1_0:</td></tr>
<tr><th id="2547">2547</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2548">2548</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2549">2549</th><td>    <b>case</b> MCK_ConstantUImm2_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2550">2550</th><td>    <b>case</b> MCK_ConstantUImm3_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2551">2551</th><td>    <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2552">2552</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2553">2553</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2554">2554</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2555">2555</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2556">2556</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2557">2557</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2558">2558</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2559">2559</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2560">2560</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2561">2561</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2562">2562</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2563">2563</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2564">2564</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2565">2565</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2566">2566</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2567">2567</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2568">2568</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2569">2569</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2570">2570</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2571">2571</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2572">2572</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2573">2573</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2574">2574</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2575">2575</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2576">2576</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2577">2577</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2578">2578</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2579">2579</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2580">2580</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2581">2581</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2582">2582</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2583">2583</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2584">2584</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2585">2585</th><td>    }</td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td>  <b>case</b> MCK_ConstantUImm2_0:</td></tr>
<tr><th id="2588">2588</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2589">2589</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2590">2590</th><td>    <b>case</b> MCK_ConstantUImm3_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2591">2591</th><td>    <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2592">2592</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2593">2593</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2594">2594</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2595">2595</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2596">2596</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2597">2597</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2598">2598</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2599">2599</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2600">2600</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2601">2601</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2602">2602</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2603">2603</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2604">2604</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2605">2605</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2606">2606</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2607">2607</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2608">2608</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2609">2609</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2610">2610</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2611">2611</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2612">2612</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2613">2613</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2614">2614</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2615">2615</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2616">2616</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2617">2617</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2618">2618</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2620">2620</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2621">2621</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2622">2622</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2623">2623</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2624">2624</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2625">2625</th><td>    }</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td>  <b>case</b> MCK_ConstantUImm2_1:</td></tr>
<tr><th id="2628">2628</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2629">2629</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2630">2630</th><td>    <b>case</b> MCK_ConstantUImm3_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2631">2631</th><td>    <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2632">2632</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2633">2633</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2634">2634</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2635">2635</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2636">2636</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2637">2637</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2638">2638</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2639">2639</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2641">2641</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2642">2642</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2644">2644</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2645">2645</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2647">2647</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2648">2648</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2650">2650</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2651">2651</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2653">2653</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2654">2654</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2655">2655</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2656">2656</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2657">2657</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2658">2658</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2659">2659</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2660">2660</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2661">2661</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2662">2662</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2663">2663</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2664">2664</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2665">2665</th><td>    }</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>  <b>case</b> MCK_ConstantUImm3_0:</td></tr>
<tr><th id="2668">2668</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2669">2669</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2670">2670</th><td>    <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2671">2671</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2672">2672</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2673">2673</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2674">2674</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2675">2675</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2676">2676</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2677">2677</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2678">2678</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2679">2679</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2680">2680</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2681">2681</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2682">2682</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2683">2683</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2684">2684</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2685">2685</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2686">2686</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2687">2687</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2688">2688</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2689">2689</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2690">2690</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2691">2691</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2692">2692</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2693">2693</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2694">2694</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2695">2695</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2696">2696</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2697">2697</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2698">2698</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2699">2699</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2700">2700</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2701">2701</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2702">2702</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2703">2703</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2704">2704</th><td>    }</td></tr>
<tr><th id="2705">2705</th><td></td></tr>
<tr><th id="2706">2706</th><td>  <b>case</b> MCK_ConstantSImm4_0:</td></tr>
<tr><th id="2707">2707</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2708">2708</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2709">2709</th><td>    <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2710">2710</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2711">2711</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2712">2712</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2713">2713</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2714">2714</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2715">2715</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2716">2716</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2717">2717</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2718">2718</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2719">2719</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2720">2720</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2721">2721</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2722">2722</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2723">2723</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2724">2724</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2725">2725</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2726">2726</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2727">2727</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2728">2728</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2729">2729</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2730">2730</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2731">2731</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2732">2732</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2733">2733</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2734">2734</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2735">2735</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2736">2736</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2737">2737</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2738">2738</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2739">2739</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2740">2740</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2741">2741</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2742">2742</th><td>    }</td></tr>
<tr><th id="2743">2743</th><td></td></tr>
<tr><th id="2744">2744</th><td>  <b>case</b> MCK_ConstantUImm4_0:</td></tr>
<tr><th id="2745">2745</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2746">2746</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2747">2747</th><td>    <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2748">2748</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2749">2749</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2750">2750</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2751">2751</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2752">2752</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2753">2753</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2754">2754</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2755">2755</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2756">2756</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2757">2757</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2758">2758</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2759">2759</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2760">2760</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2761">2761</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2762">2762</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2763">2763</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2764">2764</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2765">2765</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2766">2766</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2767">2767</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2768">2768</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2769">2769</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2770">2770</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2771">2771</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2772">2772</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2773">2773</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2774">2774</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2775">2775</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2776">2776</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2777">2777</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2778">2778</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2779">2779</th><td>    }</td></tr>
<tr><th id="2780">2780</th><td></td></tr>
<tr><th id="2781">2781</th><td>  <b>case</b> MCK_ConstantSImm5_0:</td></tr>
<tr><th id="2782">2782</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2783">2783</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2784">2784</th><td>    <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2785">2785</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2786">2786</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2787">2787</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2788">2788</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2789">2789</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2790">2790</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2791">2791</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2792">2792</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2793">2793</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2794">2794</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2795">2795</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2796">2796</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2797">2797</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2798">2798</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2799">2799</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2800">2800</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2801">2801</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2802">2802</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2803">2803</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2804">2804</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2805">2805</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2806">2806</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2807">2807</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2808">2808</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2809">2809</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2810">2810</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2811">2811</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2812">2812</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2813">2813</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2814">2814</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2815">2815</th><td>    }</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>  <b>case</b> MCK_ConstantUImm5_0:</td></tr>
<tr><th id="2818">2818</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2819">2819</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2820">2820</th><td>    <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2821">2821</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2822">2822</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2823">2823</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2824">2824</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2825">2825</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2826">2826</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2827">2827</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2828">2828</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2829">2829</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2830">2830</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2831">2831</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2832">2832</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2833">2833</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2834">2834</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2835">2835</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2836">2836</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2837">2837</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2838">2838</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2839">2839</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2840">2840</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2841">2841</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2842">2842</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2843">2843</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2844">2844</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2845">2845</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2846">2846</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2847">2847</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2848">2848</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2849">2849</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2850">2850</th><td>    }</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td>  <b>case</b> MCK_ConstantUImm5_1:</td></tr>
<tr><th id="2853">2853</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2854">2854</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2855">2855</th><td>    <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2856">2856</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2857">2857</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2858">2858</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2859">2859</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2860">2860</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2861">2861</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2862">2862</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2863">2863</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2864">2864</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2865">2865</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2866">2866</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2867">2867</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2868">2868</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2869">2869</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2870">2870</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2871">2871</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2872">2872</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2873">2873</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2874">2874</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2875">2875</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2876">2876</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2877">2877</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2878">2878</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2879">2879</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2880">2880</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2881">2881</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2882">2882</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2883">2883</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2884">2884</th><td>    }</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6:</td></tr>
<tr><th id="2887">2887</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2888">2888</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2889">2889</th><td>    <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2890">2890</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2891">2891</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2892">2892</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2893">2893</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2894">2894</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2895">2895</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2896">2896</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2897">2897</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2898">2898</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2899">2899</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2900">2900</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2901">2901</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2902">2902</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2903">2903</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2904">2904</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2905">2905</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2906">2906</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2907">2907</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2908">2908</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2909">2909</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2910">2910</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2911">2911</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2912">2912</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2913">2913</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2914">2914</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2915">2915</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2916">2916</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2917">2917</th><td>    }</td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td>  <b>case</b> MCK_ConstantUImm5_32_Norm:</td></tr>
<tr><th id="2920">2920</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2921">2921</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2922">2922</th><td>    <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2923">2923</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2924">2924</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2925">2925</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2926">2926</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2927">2927</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2928">2928</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2929">2929</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2930">2930</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2931">2931</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2932">2932</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2933">2933</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2934">2934</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2935">2935</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2936">2936</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2937">2937</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2938">2938</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2939">2939</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2940">2940</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2941">2941</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2942">2942</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2943">2943</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2944">2944</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2945">2945</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2946">2946</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2947">2947</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2948">2948</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2949">2949</th><td>    }</td></tr>
<tr><th id="2950">2950</th><td></td></tr>
<tr><th id="2951">2951</th><td>  <b>case</b> MCK_ConstantUImm5_32:</td></tr>
<tr><th id="2952">2952</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2953">2953</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2954">2954</th><td>    <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2955">2955</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2956">2956</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2957">2957</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2958">2958</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2959">2959</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2960">2960</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2961">2961</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2962">2962</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2963">2963</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2964">2964</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2965">2965</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2966">2966</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2967">2967</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2968">2968</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2969">2969</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2970">2970</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2971">2971</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2972">2972</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2973">2973</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2974">2974</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2975">2975</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2976">2976</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2977">2977</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2978">2978</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2979">2979</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2980">2980</th><td>    }</td></tr>
<tr><th id="2981">2981</th><td></td></tr>
<tr><th id="2982">2982</th><td>  <b>case</b> MCK_ConstantUImm5_0_Report_UImm6:</td></tr>
<tr><th id="2983">2983</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="2984">2984</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2985">2985</th><td>    <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2986">2986</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2987">2987</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2988">2988</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2989">2989</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2990">2990</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2991">2991</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2992">2992</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2993">2993</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2994">2994</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2995">2995</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2996">2996</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2997">2997</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2998">2998</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2999">2999</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3000">3000</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3001">3001</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3002">3002</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3003">3003</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3004">3004</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3005">3005</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3006">3006</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3007">3007</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3008">3008</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3009">3009</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3010">3010</th><td>    }</td></tr>
<tr><th id="3011">3011</th><td></td></tr>
<tr><th id="3012">3012</th><td>  <b>case</b> MCK_ConstantUImm5_33:</td></tr>
<tr><th id="3013">3013</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3014">3014</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3015">3015</th><td>    <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3016">3016</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3017">3017</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3018">3018</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3019">3019</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3020">3020</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3021">3021</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3022">3022</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3023">3023</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3024">3024</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3025">3025</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3026">3026</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3027">3027</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3028">3028</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3029">3029</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3030">3030</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3031">3031</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3032">3032</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3033">3033</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3034">3034</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3035">3035</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3036">3036</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3037">3037</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3038">3038</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3039">3039</th><td>    }</td></tr>
<tr><th id="3040">3040</th><td></td></tr>
<tr><th id="3041">3041</th><td>  <b>case</b> MCK_ConstantUImmRange2_64:</td></tr>
<tr><th id="3042">3042</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3043">3043</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3044">3044</th><td>    <b>case</b> MCK_UImm5Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3045">3045</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3046">3046</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3047">3047</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3048">3048</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3049">3049</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3050">3050</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3051">3051</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3052">3052</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3053">3053</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3054">3054</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3055">3055</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3056">3056</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3057">3057</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3058">3058</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3059">3059</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3060">3060</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3061">3061</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3062">3062</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3063">3063</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3064">3064</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3065">3065</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3066">3066</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3067">3067</th><td>    }</td></tr>
<tr><th id="3068">3068</th><td></td></tr>
<tr><th id="3069">3069</th><td>  <b>case</b> MCK_UImm5Lsl2:</td></tr>
<tr><th id="3070">3070</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3071">3071</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3072">3072</th><td>    <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3073">3073</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3074">3074</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3075">3075</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3076">3076</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3077">3077</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3078">3078</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3079">3079</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3080">3080</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3081">3081</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3082">3082</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3083">3083</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3084">3084</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3085">3085</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3086">3086</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3087">3087</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3088">3088</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3089">3089</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3090">3090</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3091">3091</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3092">3092</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3093">3093</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3094">3094</th><td>    }</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>  <b>case</b> MCK_ConstantSImm6_0:</td></tr>
<tr><th id="3097">3097</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3098">3098</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3099">3099</th><td>    <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3100">3100</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3101">3101</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3102">3102</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3103">3103</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3104">3104</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3105">3105</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3106">3106</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3107">3107</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3108">3108</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3109">3109</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3110">3110</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3111">3111</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3112">3112</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3113">3113</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3114">3114</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3115">3115</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3116">3116</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3117">3117</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3118">3118</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3119">3119</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3120">3120</th><td>    }</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>  <b>case</b> MCK_ConstantUImm6_0:</td></tr>
<tr><th id="3123">3123</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3124">3124</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3125">3125</th><td>    <b>case</b> MCK_UImm6Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3126">3126</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3127">3127</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3128">3128</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3129">3129</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3130">3130</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3131">3131</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3132">3132</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3133">3133</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3134">3134</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3135">3135</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3136">3136</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3137">3137</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3138">3138</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3139">3139</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3140">3140</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3141">3141</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3142">3142</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3143">3143</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3144">3144</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3145">3145</th><td>    }</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td>  <b>case</b> MCK_UImm6Lsl2:</td></tr>
<tr><th id="3148">3148</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3149">3149</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3150">3150</th><td>    <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3151">3151</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3152">3152</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3153">3153</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3154">3154</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3155">3155</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3156">3156</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3157">3157</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3158">3158</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3159">3159</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3160">3160</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3161">3161</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3162">3162</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3163">3163</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3164">3164</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3165">3165</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3166">3166</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3167">3167</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3168">3168</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3169">3169</th><td>    }</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td>  <b>case</b> MCK_ConstantUImm7_0:</td></tr>
<tr><th id="3172">3172</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3173">3173</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3174">3174</th><td>    <b>case</b> MCK_UImm7_N1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3175">3175</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3176">3176</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3177">3177</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3178">3178</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3179">3179</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3180">3180</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3181">3181</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3182">3182</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3183">3183</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3184">3184</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3185">3185</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3186">3186</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3187">3187</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3188">3188</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3189">3189</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3190">3190</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3191">3191</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3192">3192</th><td>    }</td></tr>
<tr><th id="3193">3193</th><td></td></tr>
<tr><th id="3194">3194</th><td>  <b>case</b> MCK_UImm7_N1:</td></tr>
<tr><th id="3195">3195</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3196">3196</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3197">3197</th><td>    <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3198">3198</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3199">3199</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3200">3200</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3201">3201</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3202">3202</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3203">3203</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3204">3204</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3205">3205</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3206">3206</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3207">3207</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3208">3208</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3209">3209</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3210">3210</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3211">3211</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3212">3212</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3213">3213</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3214">3214</th><td>    }</td></tr>
<tr><th id="3215">3215</th><td></td></tr>
<tr><th id="3216">3216</th><td>  <b>case</b> MCK_ConstantUImm8_0:</td></tr>
<tr><th id="3217">3217</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3218">3218</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3219">3219</th><td>    <b>case</b> MCK_SImm7Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3220">3220</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3221">3221</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3222">3222</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3223">3223</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3224">3224</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3225">3225</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3226">3226</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3227">3227</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3228">3228</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3229">3229</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3230">3230</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3231">3231</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3232">3232</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3233">3233</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3234">3234</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3235">3235</th><td>    }</td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td>  <b>case</b> MCK_SImm7Lsl2:</td></tr>
<tr><th id="3238">3238</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3239">3239</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3240">3240</th><td>    <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3241">3241</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3242">3242</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3243">3243</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3244">3244</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3245">3245</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3246">3246</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3247">3247</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3248">3248</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3249">3249</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3250">3250</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3251">3251</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3252">3252</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3253">3253</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3254">3254</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3255">3255</th><td>    }</td></tr>
<tr><th id="3256">3256</th><td></td></tr>
<tr><th id="3257">3257</th><td>  <b>case</b> MCK_ConstantSImm9_0:</td></tr>
<tr><th id="3258">3258</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3259">3259</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3260">3260</th><td>    <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3261">3261</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3262">3262</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3263">3263</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3264">3264</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3265">3265</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3266">3266</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3267">3267</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3268">3268</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3269">3269</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3270">3270</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3271">3271</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3272">3272</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3273">3273</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3274">3274</th><td>    }</td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td>  <b>case</b> MCK_ConstantSImm10_0:</td></tr>
<tr><th id="3277">3277</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3278">3278</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3279">3279</th><td>    <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3280">3280</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3281">3281</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3282">3282</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3283">3283</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3284">3284</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3285">3285</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3286">3286</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3287">3287</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3288">3288</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3289">3289</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3290">3290</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3291">3291</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3292">3292</th><td>    }</td></tr>
<tr><th id="3293">3293</th><td></td></tr>
<tr><th id="3294">3294</th><td>  <b>case</b> MCK_ConstantUImm10_0:</td></tr>
<tr><th id="3295">3295</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3296">3296</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3297">3297</th><td>    <b>case</b> MCK_SImm10Lsl1: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3298">3298</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3299">3299</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3300">3300</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3301">3301</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3302">3302</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3303">3303</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3304">3304</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3305">3305</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3306">3306</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3307">3307</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3308">3308</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3309">3309</th><td>    }</td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td>  <b>case</b> MCK_SImm10Lsl1:</td></tr>
<tr><th id="3312">3312</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3313">3313</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3314">3314</th><td>    <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3315">3315</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3316">3316</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3317">3317</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3318">3318</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3319">3319</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3320">3320</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3321">3321</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3322">3322</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3323">3323</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3324">3324</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3325">3325</th><td>    }</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td>  <b>case</b> MCK_ConstantSImm11_0:</td></tr>
<tr><th id="3328">3328</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3329">3329</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3330">3330</th><td>    <b>case</b> MCK_SImm10Lsl2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3331">3331</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3332">3332</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3333">3333</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3334">3334</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3335">3335</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3336">3336</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3337">3337</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3338">3338</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3339">3339</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3340">3340</th><td>    }</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>  <b>case</b> MCK_SImm10Lsl2:</td></tr>
<tr><th id="3343">3343</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3344">3344</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3345">3345</th><td>    <b>case</b> MCK_SImm10Lsl3: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3346">3346</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3347">3347</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3348">3348</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3349">3349</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3350">3350</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3351">3351</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3352">3352</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3353">3353</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3354">3354</th><td>    }</td></tr>
<tr><th id="3355">3355</th><td></td></tr>
<tr><th id="3356">3356</th><td>  <b>case</b> MCK_SImm10Lsl3:</td></tr>
<tr><th id="3357">3357</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3358">3358</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3359">3359</th><td>    <b>case</b> MCK_SImm16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3360">3360</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3361">3361</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3362">3362</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3363">3363</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3364">3364</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3365">3365</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3366">3366</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3367">3367</th><td>    }</td></tr>
<tr><th id="3368">3368</th><td></td></tr>
<tr><th id="3369">3369</th><td>  <b>case</b> MCK_SImm16:</td></tr>
<tr><th id="3370">3370</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3371">3371</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3372">3372</th><td>    <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3373">3373</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3374">3374</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3375">3375</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3376">3376</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3377">3377</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3378">3378</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3379">3379</th><td>    }</td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td>  <b>case</b> MCK_SImm16_Relaxed:</td></tr>
<tr><th id="3382">3382</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3383">3383</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3384">3384</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3385">3385</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3386">3386</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3387">3387</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3388">3388</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3389">3389</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3390">3390</th><td>    }</td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td>  <b>case</b> MCK_UImm16_AltRelaxed:</td></tr>
<tr><th id="3393">3393</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3394">3394</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3395">3395</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3396">3396</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3397">3397</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3398">3398</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3399">3399</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3400">3400</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3401">3401</th><td>    }</td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td>  <b>case</b> MCK_UImm16:</td></tr>
<tr><th id="3404">3404</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3405">3405</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3406">3406</th><td>    <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3407">3407</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3408">3408</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3409">3409</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3410">3410</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3411">3411</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3412">3412</th><td>    }</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td>  <b>case</b> MCK_SImm19Lsl2:</td></tr>
<tr><th id="3415">3415</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3416">3416</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3417">3417</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3418">3418</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3419">3419</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3420">3420</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3421">3421</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3422">3422</th><td>    }</td></tr>
<tr><th id="3423">3423</th><td></td></tr>
<tr><th id="3424">3424</th><td>  <b>case</b> MCK_UImm16_Relaxed:</td></tr>
<tr><th id="3425">3425</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3426">3426</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3427">3427</th><td>    <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3428">3428</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3429">3429</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3430">3430</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3431">3431</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3432">3432</th><td>    }</td></tr>
<tr><th id="3433">3433</th><td></td></tr>
<tr><th id="3434">3434</th><td>  <b>case</b> MCK_ConstantUImm20_0:</td></tr>
<tr><th id="3435">3435</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3436">3436</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3437">3437</th><td>    <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3438">3438</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3439">3439</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3440">3440</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3441">3441</th><td>    }</td></tr>
<tr><th id="3442">3442</th><td></td></tr>
<tr><th id="3443">3443</th><td>  <b>case</b> MCK_ConstantUImm26_0:</td></tr>
<tr><th id="3444">3444</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3445">3445</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3446">3446</th><td>    <b>case</b> MCK_SImm32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3447">3447</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3448">3448</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3449">3449</th><td>    }</td></tr>
<tr><th id="3450">3450</th><td></td></tr>
<tr><th id="3451">3451</th><td>  <b>case</b> MCK_SImm32:</td></tr>
<tr><th id="3452">3452</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="3453">3453</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3454">3454</th><td>    <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3455">3455</th><td>    <b>case</b> MCK_UImm32_Coerced: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3456">3456</th><td>    }</td></tr>
<tr><th id="3457">3457</th><td></td></tr>
<tr><th id="3458">3458</th><td>  <b>case</b> MCK_SImm32_Relaxed:</td></tr>
<tr><th id="3459">3459</th><td>    <b>return</b> B == MCK_UImm32_Coerced;</td></tr>
<tr><th id="3460">3460</th><td>  }</td></tr>
<tr><th id="3461">3461</th><td>}</td></tr>
<tr><th id="3462">3462</th><td></td></tr>
<tr><th id="3463">3463</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="3464">3464</th><td>  MipsOperand &amp;Operand = (MipsOperand &amp;)GOp;</td></tr>
<tr><th id="3465">3465</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="3466">3466</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="3467">3467</th><td></td></tr>
<tr><th id="3468">3468</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="3469">3469</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="3470">3470</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="3471">3471</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="3472">3472</th><td></td></tr>
<tr><th id="3473">3473</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="3474">3474</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3475">3475</th><td>  <i>// 'ACC64DSPAsmReg' class</i></td></tr>
<tr><th id="3476">3476</th><td>  <b>case</b> MCK_ACC64DSPAsmReg: {</td></tr>
<tr><th id="3477">3477</th><td>    DiagnosticPredicate DP(Operand.isACCAsmReg());</td></tr>
<tr><th id="3478">3478</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3479">3479</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3480">3480</th><td>    <b>break</b>;</td></tr>
<tr><th id="3481">3481</th><td>    }</td></tr>
<tr><th id="3482">3482</th><td>  <i>// 'AFGR64AsmReg' class</i></td></tr>
<tr><th id="3483">3483</th><td>  <b>case</b> MCK_AFGR64AsmReg: {</td></tr>
<tr><th id="3484">3484</th><td>    DiagnosticPredicate DP(Operand.isFGRAsmReg());</td></tr>
<tr><th id="3485">3485</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3486">3486</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3487">3487</th><td>    <b>break</b>;</td></tr>
<tr><th id="3488">3488</th><td>    }</td></tr>
<tr><th id="3489">3489</th><td>  <i>// 'CCRAsmReg' class</i></td></tr>
<tr><th id="3490">3490</th><td>  <b>case</b> MCK_CCRAsmReg: {</td></tr>
<tr><th id="3491">3491</th><td>    DiagnosticPredicate DP(Operand.isCCRAsmReg());</td></tr>
<tr><th id="3492">3492</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3493">3493</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3494">3494</th><td>    <b>break</b>;</td></tr>
<tr><th id="3495">3495</th><td>    }</td></tr>
<tr><th id="3496">3496</th><td>  <i>// 'COP0AsmReg' class</i></td></tr>
<tr><th id="3497">3497</th><td>  <b>case</b> MCK_COP0AsmReg: {</td></tr>
<tr><th id="3498">3498</th><td>    DiagnosticPredicate DP(Operand.isCOP0AsmReg());</td></tr>
<tr><th id="3499">3499</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3500">3500</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3501">3501</th><td>    <b>break</b>;</td></tr>
<tr><th id="3502">3502</th><td>    }</td></tr>
<tr><th id="3503">3503</th><td>  <i>// 'COP2AsmReg' class</i></td></tr>
<tr><th id="3504">3504</th><td>  <b>case</b> MCK_COP2AsmReg: {</td></tr>
<tr><th id="3505">3505</th><td>    DiagnosticPredicate DP(Operand.isCOP2AsmReg());</td></tr>
<tr><th id="3506">3506</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3507">3507</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3508">3508</th><td>    <b>break</b>;</td></tr>
<tr><th id="3509">3509</th><td>    }</td></tr>
<tr><th id="3510">3510</th><td>  <i>// 'COP3AsmReg' class</i></td></tr>
<tr><th id="3511">3511</th><td>  <b>case</b> MCK_COP3AsmReg: {</td></tr>
<tr><th id="3512">3512</th><td>    DiagnosticPredicate DP(Operand.isCOP3AsmReg());</td></tr>
<tr><th id="3513">3513</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3514">3514</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3515">3515</th><td>    <b>break</b>;</td></tr>
<tr><th id="3516">3516</th><td>    }</td></tr>
<tr><th id="3517">3517</th><td>  <i>// 'FCCAsmReg' class</i></td></tr>
<tr><th id="3518">3518</th><td>  <b>case</b> MCK_FCCAsmReg: {</td></tr>
<tr><th id="3519">3519</th><td>    DiagnosticPredicate DP(Operand.isFCCAsmReg());</td></tr>
<tr><th id="3520">3520</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3521">3521</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3522">3522</th><td>    <b>break</b>;</td></tr>
<tr><th id="3523">3523</th><td>    }</td></tr>
<tr><th id="3524">3524</th><td>  <i>// 'FGR32AsmReg' class</i></td></tr>
<tr><th id="3525">3525</th><td>  <b>case</b> MCK_FGR32AsmReg: {</td></tr>
<tr><th id="3526">3526</th><td>    DiagnosticPredicate DP(Operand.isFGRAsmReg());</td></tr>
<tr><th id="3527">3527</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3528">3528</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3529">3529</th><td>    <b>break</b>;</td></tr>
<tr><th id="3530">3530</th><td>    }</td></tr>
<tr><th id="3531">3531</th><td>  <i>// 'FGR64AsmReg' class</i></td></tr>
<tr><th id="3532">3532</th><td>  <b>case</b> MCK_FGR64AsmReg: {</td></tr>
<tr><th id="3533">3533</th><td>    DiagnosticPredicate DP(Operand.isFGRAsmReg());</td></tr>
<tr><th id="3534">3534</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3535">3535</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3536">3536</th><td>    <b>break</b>;</td></tr>
<tr><th id="3537">3537</th><td>    }</td></tr>
<tr><th id="3538">3538</th><td>  <i>// 'GPR32AsmReg' class</i></td></tr>
<tr><th id="3539">3539</th><td>  <b>case</b> MCK_GPR32AsmReg: {</td></tr>
<tr><th id="3540">3540</th><td>    DiagnosticPredicate DP(Operand.isGPRAsmReg());</td></tr>
<tr><th id="3541">3541</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3542">3542</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3543">3543</th><td>    <b>break</b>;</td></tr>
<tr><th id="3544">3544</th><td>    }</td></tr>
<tr><th id="3545">3545</th><td>  <i>// 'GPR32NonZeroAsmReg' class</i></td></tr>
<tr><th id="3546">3546</th><td>  <b>case</b> MCK_GPR32NonZeroAsmReg: {</td></tr>
<tr><th id="3547">3547</th><td>    DiagnosticPredicate DP(Operand.isGPRNonZeroAsmReg());</td></tr>
<tr><th id="3548">3548</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3549">3549</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3550">3550</th><td>    <b>break</b>;</td></tr>
<tr><th id="3551">3551</th><td>    }</td></tr>
<tr><th id="3552">3552</th><td>  <i>// 'GPR32ZeroAsmReg' class</i></td></tr>
<tr><th id="3553">3553</th><td>  <b>case</b> MCK_GPR32ZeroAsmReg: {</td></tr>
<tr><th id="3554">3554</th><td>    DiagnosticPredicate DP(Operand.isGPRZeroAsmReg());</td></tr>
<tr><th id="3555">3555</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3556">3556</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3557">3557</th><td>    <b>break</b>;</td></tr>
<tr><th id="3558">3558</th><td>    }</td></tr>
<tr><th id="3559">3559</th><td>  <i>// 'GPR64AsmReg' class</i></td></tr>
<tr><th id="3560">3560</th><td>  <b>case</b> MCK_GPR64AsmReg: {</td></tr>
<tr><th id="3561">3561</th><td>    DiagnosticPredicate DP(Operand.isGPRAsmReg());</td></tr>
<tr><th id="3562">3562</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3563">3563</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3564">3564</th><td>    <b>break</b>;</td></tr>
<tr><th id="3565">3565</th><td>    }</td></tr>
<tr><th id="3566">3566</th><td>  <i>// 'GPRMM16AsmReg' class</i></td></tr>
<tr><th id="3567">3567</th><td>  <b>case</b> MCK_GPRMM16AsmReg: {</td></tr>
<tr><th id="3568">3568</th><td>    DiagnosticPredicate DP(Operand.isMM16AsmReg());</td></tr>
<tr><th id="3569">3569</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3570">3570</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3571">3571</th><td>    <b>break</b>;</td></tr>
<tr><th id="3572">3572</th><td>    }</td></tr>
<tr><th id="3573">3573</th><td>  <i>// 'GPRMM16AsmRegMoveP' class</i></td></tr>
<tr><th id="3574">3574</th><td>  <b>case</b> MCK_GPRMM16AsmRegMoveP: {</td></tr>
<tr><th id="3575">3575</th><td>    DiagnosticPredicate DP(Operand.isMM16AsmRegMoveP());</td></tr>
<tr><th id="3576">3576</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3577">3577</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3578">3578</th><td>    <b>break</b>;</td></tr>
<tr><th id="3579">3579</th><td>    }</td></tr>
<tr><th id="3580">3580</th><td>  <i>// 'GPRMM16AsmRegMovePPairFirst' class</i></td></tr>
<tr><th id="3581">3581</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairFirst: {</td></tr>
<tr><th id="3582">3582</th><td>    DiagnosticPredicate DP(Operand.isMM16AsmRegMovePPairFirst());</td></tr>
<tr><th id="3583">3583</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3584">3584</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3585">3585</th><td>    <b>break</b>;</td></tr>
<tr><th id="3586">3586</th><td>    }</td></tr>
<tr><th id="3587">3587</th><td>  <i>// 'GPRMM16AsmRegMovePPairSecond' class</i></td></tr>
<tr><th id="3588">3588</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairSecond: {</td></tr>
<tr><th id="3589">3589</th><td>    DiagnosticPredicate DP(Operand.isMM16AsmRegMovePPairSecond());</td></tr>
<tr><th id="3590">3590</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3591">3591</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3592">3592</th><td>    <b>break</b>;</td></tr>
<tr><th id="3593">3593</th><td>    }</td></tr>
<tr><th id="3594">3594</th><td>  <i>// 'GPRMM16AsmRegZero' class</i></td></tr>
<tr><th id="3595">3595</th><td>  <b>case</b> MCK_GPRMM16AsmRegZero: {</td></tr>
<tr><th id="3596">3596</th><td>    DiagnosticPredicate DP(Operand.isMM16AsmRegZero());</td></tr>
<tr><th id="3597">3597</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3598">3598</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3599">3599</th><td>    <b>break</b>;</td></tr>
<tr><th id="3600">3600</th><td>    }</td></tr>
<tr><th id="3601">3601</th><td>  <i>// 'HI32DSPAsmReg' class</i></td></tr>
<tr><th id="3602">3602</th><td>  <b>case</b> MCK_HI32DSPAsmReg: {</td></tr>
<tr><th id="3603">3603</th><td>    DiagnosticPredicate DP(Operand.isACCAsmReg());</td></tr>
<tr><th id="3604">3604</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3605">3605</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3606">3606</th><td>    <b>break</b>;</td></tr>
<tr><th id="3607">3607</th><td>    }</td></tr>
<tr><th id="3608">3608</th><td>  <i>// 'HWRegsAsmReg' class</i></td></tr>
<tr><th id="3609">3609</th><td>  <b>case</b> MCK_HWRegsAsmReg: {</td></tr>
<tr><th id="3610">3610</th><td>    DiagnosticPredicate DP(Operand.isHWRegsAsmReg());</td></tr>
<tr><th id="3611">3611</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3612">3612</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3613">3613</th><td>    <b>break</b>;</td></tr>
<tr><th id="3614">3614</th><td>    }</td></tr>
<tr><th id="3615">3615</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="3616">3616</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="3617">3617</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="3618">3618</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3619">3619</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3620">3620</th><td>    <b>break</b>;</td></tr>
<tr><th id="3621">3621</th><td>    }</td></tr>
<tr><th id="3622">3622</th><td>  <i>// 'LO32DSPAsmReg' class</i></td></tr>
<tr><th id="3623">3623</th><td>  <b>case</b> MCK_LO32DSPAsmReg: {</td></tr>
<tr><th id="3624">3624</th><td>    DiagnosticPredicate DP(Operand.isACCAsmReg());</td></tr>
<tr><th id="3625">3625</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3626">3626</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3627">3627</th><td>    <b>break</b>;</td></tr>
<tr><th id="3628">3628</th><td>    }</td></tr>
<tr><th id="3629">3629</th><td>  <i>// 'MSA128AsmReg' class</i></td></tr>
<tr><th id="3630">3630</th><td>  <b>case</b> MCK_MSA128AsmReg: {</td></tr>
<tr><th id="3631">3631</th><td>    DiagnosticPredicate DP(Operand.isMSA128AsmReg());</td></tr>
<tr><th id="3632">3632</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3633">3633</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3634">3634</th><td>    <b>break</b>;</td></tr>
<tr><th id="3635">3635</th><td>    }</td></tr>
<tr><th id="3636">3636</th><td>  <i>// 'MSACtrlAsmReg' class</i></td></tr>
<tr><th id="3637">3637</th><td>  <b>case</b> MCK_MSACtrlAsmReg: {</td></tr>
<tr><th id="3638">3638</th><td>    DiagnosticPredicate DP(Operand.isMSACtrlAsmReg());</td></tr>
<tr><th id="3639">3639</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3640">3640</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3641">3641</th><td>    <b>break</b>;</td></tr>
<tr><th id="3642">3642</th><td>    }</td></tr>
<tr><th id="3643">3643</th><td>  <i>// 'MicroMipsMemGP' class</i></td></tr>
<tr><th id="3644">3644</th><td>  <b>case</b> MCK_MicroMipsMemGP: {</td></tr>
<tr><th id="3645">3645</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmWordAlignedOffsetGP&lt;<var>9</var>&gt;());</td></tr>
<tr><th id="3646">3646</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3647">3647</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3648">3648</th><td>    <b>break</b>;</td></tr>
<tr><th id="3649">3649</th><td>    }</td></tr>
<tr><th id="3650">3650</th><td>  <i>// 'MicroMipsMem' class</i></td></tr>
<tr><th id="3651">3651</th><td>  <b>case</b> MCK_MicroMipsMem: {</td></tr>
<tr><th id="3652">3652</th><td>    DiagnosticPredicate DP(Operand.isMemWithGRPMM16Base());</td></tr>
<tr><th id="3653">3653</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3654">3654</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3655">3655</th><td>    <b>break</b>;</td></tr>
<tr><th id="3656">3656</th><td>    }</td></tr>
<tr><th id="3657">3657</th><td>  <i>// 'MicroMipsMemSP' class</i></td></tr>
<tr><th id="3658">3658</th><td>  <b>case</b> MCK_MicroMipsMemSP: {</td></tr>
<tr><th id="3659">3659</th><td>    DiagnosticPredicate DP(Operand.isMemWithUimmWordAlignedOffsetSP&lt;<var>7</var>&gt;());</td></tr>
<tr><th id="3660">3660</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3661">3661</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3662">3662</th><td>    <b>break</b>;</td></tr>
<tr><th id="3663">3663</th><td>    }</td></tr>
<tr><th id="3664">3664</th><td>  <i>// 'InvNum' class</i></td></tr>
<tr><th id="3665">3665</th><td>  <b>case</b> MCK_InvNum: {</td></tr>
<tr><th id="3666">3666</th><td>    DiagnosticPredicate DP(Operand.isInvNum());</td></tr>
<tr><th id="3667">3667</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3668">3668</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3669">3669</th><td>    <b>break</b>;</td></tr>
<tr><th id="3670">3670</th><td>    }</td></tr>
<tr><th id="3671">3671</th><td>  <i>// 'JumpTarget' class</i></td></tr>
<tr><th id="3672">3672</th><td>  <b>case</b> MCK_JumpTarget: {</td></tr>
<tr><th id="3673">3673</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="3674">3674</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3675">3675</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3676">3676</th><td>    <b>break</b>;</td></tr>
<tr><th id="3677">3677</th><td>    }</td></tr>
<tr><th id="3678">3678</th><td>  <i>// 'MemOffsetSimmPtr' class</i></td></tr>
<tr><th id="3679">3679</th><td>  <b>case</b> MCK_MemOffsetSimmPtr: {</td></tr>
<tr><th id="3680">3680</th><td>    DiagnosticPredicate DP(Operand.isMemWithPtrSizeOffset());</td></tr>
<tr><th id="3681">3681</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3682">3682</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3683">3683</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3684">3684</th><td>      <b>return</b> MipsAsmParser::Match_MemSImmPtr;</td></tr>
<tr><th id="3685">3685</th><td>    <b>break</b>;</td></tr>
<tr><th id="3686">3686</th><td>    }</td></tr>
<tr><th id="3687">3687</th><td>  <i>// 'MemOffsetUimm4' class</i></td></tr>
<tr><th id="3688">3688</th><td>  <b>case</b> MCK_MemOffsetUimm4: {</td></tr>
<tr><th id="3689">3689</th><td>    DiagnosticPredicate DP(Operand.isMemWithUimmOffsetSP&lt;<var>6</var>&gt;());</td></tr>
<tr><th id="3690">3690</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3691">3691</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3692">3692</th><td>    <b>break</b>;</td></tr>
<tr><th id="3693">3693</th><td>    }</td></tr>
<tr><th id="3694">3694</th><td>  <i>// 'MemOffsetSimm9_0' class</i></td></tr>
<tr><th id="3695">3695</th><td>  <b>case</b> MCK_MemOffsetSimm9_0: {</td></tr>
<tr><th id="3696">3696</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>9</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3697">3697</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3698">3698</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3699">3699</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3700">3700</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm9;</td></tr>
<tr><th id="3701">3701</th><td>    <b>break</b>;</td></tr>
<tr><th id="3702">3702</th><td>    }</td></tr>
<tr><th id="3703">3703</th><td>  <i>// 'MemOffsetSimm10_0' class</i></td></tr>
<tr><th id="3704">3704</th><td>  <b>case</b> MCK_MemOffsetSimm10_0: {</td></tr>
<tr><th id="3705">3705</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>10</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3706">3706</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3707">3707</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3708">3708</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3709">3709</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm10;</td></tr>
<tr><th id="3710">3710</th><td>    <b>break</b>;</td></tr>
<tr><th id="3711">3711</th><td>    }</td></tr>
<tr><th id="3712">3712</th><td>  <i>// 'MemOffsetSimm11_0' class</i></td></tr>
<tr><th id="3713">3713</th><td>  <b>case</b> MCK_MemOffsetSimm11_0: {</td></tr>
<tr><th id="3714">3714</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>11</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3715">3715</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3716">3716</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3717">3717</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3718">3718</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm11;</td></tr>
<tr><th id="3719">3719</th><td>    <b>break</b>;</td></tr>
<tr><th id="3720">3720</th><td>    }</td></tr>
<tr><th id="3721">3721</th><td>  <i>// 'MemOffsetSimm12_0' class</i></td></tr>
<tr><th id="3722">3722</th><td>  <b>case</b> MCK_MemOffsetSimm12_0: {</td></tr>
<tr><th id="3723">3723</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>12</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3724">3724</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3725">3725</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3726">3726</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3727">3727</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm12;</td></tr>
<tr><th id="3728">3728</th><td>    <b>break</b>;</td></tr>
<tr><th id="3729">3729</th><td>    }</td></tr>
<tr><th id="3730">3730</th><td>  <i>// 'MemOffsetSimm16_0' class</i></td></tr>
<tr><th id="3731">3731</th><td>  <b>case</b> MCK_MemOffsetSimm16_0: {</td></tr>
<tr><th id="3732">3732</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>16</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3733">3733</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3734">3734</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3735">3735</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3736">3736</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm16;</td></tr>
<tr><th id="3737">3737</th><td>    <b>break</b>;</td></tr>
<tr><th id="3738">3738</th><td>    }</td></tr>
<tr><th id="3739">3739</th><td>  <i>// 'MemOffsetSimm10_1' class</i></td></tr>
<tr><th id="3740">3740</th><td>  <b>case</b> MCK_MemOffsetSimm10_1: {</td></tr>
<tr><th id="3741">3741</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>10</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="3742">3742</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3743">3743</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3744">3744</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3745">3745</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm10Lsl1;</td></tr>
<tr><th id="3746">3746</th><td>    <b>break</b>;</td></tr>
<tr><th id="3747">3747</th><td>    }</td></tr>
<tr><th id="3748">3748</th><td>  <i>// 'MemOffsetSimm10_2' class</i></td></tr>
<tr><th id="3749">3749</th><td>  <b>case</b> MCK_MemOffsetSimm10_2: {</td></tr>
<tr><th id="3750">3750</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>10</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="3751">3751</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3752">3752</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3753">3753</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3754">3754</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm10Lsl2;</td></tr>
<tr><th id="3755">3755</th><td>    <b>break</b>;</td></tr>
<tr><th id="3756">3756</th><td>    }</td></tr>
<tr><th id="3757">3757</th><td>  <i>// 'MemOffsetSimm10_3' class</i></td></tr>
<tr><th id="3758">3758</th><td>  <b>case</b> MCK_MemOffsetSimm10_3: {</td></tr>
<tr><th id="3759">3759</th><td>    DiagnosticPredicate DP(Operand.isMemWithSimmOffset&lt;<var>10</var>, <var>3</var>&gt;());</td></tr>
<tr><th id="3760">3760</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3761">3761</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3762">3762</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3763">3763</th><td>      <b>return</b> MipsAsmParser::Match_MemSImm10Lsl3;</td></tr>
<tr><th id="3764">3764</th><td>    <b>break</b>;</td></tr>
<tr><th id="3765">3765</th><td>    }</td></tr>
<tr><th id="3766">3766</th><td>  <i>// 'Mem' class</i></td></tr>
<tr><th id="3767">3767</th><td>  <b>case</b> MCK_Mem: {</td></tr>
<tr><th id="3768">3768</th><td>    DiagnosticPredicate DP(Operand.isMem());</td></tr>
<tr><th id="3769">3769</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3770">3770</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3771">3771</th><td>    <b>break</b>;</td></tr>
<tr><th id="3772">3772</th><td>    }</td></tr>
<tr><th id="3773">3773</th><td>  <i>// 'RegList16' class</i></td></tr>
<tr><th id="3774">3774</th><td>  <b>case</b> MCK_RegList16: {</td></tr>
<tr><th id="3775">3775</th><td>    DiagnosticPredicate DP(Operand.isRegList16());</td></tr>
<tr><th id="3776">3776</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3777">3777</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3778">3778</th><td>    <b>break</b>;</td></tr>
<tr><th id="3779">3779</th><td>    }</td></tr>
<tr><th id="3780">3780</th><td>  <i>// 'RegList' class</i></td></tr>
<tr><th id="3781">3781</th><td>  <b>case</b> MCK_RegList: {</td></tr>
<tr><th id="3782">3782</th><td>    DiagnosticPredicate DP(Operand.isRegList());</td></tr>
<tr><th id="3783">3783</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3784">3784</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3785">3785</th><td>    <b>break</b>;</td></tr>
<tr><th id="3786">3786</th><td>    }</td></tr>
<tr><th id="3787">3787</th><td>  <i>// 'Simm19_Lsl2' class</i></td></tr>
<tr><th id="3788">3788</th><td>  <b>case</b> MCK_Simm19_Lsl2: {</td></tr>
<tr><th id="3789">3789</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>19</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="3790">3790</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3791">3791</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3792">3792</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3793">3793</th><td>      <b>return</b> MipsAsmParser::Match_SImm19_Lsl2;</td></tr>
<tr><th id="3794">3794</th><td>    <b>break</b>;</td></tr>
<tr><th id="3795">3795</th><td>    }</td></tr>
<tr><th id="3796">3796</th><td>  <i>// 'StrictlyAFGR64AsmReg' class</i></td></tr>
<tr><th id="3797">3797</th><td>  <b>case</b> MCK_StrictlyAFGR64AsmReg: {</td></tr>
<tr><th id="3798">3798</th><td>    DiagnosticPredicate DP(Operand.isStrictlyFGRAsmReg());</td></tr>
<tr><th id="3799">3799</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3800">3800</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3801">3801</th><td>    <b>break</b>;</td></tr>
<tr><th id="3802">3802</th><td>    }</td></tr>
<tr><th id="3803">3803</th><td>  <i>// 'StrictlyFGR32AsmReg' class</i></td></tr>
<tr><th id="3804">3804</th><td>  <b>case</b> MCK_StrictlyFGR32AsmReg: {</td></tr>
<tr><th id="3805">3805</th><td>    DiagnosticPredicate DP(Operand.isStrictlyFGRAsmReg());</td></tr>
<tr><th id="3806">3806</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3807">3807</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3808">3808</th><td>    <b>break</b>;</td></tr>
<tr><th id="3809">3809</th><td>    }</td></tr>
<tr><th id="3810">3810</th><td>  <i>// 'StrictlyFGR64AsmReg' class</i></td></tr>
<tr><th id="3811">3811</th><td>  <b>case</b> MCK_StrictlyFGR64AsmReg: {</td></tr>
<tr><th id="3812">3812</th><td>    DiagnosticPredicate DP(Operand.isStrictlyFGRAsmReg());</td></tr>
<tr><th id="3813">3813</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3814">3814</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3815">3815</th><td>    <b>break</b>;</td></tr>
<tr><th id="3816">3816</th><td>    }</td></tr>
<tr><th id="3817">3817</th><td>  <i>// 'ConstantImmz' class</i></td></tr>
<tr><th id="3818">3818</th><td>  <b>case</b> MCK_ConstantImmz: {</td></tr>
<tr><th id="3819">3819</th><td>    DiagnosticPredicate DP(Operand.isConstantImmz());</td></tr>
<tr><th id="3820">3820</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3821">3821</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3822">3822</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3823">3823</th><td>      <b>return</b> MipsAsmParser::Match_Immz;</td></tr>
<tr><th id="3824">3824</th><td>    <b>break</b>;</td></tr>
<tr><th id="3825">3825</th><td>    }</td></tr>
<tr><th id="3826">3826</th><td>  <i>// 'ConstantUImm1_0' class</i></td></tr>
<tr><th id="3827">3827</th><td>  <b>case</b> MCK_ConstantUImm1_0: {</td></tr>
<tr><th id="3828">3828</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>1</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3829">3829</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3830">3830</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3831">3831</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3832">3832</th><td>      <b>return</b> MipsAsmParser::Match_UImm1_0;</td></tr>
<tr><th id="3833">3833</th><td>    <b>break</b>;</td></tr>
<tr><th id="3834">3834</th><td>    }</td></tr>
<tr><th id="3835">3835</th><td>  <i>// 'ConstantUImm2_0' class</i></td></tr>
<tr><th id="3836">3836</th><td>  <b>case</b> MCK_ConstantUImm2_0: {</td></tr>
<tr><th id="3837">3837</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>2</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3838">3838</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3839">3839</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3840">3840</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3841">3841</th><td>      <b>return</b> MipsAsmParser::Match_UImm2_0;</td></tr>
<tr><th id="3842">3842</th><td>    <b>break</b>;</td></tr>
<tr><th id="3843">3843</th><td>    }</td></tr>
<tr><th id="3844">3844</th><td>  <i>// 'ConstantUImm2_1' class</i></td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> MCK_ConstantUImm2_1: {</td></tr>
<tr><th id="3846">3846</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>2</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="3847">3847</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3848">3848</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3849">3849</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3850">3850</th><td>      <b>return</b> MipsAsmParser::Match_UImm2_1;</td></tr>
<tr><th id="3851">3851</th><td>    <b>break</b>;</td></tr>
<tr><th id="3852">3852</th><td>    }</td></tr>
<tr><th id="3853">3853</th><td>  <i>// 'ConstantUImm3_0' class</i></td></tr>
<tr><th id="3854">3854</th><td>  <b>case</b> MCK_ConstantUImm3_0: {</td></tr>
<tr><th id="3855">3855</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>3</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3856">3856</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3857">3857</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3858">3858</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3859">3859</th><td>      <b>return</b> MipsAsmParser::Match_UImm3_0;</td></tr>
<tr><th id="3860">3860</th><td>    <b>break</b>;</td></tr>
<tr><th id="3861">3861</th><td>    }</td></tr>
<tr><th id="3862">3862</th><td>  <i>// 'ConstantSImm4_0' class</i></td></tr>
<tr><th id="3863">3863</th><td>  <b>case</b> MCK_ConstantSImm4_0: {</td></tr>
<tr><th id="3864">3864</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>4</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3865">3865</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3866">3866</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3867">3867</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3868">3868</th><td>      <b>return</b> MipsAsmParser::Match_SImm4_0;</td></tr>
<tr><th id="3869">3869</th><td>    <b>break</b>;</td></tr>
<tr><th id="3870">3870</th><td>    }</td></tr>
<tr><th id="3871">3871</th><td>  <i>// 'ConstantUImm4_0' class</i></td></tr>
<tr><th id="3872">3872</th><td>  <b>case</b> MCK_ConstantUImm4_0: {</td></tr>
<tr><th id="3873">3873</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>4</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3874">3874</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3875">3875</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3876">3876</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3877">3877</th><td>      <b>return</b> MipsAsmParser::Match_UImm4_0;</td></tr>
<tr><th id="3878">3878</th><td>    <b>break</b>;</td></tr>
<tr><th id="3879">3879</th><td>    }</td></tr>
<tr><th id="3880">3880</th><td>  <i>// 'ConstantSImm5_0' class</i></td></tr>
<tr><th id="3881">3881</th><td>  <b>case</b> MCK_ConstantSImm5_0: {</td></tr>
<tr><th id="3882">3882</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>5</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3883">3883</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3884">3884</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3885">3885</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3886">3886</th><td>      <b>return</b> MipsAsmParser::Match_SImm5_0;</td></tr>
<tr><th id="3887">3887</th><td>    <b>break</b>;</td></tr>
<tr><th id="3888">3888</th><td>    }</td></tr>
<tr><th id="3889">3889</th><td>  <i>// 'ConstantUImm5_0' class</i></td></tr>
<tr><th id="3890">3890</th><td>  <b>case</b> MCK_ConstantUImm5_0: {</td></tr>
<tr><th id="3891">3891</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3892">3892</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3893">3893</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3894">3894</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3895">3895</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_0;</td></tr>
<tr><th id="3896">3896</th><td>    <b>break</b>;</td></tr>
<tr><th id="3897">3897</th><td>    }</td></tr>
<tr><th id="3898">3898</th><td>  <i>// 'ConstantUImm5_1' class</i></td></tr>
<tr><th id="3899">3899</th><td>  <b>case</b> MCK_ConstantUImm5_1: {</td></tr>
<tr><th id="3900">3900</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="3901">3901</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3902">3902</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3903">3903</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3904">3904</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_1;</td></tr>
<tr><th id="3905">3905</th><td>    <b>break</b>;</td></tr>
<tr><th id="3906">3906</th><td>    }</td></tr>
<tr><th id="3907">3907</th><td>  <i>// 'ConstantUImm5_Plus1_Report_UImm6' class</i></td></tr>
<tr><th id="3908">3908</th><td>  <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: {</td></tr>
<tr><th id="3909">3909</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="3910">3910</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3911">3911</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3912">3912</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3913">3913</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_1;</td></tr>
<tr><th id="3914">3914</th><td>    <b>break</b>;</td></tr>
<tr><th id="3915">3915</th><td>    }</td></tr>
<tr><th id="3916">3916</th><td>  <i>// 'ConstantUImm5_32_Norm' class</i></td></tr>
<tr><th id="3917">3917</th><td>  <b>case</b> MCK_ConstantUImm5_32_Norm: {</td></tr>
<tr><th id="3918">3918</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>32</var>&gt;());</td></tr>
<tr><th id="3919">3919</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3920">3920</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3921">3921</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3922">3922</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_32;</td></tr>
<tr><th id="3923">3923</th><td>    <b>break</b>;</td></tr>
<tr><th id="3924">3924</th><td>    }</td></tr>
<tr><th id="3925">3925</th><td>  <i>// 'ConstantUImm5_32' class</i></td></tr>
<tr><th id="3926">3926</th><td>  <b>case</b> MCK_ConstantUImm5_32: {</td></tr>
<tr><th id="3927">3927</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>32</var>&gt;());</td></tr>
<tr><th id="3928">3928</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3929">3929</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3930">3930</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3931">3931</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_32;</td></tr>
<tr><th id="3932">3932</th><td>    <b>break</b>;</td></tr>
<tr><th id="3933">3933</th><td>    }</td></tr>
<tr><th id="3934">3934</th><td>  <i>// 'ConstantUImm5_0_Report_UImm6' class</i></td></tr>
<tr><th id="3935">3935</th><td>  <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: {</td></tr>
<tr><th id="3936">3936</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3937">3937</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3938">3938</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3939">3939</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3940">3940</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_0_Report_UImm6;</td></tr>
<tr><th id="3941">3941</th><td>    <b>break</b>;</td></tr>
<tr><th id="3942">3942</th><td>    }</td></tr>
<tr><th id="3943">3943</th><td>  <i>// 'ConstantUImm5_33' class</i></td></tr>
<tr><th id="3944">3944</th><td>  <b>case</b> MCK_ConstantUImm5_33: {</td></tr>
<tr><th id="3945">3945</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>5</var>, <var>33</var>&gt;());</td></tr>
<tr><th id="3946">3946</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3947">3947</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3948">3948</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3949">3949</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_33;</td></tr>
<tr><th id="3950">3950</th><td>    <b>break</b>;</td></tr>
<tr><th id="3951">3951</th><td>    }</td></tr>
<tr><th id="3952">3952</th><td>  <i>// 'ConstantUImmRange2_64' class</i></td></tr>
<tr><th id="3953">3953</th><td>  <b>case</b> MCK_ConstantUImmRange2_64: {</td></tr>
<tr><th id="3954">3954</th><td>    DiagnosticPredicate DP(Operand.isConstantUImmRange&lt;<var>2</var>, <var>64</var>&gt;());</td></tr>
<tr><th id="3955">3955</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3956">3956</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3957">3957</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3958">3958</th><td>      <b>return</b> MipsAsmParser::Match_UImmRange2_64;</td></tr>
<tr><th id="3959">3959</th><td>    <b>break</b>;</td></tr>
<tr><th id="3960">3960</th><td>    }</td></tr>
<tr><th id="3961">3961</th><td>  <i>// 'UImm5Lsl2' class</i></td></tr>
<tr><th id="3962">3962</th><td>  <b>case</b> MCK_UImm5Lsl2: {</td></tr>
<tr><th id="3963">3963</th><td>    DiagnosticPredicate DP(Operand.isScaledUImm&lt;<var>5</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="3964">3964</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3965">3965</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3966">3966</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3967">3967</th><td>      <b>return</b> MipsAsmParser::Match_UImm5_Lsl2;</td></tr>
<tr><th id="3968">3968</th><td>    <b>break</b>;</td></tr>
<tr><th id="3969">3969</th><td>    }</td></tr>
<tr><th id="3970">3970</th><td>  <i>// 'ConstantSImm6_0' class</i></td></tr>
<tr><th id="3971">3971</th><td>  <b>case</b> MCK_ConstantSImm6_0: {</td></tr>
<tr><th id="3972">3972</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>6</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3973">3973</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3974">3974</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3975">3975</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3976">3976</th><td>      <b>return</b> MipsAsmParser::Match_SImm6_0;</td></tr>
<tr><th id="3977">3977</th><td>    <b>break</b>;</td></tr>
<tr><th id="3978">3978</th><td>    }</td></tr>
<tr><th id="3979">3979</th><td>  <i>// 'ConstantUImm6_0' class</i></td></tr>
<tr><th id="3980">3980</th><td>  <b>case</b> MCK_ConstantUImm6_0: {</td></tr>
<tr><th id="3981">3981</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>6</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="3982">3982</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3983">3983</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3984">3984</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3985">3985</th><td>      <b>return</b> MipsAsmParser::Match_UImm6_0;</td></tr>
<tr><th id="3986">3986</th><td>    <b>break</b>;</td></tr>
<tr><th id="3987">3987</th><td>    }</td></tr>
<tr><th id="3988">3988</th><td>  <i>// 'UImm6Lsl2' class</i></td></tr>
<tr><th id="3989">3989</th><td>  <b>case</b> MCK_UImm6Lsl2: {</td></tr>
<tr><th id="3990">3990</th><td>    DiagnosticPredicate DP(Operand.isScaledUImm&lt;<var>6</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="3991">3991</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="3992">3992</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="3993">3993</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="3994">3994</th><td>      <b>return</b> MipsAsmParser::Match_UImm6_Lsl2;</td></tr>
<tr><th id="3995">3995</th><td>    <b>break</b>;</td></tr>
<tr><th id="3996">3996</th><td>    }</td></tr>
<tr><th id="3997">3997</th><td>  <i>// 'ConstantUImm7_0' class</i></td></tr>
<tr><th id="3998">3998</th><td>  <b>case</b> MCK_ConstantUImm7_0: {</td></tr>
<tr><th id="3999">3999</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>7</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4000">4000</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4001">4001</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4002">4002</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4003">4003</th><td>      <b>return</b> MipsAsmParser::Match_UImm7_0;</td></tr>
<tr><th id="4004">4004</th><td>    <b>break</b>;</td></tr>
<tr><th id="4005">4005</th><td>    }</td></tr>
<tr><th id="4006">4006</th><td>  <i>// 'UImm7_N1' class</i></td></tr>
<tr><th id="4007">4007</th><td>  <b>case</b> MCK_UImm7_N1: {</td></tr>
<tr><th id="4008">4008</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>7</var>, -<var>1</var>&gt;());</td></tr>
<tr><th id="4009">4009</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4010">4010</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4011">4011</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4012">4012</th><td>      <b>return</b> MipsAsmParser::Match_UImm7_N1;</td></tr>
<tr><th id="4013">4013</th><td>    <b>break</b>;</td></tr>
<tr><th id="4014">4014</th><td>    }</td></tr>
<tr><th id="4015">4015</th><td>  <i>// 'ConstantUImm8_0' class</i></td></tr>
<tr><th id="4016">4016</th><td>  <b>case</b> MCK_ConstantUImm8_0: {</td></tr>
<tr><th id="4017">4017</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>8</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4018">4018</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4019">4019</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4020">4020</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4021">4021</th><td>      <b>return</b> MipsAsmParser::Match_UImm8_0;</td></tr>
<tr><th id="4022">4022</th><td>    <b>break</b>;</td></tr>
<tr><th id="4023">4023</th><td>    }</td></tr>
<tr><th id="4024">4024</th><td>  <i>// 'SImm7Lsl2' class</i></td></tr>
<tr><th id="4025">4025</th><td>  <b>case</b> MCK_SImm7Lsl2: {</td></tr>
<tr><th id="4026">4026</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>7</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="4027">4027</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4028">4028</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4029">4029</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4030">4030</th><td>      <b>return</b> MipsAsmParser::Match_SImm7_Lsl2;</td></tr>
<tr><th id="4031">4031</th><td>    <b>break</b>;</td></tr>
<tr><th id="4032">4032</th><td>    }</td></tr>
<tr><th id="4033">4033</th><td>  <i>// 'ConstantSImm9_0' class</i></td></tr>
<tr><th id="4034">4034</th><td>  <b>case</b> MCK_ConstantSImm9_0: {</td></tr>
<tr><th id="4035">4035</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>9</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4036">4036</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4037">4037</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4038">4038</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4039">4039</th><td>      <b>return</b> MipsAsmParser::Match_SImm9_0;</td></tr>
<tr><th id="4040">4040</th><td>    <b>break</b>;</td></tr>
<tr><th id="4041">4041</th><td>    }</td></tr>
<tr><th id="4042">4042</th><td>  <i>// 'ConstantSImm10_0' class</i></td></tr>
<tr><th id="4043">4043</th><td>  <b>case</b> MCK_ConstantSImm10_0: {</td></tr>
<tr><th id="4044">4044</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>10</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4045">4045</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4046">4046</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4047">4047</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4048">4048</th><td>      <b>return</b> MipsAsmParser::Match_SImm10_0;</td></tr>
<tr><th id="4049">4049</th><td>    <b>break</b>;</td></tr>
<tr><th id="4050">4050</th><td>    }</td></tr>
<tr><th id="4051">4051</th><td>  <i>// 'ConstantUImm10_0' class</i></td></tr>
<tr><th id="4052">4052</th><td>  <b>case</b> MCK_ConstantUImm10_0: {</td></tr>
<tr><th id="4053">4053</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>10</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4054">4054</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4055">4055</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4056">4056</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4057">4057</th><td>      <b>return</b> MipsAsmParser::Match_UImm10_0;</td></tr>
<tr><th id="4058">4058</th><td>    <b>break</b>;</td></tr>
<tr><th id="4059">4059</th><td>    }</td></tr>
<tr><th id="4060">4060</th><td>  <i>// 'SImm10Lsl1' class</i></td></tr>
<tr><th id="4061">4061</th><td>  <b>case</b> MCK_SImm10Lsl1: {</td></tr>
<tr><th id="4062">4062</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>10</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="4063">4063</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4064">4064</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4065">4065</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4066">4066</th><td>      <b>return</b> MipsAsmParser::Match_SImm10_Lsl1;</td></tr>
<tr><th id="4067">4067</th><td>    <b>break</b>;</td></tr>
<tr><th id="4068">4068</th><td>    }</td></tr>
<tr><th id="4069">4069</th><td>  <i>// 'ConstantSImm11_0' class</i></td></tr>
<tr><th id="4070">4070</th><td>  <b>case</b> MCK_ConstantSImm11_0: {</td></tr>
<tr><th id="4071">4071</th><td>    DiagnosticPredicate DP(Operand.isConstantSImm&lt;<var>11</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4072">4072</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4073">4073</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4074">4074</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4075">4075</th><td>      <b>return</b> MipsAsmParser::Match_SImm11_0;</td></tr>
<tr><th id="4076">4076</th><td>    <b>break</b>;</td></tr>
<tr><th id="4077">4077</th><td>    }</td></tr>
<tr><th id="4078">4078</th><td>  <i>// 'SImm10Lsl2' class</i></td></tr>
<tr><th id="4079">4079</th><td>  <b>case</b> MCK_SImm10Lsl2: {</td></tr>
<tr><th id="4080">4080</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>10</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="4081">4081</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4082">4082</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4083">4083</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4084">4084</th><td>      <b>return</b> MipsAsmParser::Match_SImm10_Lsl2;</td></tr>
<tr><th id="4085">4085</th><td>    <b>break</b>;</td></tr>
<tr><th id="4086">4086</th><td>    }</td></tr>
<tr><th id="4087">4087</th><td>  <i>// 'SImm10Lsl3' class</i></td></tr>
<tr><th id="4088">4088</th><td>  <b>case</b> MCK_SImm10Lsl3: {</td></tr>
<tr><th id="4089">4089</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>10</var>, <var>3</var>&gt;());</td></tr>
<tr><th id="4090">4090</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4091">4091</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4092">4092</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4093">4093</th><td>      <b>return</b> MipsAsmParser::Match_SImm10_Lsl3;</td></tr>
<tr><th id="4094">4094</th><td>    <b>break</b>;</td></tr>
<tr><th id="4095">4095</th><td>    }</td></tr>
<tr><th id="4096">4096</th><td>  <i>// 'SImm16' class</i></td></tr>
<tr><th id="4097">4097</th><td>  <b>case</b> MCK_SImm16: {</td></tr>
<tr><th id="4098">4098</th><td>    DiagnosticPredicate DP(Operand.isSImm&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="4099">4099</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4100">4100</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4101">4101</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4102">4102</th><td>      <b>return</b> MipsAsmParser::Match_SImm16;</td></tr>
<tr><th id="4103">4103</th><td>    <b>break</b>;</td></tr>
<tr><th id="4104">4104</th><td>    }</td></tr>
<tr><th id="4105">4105</th><td>  <i>// 'SImm16_Relaxed' class</i></td></tr>
<tr><th id="4106">4106</th><td>  <b>case</b> MCK_SImm16_Relaxed: {</td></tr>
<tr><th id="4107">4107</th><td>    DiagnosticPredicate DP(Operand.isAnyImm&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="4108">4108</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4109">4109</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4110">4110</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4111">4111</th><td>      <b>return</b> MipsAsmParser::Match_SImm16_Relaxed;</td></tr>
<tr><th id="4112">4112</th><td>    <b>break</b>;</td></tr>
<tr><th id="4113">4113</th><td>    }</td></tr>
<tr><th id="4114">4114</th><td>  <i>// 'UImm16_AltRelaxed' class</i></td></tr>
<tr><th id="4115">4115</th><td>  <b>case</b> MCK_UImm16_AltRelaxed: {</td></tr>
<tr><th id="4116">4116</th><td>    DiagnosticPredicate DP(Operand.isUImm&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="4117">4117</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4118">4118</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4119">4119</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4120">4120</th><td>      <b>return</b> MipsAsmParser::Match_UImm16_AltRelaxed;</td></tr>
<tr><th id="4121">4121</th><td>    <b>break</b>;</td></tr>
<tr><th id="4122">4122</th><td>    }</td></tr>
<tr><th id="4123">4123</th><td>  <i>// 'UImm16' class</i></td></tr>
<tr><th id="4124">4124</th><td>  <b>case</b> MCK_UImm16: {</td></tr>
<tr><th id="4125">4125</th><td>    DiagnosticPredicate DP(Operand.isUImm&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="4126">4126</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4127">4127</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4128">4128</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4129">4129</th><td>      <b>return</b> MipsAsmParser::Match_UImm16;</td></tr>
<tr><th id="4130">4130</th><td>    <b>break</b>;</td></tr>
<tr><th id="4131">4131</th><td>    }</td></tr>
<tr><th id="4132">4132</th><td>  <i>// 'SImm19Lsl2' class</i></td></tr>
<tr><th id="4133">4133</th><td>  <b>case</b> MCK_SImm19Lsl2: {</td></tr>
<tr><th id="4134">4134</th><td>    DiagnosticPredicate DP(Operand.isScaledSImm&lt;<var>19</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="4135">4135</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4136">4136</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4137">4137</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4138">4138</th><td>      <b>return</b> MipsAsmParser::Match_SImm19_Lsl2;</td></tr>
<tr><th id="4139">4139</th><td>    <b>break</b>;</td></tr>
<tr><th id="4140">4140</th><td>    }</td></tr>
<tr><th id="4141">4141</th><td>  <i>// 'UImm16_Relaxed' class</i></td></tr>
<tr><th id="4142">4142</th><td>  <b>case</b> MCK_UImm16_Relaxed: {</td></tr>
<tr><th id="4143">4143</th><td>    DiagnosticPredicate DP(Operand.isAnyImm&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="4144">4144</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4145">4145</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4146">4146</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4147">4147</th><td>      <b>return</b> MipsAsmParser::Match_UImm16_Relaxed;</td></tr>
<tr><th id="4148">4148</th><td>    <b>break</b>;</td></tr>
<tr><th id="4149">4149</th><td>    }</td></tr>
<tr><th id="4150">4150</th><td>  <i>// 'ConstantUImm20_0' class</i></td></tr>
<tr><th id="4151">4151</th><td>  <b>case</b> MCK_ConstantUImm20_0: {</td></tr>
<tr><th id="4152">4152</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>20</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4153">4153</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4154">4154</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4155">4155</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4156">4156</th><td>      <b>return</b> MipsAsmParser::Match_UImm20_0;</td></tr>
<tr><th id="4157">4157</th><td>    <b>break</b>;</td></tr>
<tr><th id="4158">4158</th><td>    }</td></tr>
<tr><th id="4159">4159</th><td>  <i>// 'ConstantUImm26_0' class</i></td></tr>
<tr><th id="4160">4160</th><td>  <b>case</b> MCK_ConstantUImm26_0: {</td></tr>
<tr><th id="4161">4161</th><td>    DiagnosticPredicate DP(Operand.isConstantUImm&lt;<var>26</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="4162">4162</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4163">4163</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4164">4164</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4165">4165</th><td>      <b>return</b> MipsAsmParser::Match_UImm26_0;</td></tr>
<tr><th id="4166">4166</th><td>    <b>break</b>;</td></tr>
<tr><th id="4167">4167</th><td>    }</td></tr>
<tr><th id="4168">4168</th><td>  <i>// 'SImm32' class</i></td></tr>
<tr><th id="4169">4169</th><td>  <b>case</b> MCK_SImm32: {</td></tr>
<tr><th id="4170">4170</th><td>    DiagnosticPredicate DP(Operand.isSImm&lt;<var>32</var>&gt;());</td></tr>
<tr><th id="4171">4171</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4172">4172</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4173">4173</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4174">4174</th><td>      <b>return</b> MipsAsmParser::Match_SImm32;</td></tr>
<tr><th id="4175">4175</th><td>    <b>break</b>;</td></tr>
<tr><th id="4176">4176</th><td>    }</td></tr>
<tr><th id="4177">4177</th><td>  <i>// 'SImm32_Relaxed' class</i></td></tr>
<tr><th id="4178">4178</th><td>  <b>case</b> MCK_SImm32_Relaxed: {</td></tr>
<tr><th id="4179">4179</th><td>    DiagnosticPredicate DP(Operand.isAnyImm&lt;<var>33</var>&gt;());</td></tr>
<tr><th id="4180">4180</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4181">4181</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4182">4182</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4183">4183</th><td>      <b>return</b> MipsAsmParser::Match_SImm32_Relaxed;</td></tr>
<tr><th id="4184">4184</th><td>    <b>break</b>;</td></tr>
<tr><th id="4185">4185</th><td>    }</td></tr>
<tr><th id="4186">4186</th><td>  <i>// 'UImm32_Coerced' class</i></td></tr>
<tr><th id="4187">4187</th><td>  <b>case</b> MCK_UImm32_Coerced: {</td></tr>
<tr><th id="4188">4188</th><td>    DiagnosticPredicate DP(Operand.isSImm&lt;<var>33</var>&gt;());</td></tr>
<tr><th id="4189">4189</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="4190">4190</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="4191">4191</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="4192">4192</th><td>      <b>return</b> MipsAsmParser::Match_UImm32_Coerced;</td></tr>
<tr><th id="4193">4193</th><td>    <b>break</b>;</td></tr>
<tr><th id="4194">4194</th><td>    }</td></tr>
<tr><th id="4195">4195</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="4196">4196</th><td></td></tr>
<tr><th id="4197">4197</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="4198">4198</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="4199">4199</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="4200">4200</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="4201">4201</th><td>    <b>case</b> Mips::ZERO: OpKind = MCK_GPR32ZERO; <b>break</b>;</td></tr>
<tr><th id="4202">4202</th><td>    <b>case</b> Mips::AT: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4203">4203</th><td>    <b>case</b> Mips::V0: OpKind = MCK_Reg11; <b>break</b>;</td></tr>
<tr><th id="4204">4204</th><td>    <b>case</b> Mips::V1: OpKind = MCK_Reg11; <b>break</b>;</td></tr>
<tr><th id="4205">4205</th><td>    <b>case</b> Mips::A0: OpKind = MCK_GPRMM16MovePPairFirst; <b>break</b>;</td></tr>
<tr><th id="4206">4206</th><td>    <b>case</b> Mips::A1: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4207">4207</th><td>    <b>case</b> Mips::A2: OpKind = MCK_Reg13; <b>break</b>;</td></tr>
<tr><th id="4208">4208</th><td>    <b>case</b> Mips::A3: OpKind = MCK_Reg14; <b>break</b>;</td></tr>
<tr><th id="4209">4209</th><td>    <b>case</b> Mips::T0: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4210">4210</th><td>    <b>case</b> Mips::T1: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4211">4211</th><td>    <b>case</b> Mips::T2: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4212">4212</th><td>    <b>case</b> Mips::T3: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4213">4213</th><td>    <b>case</b> Mips::T4: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4214">4214</th><td>    <b>case</b> Mips::T5: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4215">4215</th><td>    <b>case</b> Mips::T6: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4216">4216</th><td>    <b>case</b> Mips::T7: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4217">4217</th><td>    <b>case</b> Mips::S0: OpKind = MCK_Reg9; <b>break</b>;</td></tr>
<tr><th id="4218">4218</th><td>    <b>case</b> Mips::S1: OpKind = MCK_Reg11; <b>break</b>;</td></tr>
<tr><th id="4219">4219</th><td>    <b>case</b> Mips::S2: OpKind = MCK_Reg10; <b>break</b>;</td></tr>
<tr><th id="4220">4220</th><td>    <b>case</b> Mips::S3: OpKind = MCK_Reg10; <b>break</b>;</td></tr>
<tr><th id="4221">4221</th><td>    <b>case</b> Mips::S4: OpKind = MCK_Reg10; <b>break</b>;</td></tr>
<tr><th id="4222">4222</th><td>    <b>case</b> Mips::S5: OpKind = MCK_GPRMM16MovePPairSecond; <b>break</b>;</td></tr>
<tr><th id="4223">4223</th><td>    <b>case</b> Mips::S6: OpKind = MCK_GPRMM16MovePPairSecond; <b>break</b>;</td></tr>
<tr><th id="4224">4224</th><td>    <b>case</b> Mips::S7: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4225">4225</th><td>    <b>case</b> Mips::T8: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4226">4226</th><td>    <b>case</b> Mips::T9: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4227">4227</th><td>    <b>case</b> Mips::K0: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4228">4228</th><td>    <b>case</b> Mips::K1: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4229">4229</th><td>    <b>case</b> Mips::GP: OpKind = MCK_GP32; <b>break</b>;</td></tr>
<tr><th id="4230">4230</th><td>    <b>case</b> Mips::SP: OpKind = MCK_CPUSPReg; <b>break</b>;</td></tr>
<tr><th id="4231">4231</th><td>    <b>case</b> Mips::FP: OpKind = MCK_GPR32NONZERO; <b>break</b>;</td></tr>
<tr><th id="4232">4232</th><td>    <b>case</b> Mips::RA: OpKind = MCK_CPURAReg; <b>break</b>;</td></tr>
<tr><th id="4233">4233</th><td>    <b>case</b> Mips::ZERO_64: OpKind = MCK_Reg19; <b>break</b>;</td></tr>
<tr><th id="4234">4234</th><td>    <b>case</b> Mips::AT_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4235">4235</th><td>    <b>case</b> Mips::V0_64: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="4236">4236</th><td>    <b>case</b> Mips::V1_64: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="4237">4237</th><td>    <b>case</b> Mips::A0_64: OpKind = MCK_Reg31; <b>break</b>;</td></tr>
<tr><th id="4238">4238</th><td>    <b>case</b> Mips::A1_64: OpKind = MCK_Reg32; <b>break</b>;</td></tr>
<tr><th id="4239">4239</th><td>    <b>case</b> Mips::A2_64: OpKind = MCK_Reg32; <b>break</b>;</td></tr>
<tr><th id="4240">4240</th><td>    <b>case</b> Mips::A3_64: OpKind = MCK_Reg33; <b>break</b>;</td></tr>
<tr><th id="4241">4241</th><td>    <b>case</b> Mips::T0_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4242">4242</th><td>    <b>case</b> Mips::T1_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4243">4243</th><td>    <b>case</b> Mips::T2_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4244">4244</th><td>    <b>case</b> Mips::T3_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4245">4245</th><td>    <b>case</b> Mips::T4_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4246">4246</th><td>    <b>case</b> Mips::T5_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4247">4247</th><td>    <b>case</b> Mips::T6_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4248">4248</th><td>    <b>case</b> Mips::T7_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4249">4249</th><td>    <b>case</b> Mips::S0_64: OpKind = MCK_Reg28; <b>break</b>;</td></tr>
<tr><th id="4250">4250</th><td>    <b>case</b> Mips::S1_64: OpKind = MCK_Reg30; <b>break</b>;</td></tr>
<tr><th id="4251">4251</th><td>    <b>case</b> Mips::S2_64: OpKind = MCK_Reg29; <b>break</b>;</td></tr>
<tr><th id="4252">4252</th><td>    <b>case</b> Mips::S3_64: OpKind = MCK_Reg29; <b>break</b>;</td></tr>
<tr><th id="4253">4253</th><td>    <b>case</b> Mips::S4_64: OpKind = MCK_Reg29; <b>break</b>;</td></tr>
<tr><th id="4254">4254</th><td>    <b>case</b> Mips::S5_64: OpKind = MCK_Reg34; <b>break</b>;</td></tr>
<tr><th id="4255">4255</th><td>    <b>case</b> Mips::S6_64: OpKind = MCK_Reg34; <b>break</b>;</td></tr>
<tr><th id="4256">4256</th><td>    <b>case</b> Mips::S7_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4257">4257</th><td>    <b>case</b> Mips::T8_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4258">4258</th><td>    <b>case</b> Mips::T9_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4259">4259</th><td>    <b>case</b> Mips::K0_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4260">4260</th><td>    <b>case</b> Mips::K1_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4261">4261</th><td>    <b>case</b> Mips::GP_64: OpKind = MCK_GP64; <b>break</b>;</td></tr>
<tr><th id="4262">4262</th><td>    <b>case</b> Mips::SP_64: OpKind = MCK_SP64; <b>break</b>;</td></tr>
<tr><th id="4263">4263</th><td>    <b>case</b> Mips::FP_64: OpKind = MCK_Reg24; <b>break</b>;</td></tr>
<tr><th id="4264">4264</th><td>    <b>case</b> Mips::RA_64: OpKind = MCK_Reg37; <b>break</b>;</td></tr>
<tr><th id="4265">4265</th><td>    <b>case</b> Mips::F0: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4266">4266</th><td>    <b>case</b> Mips::F1: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4267">4267</th><td>    <b>case</b> Mips::F2: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4268">4268</th><td>    <b>case</b> Mips::F3: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4269">4269</th><td>    <b>case</b> Mips::F4: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4270">4270</th><td>    <b>case</b> Mips::F5: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4271">4271</th><td>    <b>case</b> Mips::F6: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4272">4272</th><td>    <b>case</b> Mips::F7: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4273">4273</th><td>    <b>case</b> Mips::F8: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4274">4274</th><td>    <b>case</b> Mips::F9: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4275">4275</th><td>    <b>case</b> Mips::F10: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4276">4276</th><td>    <b>case</b> Mips::F11: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4277">4277</th><td>    <b>case</b> Mips::F12: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4278">4278</th><td>    <b>case</b> Mips::F13: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4279">4279</th><td>    <b>case</b> Mips::F14: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4280">4280</th><td>    <b>case</b> Mips::F15: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4281">4281</th><td>    <b>case</b> Mips::F16: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4282">4282</th><td>    <b>case</b> Mips::F17: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4283">4283</th><td>    <b>case</b> Mips::F18: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4284">4284</th><td>    <b>case</b> Mips::F19: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4285">4285</th><td>    <b>case</b> Mips::F20: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4286">4286</th><td>    <b>case</b> Mips::F21: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4287">4287</th><td>    <b>case</b> Mips::F22: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4288">4288</th><td>    <b>case</b> Mips::F23: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4289">4289</th><td>    <b>case</b> Mips::F24: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4290">4290</th><td>    <b>case</b> Mips::F25: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4291">4291</th><td>    <b>case</b> Mips::F26: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4292">4292</th><td>    <b>case</b> Mips::F27: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4293">4293</th><td>    <b>case</b> Mips::F28: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4294">4294</th><td>    <b>case</b> Mips::F29: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4295">4295</th><td>    <b>case</b> Mips::F30: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4296">4296</th><td>    <b>case</b> Mips::F31: OpKind = MCK_FGR32; <b>break</b>;</td></tr>
<tr><th id="4297">4297</th><td>    <b>case</b> Mips::D0: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4298">4298</th><td>    <b>case</b> Mips::D1: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4299">4299</th><td>    <b>case</b> Mips::D2: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4300">4300</th><td>    <b>case</b> Mips::D3: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4301">4301</th><td>    <b>case</b> Mips::D4: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4302">4302</th><td>    <b>case</b> Mips::D5: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4303">4303</th><td>    <b>case</b> Mips::D6: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4304">4304</th><td>    <b>case</b> Mips::D7: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4305">4305</th><td>    <b>case</b> Mips::D8: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4306">4306</th><td>    <b>case</b> Mips::D9: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4307">4307</th><td>    <b>case</b> Mips::D10: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4308">4308</th><td>    <b>case</b> Mips::D11: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4309">4309</th><td>    <b>case</b> Mips::D12: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4310">4310</th><td>    <b>case</b> Mips::D13: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4311">4311</th><td>    <b>case</b> Mips::D14: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4312">4312</th><td>    <b>case</b> Mips::D15: OpKind = MCK_AFGR64; <b>break</b>;</td></tr>
<tr><th id="4313">4313</th><td>    <b>case</b> Mips::D0_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4314">4314</th><td>    <b>case</b> Mips::D1_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4315">4315</th><td>    <b>case</b> Mips::D2_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4316">4316</th><td>    <b>case</b> Mips::D3_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4317">4317</th><td>    <b>case</b> Mips::D4_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4318">4318</th><td>    <b>case</b> Mips::D5_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4319">4319</th><td>    <b>case</b> Mips::D6_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4320">4320</th><td>    <b>case</b> Mips::D7_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4321">4321</th><td>    <b>case</b> Mips::D8_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4322">4322</th><td>    <b>case</b> Mips::D9_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4323">4323</th><td>    <b>case</b> Mips::D10_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4324">4324</th><td>    <b>case</b> Mips::D11_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4325">4325</th><td>    <b>case</b> Mips::D12_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4326">4326</th><td>    <b>case</b> Mips::D13_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4327">4327</th><td>    <b>case</b> Mips::D14_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4328">4328</th><td>    <b>case</b> Mips::D15_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4329">4329</th><td>    <b>case</b> Mips::D16_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4330">4330</th><td>    <b>case</b> Mips::D17_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4331">4331</th><td>    <b>case</b> Mips::D18_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4332">4332</th><td>    <b>case</b> Mips::D19_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4333">4333</th><td>    <b>case</b> Mips::D20_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4334">4334</th><td>    <b>case</b> Mips::D21_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4335">4335</th><td>    <b>case</b> Mips::D22_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4336">4336</th><td>    <b>case</b> Mips::D23_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4337">4337</th><td>    <b>case</b> Mips::D24_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4338">4338</th><td>    <b>case</b> Mips::D25_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4339">4339</th><td>    <b>case</b> Mips::D26_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4340">4340</th><td>    <b>case</b> Mips::D27_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4341">4341</th><td>    <b>case</b> Mips::D28_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4342">4342</th><td>    <b>case</b> Mips::D29_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4343">4343</th><td>    <b>case</b> Mips::D30_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4344">4344</th><td>    <b>case</b> Mips::D31_64: OpKind = MCK_FGR64; <b>break</b>;</td></tr>
<tr><th id="4345">4345</th><td>    <b>case</b> Mips::W0: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4346">4346</th><td>    <b>case</b> Mips::W1: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4347">4347</th><td>    <b>case</b> Mips::W2: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4348">4348</th><td>    <b>case</b> Mips::W3: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4349">4349</th><td>    <b>case</b> Mips::W4: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4350">4350</th><td>    <b>case</b> Mips::W5: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4351">4351</th><td>    <b>case</b> Mips::W6: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4352">4352</th><td>    <b>case</b> Mips::W7: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4353">4353</th><td>    <b>case</b> Mips::W8: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4354">4354</th><td>    <b>case</b> Mips::W9: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4355">4355</th><td>    <b>case</b> Mips::W10: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4356">4356</th><td>    <b>case</b> Mips::W11: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4357">4357</th><td>    <b>case</b> Mips::W12: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4358">4358</th><td>    <b>case</b> Mips::W13: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4359">4359</th><td>    <b>case</b> Mips::W14: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4360">4360</th><td>    <b>case</b> Mips::W15: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4361">4361</th><td>    <b>case</b> Mips::W16: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4362">4362</th><td>    <b>case</b> Mips::W17: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4363">4363</th><td>    <b>case</b> Mips::W18: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4364">4364</th><td>    <b>case</b> Mips::W19: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4365">4365</th><td>    <b>case</b> Mips::W20: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4366">4366</th><td>    <b>case</b> Mips::W21: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4367">4367</th><td>    <b>case</b> Mips::W22: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4368">4368</th><td>    <b>case</b> Mips::W23: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4369">4369</th><td>    <b>case</b> Mips::W24: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4370">4370</th><td>    <b>case</b> Mips::W25: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4371">4371</th><td>    <b>case</b> Mips::W26: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4372">4372</th><td>    <b>case</b> Mips::W27: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4373">4373</th><td>    <b>case</b> Mips::W28: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4374">4374</th><td>    <b>case</b> Mips::W29: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4375">4375</th><td>    <b>case</b> Mips::W30: OpKind = MCK_MSA128WEvens; <b>break</b>;</td></tr>
<tr><th id="4376">4376</th><td>    <b>case</b> Mips::W31: OpKind = MCK_MSA128F16; <b>break</b>;</td></tr>
<tr><th id="4377">4377</th><td>    <b>case</b> Mips::HI0: OpKind = MCK_HI32; <b>break</b>;</td></tr>
<tr><th id="4378">4378</th><td>    <b>case</b> Mips::HI1: OpKind = MCK_HI32DSP; <b>break</b>;</td></tr>
<tr><th id="4379">4379</th><td>    <b>case</b> Mips::HI2: OpKind = MCK_HI32DSP; <b>break</b>;</td></tr>
<tr><th id="4380">4380</th><td>    <b>case</b> Mips::HI3: OpKind = MCK_HI32DSP; <b>break</b>;</td></tr>
<tr><th id="4381">4381</th><td>    <b>case</b> Mips::LO0: OpKind = MCK_LO32; <b>break</b>;</td></tr>
<tr><th id="4382">4382</th><td>    <b>case</b> Mips::LO1: OpKind = MCK_LO32DSP; <b>break</b>;</td></tr>
<tr><th id="4383">4383</th><td>    <b>case</b> Mips::LO2: OpKind = MCK_LO32DSP; <b>break</b>;</td></tr>
<tr><th id="4384">4384</th><td>    <b>case</b> Mips::LO3: OpKind = MCK_LO32DSP; <b>break</b>;</td></tr>
<tr><th id="4385">4385</th><td>    <b>case</b> Mips::HI0_64: OpKind = MCK_HI64; <b>break</b>;</td></tr>
<tr><th id="4386">4386</th><td>    <b>case</b> Mips::LO0_64: OpKind = MCK_LO64; <b>break</b>;</td></tr>
<tr><th id="4387">4387</th><td>    <b>case</b> Mips::FCR0: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4388">4388</th><td>    <b>case</b> Mips::FCR1: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4389">4389</th><td>    <b>case</b> Mips::FCR2: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4390">4390</th><td>    <b>case</b> Mips::FCR3: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4391">4391</th><td>    <b>case</b> Mips::FCR4: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4392">4392</th><td>    <b>case</b> Mips::FCR5: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4393">4393</th><td>    <b>case</b> Mips::FCR6: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4394">4394</th><td>    <b>case</b> Mips::FCR7: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4395">4395</th><td>    <b>case</b> Mips::FCR8: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4396">4396</th><td>    <b>case</b> Mips::FCR9: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4397">4397</th><td>    <b>case</b> Mips::FCR10: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4398">4398</th><td>    <b>case</b> Mips::FCR11: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4399">4399</th><td>    <b>case</b> Mips::FCR12: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4400">4400</th><td>    <b>case</b> Mips::FCR13: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4401">4401</th><td>    <b>case</b> Mips::FCR14: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4402">4402</th><td>    <b>case</b> Mips::FCR15: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4403">4403</th><td>    <b>case</b> Mips::FCR16: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4404">4404</th><td>    <b>case</b> Mips::FCR17: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4405">4405</th><td>    <b>case</b> Mips::FCR18: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4406">4406</th><td>    <b>case</b> Mips::FCR19: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4407">4407</th><td>    <b>case</b> Mips::FCR20: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4408">4408</th><td>    <b>case</b> Mips::FCR21: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4409">4409</th><td>    <b>case</b> Mips::FCR22: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4410">4410</th><td>    <b>case</b> Mips::FCR23: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4411">4411</th><td>    <b>case</b> Mips::FCR24: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4412">4412</th><td>    <b>case</b> Mips::FCR25: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4413">4413</th><td>    <b>case</b> Mips::FCR26: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4414">4414</th><td>    <b>case</b> Mips::FCR27: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4415">4415</th><td>    <b>case</b> Mips::FCR28: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4416">4416</th><td>    <b>case</b> Mips::FCR29: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4417">4417</th><td>    <b>case</b> Mips::FCR30: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4418">4418</th><td>    <b>case</b> Mips::FCR31: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="4419">4419</th><td>    <b>case</b> Mips::FCC0: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4420">4420</th><td>    <b>case</b> Mips::FCC1: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4421">4421</th><td>    <b>case</b> Mips::FCC2: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4422">4422</th><td>    <b>case</b> Mips::FCC3: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4423">4423</th><td>    <b>case</b> Mips::FCC4: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4424">4424</th><td>    <b>case</b> Mips::FCC5: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4425">4425</th><td>    <b>case</b> Mips::FCC6: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4426">4426</th><td>    <b>case</b> Mips::FCC7: OpKind = MCK_FCC; <b>break</b>;</td></tr>
<tr><th id="4427">4427</th><td>    <b>case</b> Mips::COP00: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4428">4428</th><td>    <b>case</b> Mips::COP01: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4429">4429</th><td>    <b>case</b> Mips::COP02: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4430">4430</th><td>    <b>case</b> Mips::COP03: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4431">4431</th><td>    <b>case</b> Mips::COP04: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4432">4432</th><td>    <b>case</b> Mips::COP05: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4433">4433</th><td>    <b>case</b> Mips::COP06: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4434">4434</th><td>    <b>case</b> Mips::COP07: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4435">4435</th><td>    <b>case</b> Mips::COP08: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4436">4436</th><td>    <b>case</b> Mips::COP09: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4437">4437</th><td>    <b>case</b> Mips::COP010: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4438">4438</th><td>    <b>case</b> Mips::COP011: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4439">4439</th><td>    <b>case</b> Mips::COP012: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4440">4440</th><td>    <b>case</b> Mips::COP013: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4441">4441</th><td>    <b>case</b> Mips::COP014: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4442">4442</th><td>    <b>case</b> Mips::COP015: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4443">4443</th><td>    <b>case</b> Mips::COP016: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4444">4444</th><td>    <b>case</b> Mips::COP017: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4445">4445</th><td>    <b>case</b> Mips::COP018: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4446">4446</th><td>    <b>case</b> Mips::COP019: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4447">4447</th><td>    <b>case</b> Mips::COP020: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4448">4448</th><td>    <b>case</b> Mips::COP021: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4449">4449</th><td>    <b>case</b> Mips::COP022: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4450">4450</th><td>    <b>case</b> Mips::COP023: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4451">4451</th><td>    <b>case</b> Mips::COP024: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4452">4452</th><td>    <b>case</b> Mips::COP025: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4453">4453</th><td>    <b>case</b> Mips::COP026: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4454">4454</th><td>    <b>case</b> Mips::COP027: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> Mips::COP028: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4456">4456</th><td>    <b>case</b> Mips::COP029: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4457">4457</th><td>    <b>case</b> Mips::COP030: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4458">4458</th><td>    <b>case</b> Mips::COP031: OpKind = MCK_COP0; <b>break</b>;</td></tr>
<tr><th id="4459">4459</th><td>    <b>case</b> Mips::COP20: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4460">4460</th><td>    <b>case</b> Mips::COP21: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>    <b>case</b> Mips::COP22: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4462">4462</th><td>    <b>case</b> Mips::COP23: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4463">4463</th><td>    <b>case</b> Mips::COP24: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4464">4464</th><td>    <b>case</b> Mips::COP25: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4465">4465</th><td>    <b>case</b> Mips::COP26: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4466">4466</th><td>    <b>case</b> Mips::COP27: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> Mips::COP28: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4468">4468</th><td>    <b>case</b> Mips::COP29: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4469">4469</th><td>    <b>case</b> Mips::COP210: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4470">4470</th><td>    <b>case</b> Mips::COP211: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4471">4471</th><td>    <b>case</b> Mips::COP212: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4472">4472</th><td>    <b>case</b> Mips::COP213: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4473">4473</th><td>    <b>case</b> Mips::COP214: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4474">4474</th><td>    <b>case</b> Mips::COP215: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4475">4475</th><td>    <b>case</b> Mips::COP216: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4476">4476</th><td>    <b>case</b> Mips::COP217: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4477">4477</th><td>    <b>case</b> Mips::COP218: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4478">4478</th><td>    <b>case</b> Mips::COP219: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4479">4479</th><td>    <b>case</b> Mips::COP220: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4480">4480</th><td>    <b>case</b> Mips::COP221: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4481">4481</th><td>    <b>case</b> Mips::COP222: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4482">4482</th><td>    <b>case</b> Mips::COP223: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4483">4483</th><td>    <b>case</b> Mips::COP224: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4484">4484</th><td>    <b>case</b> Mips::COP225: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4485">4485</th><td>    <b>case</b> Mips::COP226: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4486">4486</th><td>    <b>case</b> Mips::COP227: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4487">4487</th><td>    <b>case</b> Mips::COP228: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4488">4488</th><td>    <b>case</b> Mips::COP229: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4489">4489</th><td>    <b>case</b> Mips::COP230: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4490">4490</th><td>    <b>case</b> Mips::COP231: OpKind = MCK_COP2; <b>break</b>;</td></tr>
<tr><th id="4491">4491</th><td>    <b>case</b> Mips::COP30: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4492">4492</th><td>    <b>case</b> Mips::COP31: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4493">4493</th><td>    <b>case</b> Mips::COP32: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4494">4494</th><td>    <b>case</b> Mips::COP33: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4495">4495</th><td>    <b>case</b> Mips::COP34: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4496">4496</th><td>    <b>case</b> Mips::COP35: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4497">4497</th><td>    <b>case</b> Mips::COP36: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4498">4498</th><td>    <b>case</b> Mips::COP37: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4499">4499</th><td>    <b>case</b> Mips::COP38: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4500">4500</th><td>    <b>case</b> Mips::COP39: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4501">4501</th><td>    <b>case</b> Mips::COP310: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4502">4502</th><td>    <b>case</b> Mips::COP311: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4503">4503</th><td>    <b>case</b> Mips::COP312: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4504">4504</th><td>    <b>case</b> Mips::COP313: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4505">4505</th><td>    <b>case</b> Mips::COP314: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4506">4506</th><td>    <b>case</b> Mips::COP315: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4507">4507</th><td>    <b>case</b> Mips::COP316: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4508">4508</th><td>    <b>case</b> Mips::COP317: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4509">4509</th><td>    <b>case</b> Mips::COP318: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4510">4510</th><td>    <b>case</b> Mips::COP319: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4511">4511</th><td>    <b>case</b> Mips::COP320: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4512">4512</th><td>    <b>case</b> Mips::COP321: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4513">4513</th><td>    <b>case</b> Mips::COP322: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4514">4514</th><td>    <b>case</b> Mips::COP323: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4515">4515</th><td>    <b>case</b> Mips::COP324: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4516">4516</th><td>    <b>case</b> Mips::COP325: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4517">4517</th><td>    <b>case</b> Mips::COP326: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4518">4518</th><td>    <b>case</b> Mips::COP327: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4519">4519</th><td>    <b>case</b> Mips::COP328: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4520">4520</th><td>    <b>case</b> Mips::COP329: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4521">4521</th><td>    <b>case</b> Mips::COP330: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4522">4522</th><td>    <b>case</b> Mips::COP331: OpKind = MCK_COP3; <b>break</b>;</td></tr>
<tr><th id="4523">4523</th><td>    <b>case</b> Mips::PC: OpKind = MCK_PC; <b>break</b>;</td></tr>
<tr><th id="4524">4524</th><td>    <b>case</b> Mips::HWR0: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4525">4525</th><td>    <b>case</b> Mips::HWR1: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4526">4526</th><td>    <b>case</b> Mips::HWR2: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4527">4527</th><td>    <b>case</b> Mips::HWR3: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4528">4528</th><td>    <b>case</b> Mips::HWR4: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4529">4529</th><td>    <b>case</b> Mips::HWR5: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4530">4530</th><td>    <b>case</b> Mips::HWR6: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4531">4531</th><td>    <b>case</b> Mips::HWR7: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4532">4532</th><td>    <b>case</b> Mips::HWR8: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4533">4533</th><td>    <b>case</b> Mips::HWR9: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4534">4534</th><td>    <b>case</b> Mips::HWR10: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4535">4535</th><td>    <b>case</b> Mips::HWR11: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4536">4536</th><td>    <b>case</b> Mips::HWR12: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4537">4537</th><td>    <b>case</b> Mips::HWR13: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4538">4538</th><td>    <b>case</b> Mips::HWR14: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4539">4539</th><td>    <b>case</b> Mips::HWR15: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4540">4540</th><td>    <b>case</b> Mips::HWR16: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4541">4541</th><td>    <b>case</b> Mips::HWR17: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4542">4542</th><td>    <b>case</b> Mips::HWR18: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4543">4543</th><td>    <b>case</b> Mips::HWR19: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4544">4544</th><td>    <b>case</b> Mips::HWR20: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4545">4545</th><td>    <b>case</b> Mips::HWR21: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4546">4546</th><td>    <b>case</b> Mips::HWR22: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4547">4547</th><td>    <b>case</b> Mips::HWR23: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4548">4548</th><td>    <b>case</b> Mips::HWR24: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4549">4549</th><td>    <b>case</b> Mips::HWR25: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4550">4550</th><td>    <b>case</b> Mips::HWR26: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4551">4551</th><td>    <b>case</b> Mips::HWR27: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4552">4552</th><td>    <b>case</b> Mips::HWR28: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4553">4553</th><td>    <b>case</b> Mips::HWR29: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4554">4554</th><td>    <b>case</b> Mips::HWR30: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4555">4555</th><td>    <b>case</b> Mips::HWR31: OpKind = MCK_HWRegs; <b>break</b>;</td></tr>
<tr><th id="4556">4556</th><td>    <b>case</b> Mips::AC0: OpKind = MCK_ACC64; <b>break</b>;</td></tr>
<tr><th id="4557">4557</th><td>    <b>case</b> Mips::AC1: OpKind = MCK_ACC64DSP; <b>break</b>;</td></tr>
<tr><th id="4558">4558</th><td>    <b>case</b> Mips::AC2: OpKind = MCK_ACC64DSP; <b>break</b>;</td></tr>
<tr><th id="4559">4559</th><td>    <b>case</b> Mips::AC3: OpKind = MCK_ACC64DSP; <b>break</b>;</td></tr>
<tr><th id="4560">4560</th><td>    <b>case</b> Mips::AC0_64: OpKind = MCK_ACC128; <b>break</b>;</td></tr>
<tr><th id="4561">4561</th><td>    <b>case</b> Mips::DSPCCond: OpKind = MCK_DSPCC; <b>break</b>;</td></tr>
<tr><th id="4562">4562</th><td>    <b>case</b> Mips::MSAIR: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4563">4563</th><td>    <b>case</b> Mips::MSACSR: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4564">4564</th><td>    <b>case</b> Mips::MSAAccess: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4565">4565</th><td>    <b>case</b> Mips::MSASave: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4566">4566</th><td>    <b>case</b> Mips::MSAModify: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4567">4567</th><td>    <b>case</b> Mips::MSARequest: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4568">4568</th><td>    <b>case</b> Mips::MSAMap: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4569">4569</th><td>    <b>case</b> Mips::MSAUnmap: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4570">4570</th><td>    <b>case</b> Mips::MSA8: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4571">4571</th><td>    <b>case</b> Mips::MSA9: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4572">4572</th><td>    <b>case</b> Mips::MSA10: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4573">4573</th><td>    <b>case</b> Mips::MSA11: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4574">4574</th><td>    <b>case</b> Mips::MSA12: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4575">4575</th><td>    <b>case</b> Mips::MSA13: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4576">4576</th><td>    <b>case</b> Mips::MSA14: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4577">4577</th><td>    <b>case</b> Mips::MSA15: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4578">4578</th><td>    <b>case</b> Mips::MSA16: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4579">4579</th><td>    <b>case</b> Mips::MSA17: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4580">4580</th><td>    <b>case</b> Mips::MSA18: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4581">4581</th><td>    <b>case</b> Mips::MSA19: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4582">4582</th><td>    <b>case</b> Mips::MSA20: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4583">4583</th><td>    <b>case</b> Mips::MSA21: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4584">4584</th><td>    <b>case</b> Mips::MSA22: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4585">4585</th><td>    <b>case</b> Mips::MSA23: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4586">4586</th><td>    <b>case</b> Mips::MSA24: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4587">4587</th><td>    <b>case</b> Mips::MSA25: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4588">4588</th><td>    <b>case</b> Mips::MSA26: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4589">4589</th><td>    <b>case</b> Mips::MSA27: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4590">4590</th><td>    <b>case</b> Mips::MSA28: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4591">4591</th><td>    <b>case</b> Mips::MSA29: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4592">4592</th><td>    <b>case</b> Mips::MSA30: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4593">4593</th><td>    <b>case</b> Mips::MSA31: OpKind = MCK_MSACtrl; <b>break</b>;</td></tr>
<tr><th id="4594">4594</th><td>    <b>case</b> Mips::MPL0: OpKind = MCK_OCTEON_MPL; <b>break</b>;</td></tr>
<tr><th id="4595">4595</th><td>    <b>case</b> Mips::MPL1: OpKind = MCK_OCTEON_MPL; <b>break</b>;</td></tr>
<tr><th id="4596">4596</th><td>    <b>case</b> Mips::MPL2: OpKind = MCK_OCTEON_MPL; <b>break</b>;</td></tr>
<tr><th id="4597">4597</th><td>    <b>case</b> Mips::P0: OpKind = MCK_OCTEON_P; <b>break</b>;</td></tr>
<tr><th id="4598">4598</th><td>    <b>case</b> Mips::P1: OpKind = MCK_OCTEON_P; <b>break</b>;</td></tr>
<tr><th id="4599">4599</th><td>    <b>case</b> Mips::P2: OpKind = MCK_OCTEON_P; <b>break</b>;</td></tr>
<tr><th id="4600">4600</th><td>    }</td></tr>
<tr><th id="4601">4601</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="4602">4602</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="4603">4603</th><td>  }</td></tr>
<tr><th id="4604">4604</th><td></td></tr>
<tr><th id="4605">4605</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="4606">4606</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="4607">4607</th><td></td></tr>
<tr><th id="4608">4608</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="4609">4609</th><td>}</td></tr>
<tr><th id="4610">4610</th><td></td></tr>
<tr><th id="4611">4611</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="4612">4612</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="4613">4613</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="4614">4614</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="4615">4615</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="4616">4616</th><td>  <b>case</b> MCK__HASH_: <b>return</b> <q>"MCK__HASH_"</q>;</td></tr>
<tr><th id="4617">4617</th><td>  <b>case</b> MCK__40_: <b>return</b> <q>"MCK__40_"</q>;</td></tr>
<tr><th id="4618">4618</th><td>  <b>case</b> MCK__41_: <b>return</b> <q>"MCK__41_"</q>;</td></tr>
<tr><th id="4619">4619</th><td>  <b>case</b> MCK_0: <b>return</b> <q>"MCK_0"</q>;</td></tr>
<tr><th id="4620">4620</th><td>  <b>case</b> MCK_16: <b>return</b> <q>"MCK_16"</q>;</td></tr>
<tr><th id="4621">4621</th><td>  <b>case</b> MCK__91_: <b>return</b> <q>"MCK__91_"</q>;</td></tr>
<tr><th id="4622">4622</th><td>  <b>case</b> MCK__93_: <b>return</b> <q>"MCK__93_"</q>;</td></tr>
<tr><th id="4623">4623</th><td>  <b>case</b> MCK_bit: <b>return</b> <q>"MCK_bit"</q>;</td></tr>
<tr><th id="4624">4624</th><td>  <b>case</b> MCK_inst: <b>return</b> <q>"MCK_inst"</q>;</td></tr>
<tr><th id="4625">4625</th><td>  <b>case</b> MCK_Reg37: <b>return</b> <q>"MCK_Reg37"</q>;</td></tr>
<tr><th id="4626">4626</th><td>  <b>case</b> MCK_Reg19: <b>return</b> <q>"MCK_Reg19"</q>;</td></tr>
<tr><th id="4627">4627</th><td>  <b>case</b> MCK_ACC128: <b>return</b> <q>"MCK_ACC128"</q>;</td></tr>
<tr><th id="4628">4628</th><td>  <b>case</b> MCK_ACC64: <b>return</b> <q>"MCK_ACC64"</q>;</td></tr>
<tr><th id="4629">4629</th><td>  <b>case</b> MCK_CPURAReg: <b>return</b> <q>"MCK_CPURAReg"</q>;</td></tr>
<tr><th id="4630">4630</th><td>  <b>case</b> MCK_CPUSPReg: <b>return</b> <q>"MCK_CPUSPReg"</q>;</td></tr>
<tr><th id="4631">4631</th><td>  <b>case</b> MCK_DSPCC: <b>return</b> <q>"MCK_DSPCC"</q>;</td></tr>
<tr><th id="4632">4632</th><td>  <b>case</b> MCK_GP32: <b>return</b> <q>"MCK_GP32"</q>;</td></tr>
<tr><th id="4633">4633</th><td>  <b>case</b> MCK_GP64: <b>return</b> <q>"MCK_GP64"</q>;</td></tr>
<tr><th id="4634">4634</th><td>  <b>case</b> MCK_GPR32ZERO: <b>return</b> <q>"MCK_GPR32ZERO"</q>;</td></tr>
<tr><th id="4635">4635</th><td>  <b>case</b> MCK_HI32: <b>return</b> <q>"MCK_HI32"</q>;</td></tr>
<tr><th id="4636">4636</th><td>  <b>case</b> MCK_HI64: <b>return</b> <q>"MCK_HI64"</q>;</td></tr>
<tr><th id="4637">4637</th><td>  <b>case</b> MCK_LO32: <b>return</b> <q>"MCK_LO32"</q>;</td></tr>
<tr><th id="4638">4638</th><td>  <b>case</b> MCK_LO64: <b>return</b> <q>"MCK_LO64"</q>;</td></tr>
<tr><th id="4639">4639</th><td>  <b>case</b> MCK_PC: <b>return</b> <q>"MCK_PC"</q>;</td></tr>
<tr><th id="4640">4640</th><td>  <b>case</b> MCK_SP64: <b>return</b> <q>"MCK_SP64"</q>;</td></tr>
<tr><th id="4641">4641</th><td>  <b>case</b> MCK_Reg32: <b>return</b> <q>"MCK_Reg32"</q>;</td></tr>
<tr><th id="4642">4642</th><td>  <b>case</b> MCK_Reg13: <b>return</b> <q>"MCK_Reg13"</q>;</td></tr>
<tr><th id="4643">4643</th><td>  <b>case</b> MCK_Reg33: <b>return</b> <q>"MCK_Reg33"</q>;</td></tr>
<tr><th id="4644">4644</th><td>  <b>case</b> MCK_Reg31: <b>return</b> <q>"MCK_Reg31"</q>;</td></tr>
<tr><th id="4645">4645</th><td>  <b>case</b> MCK_Reg30: <b>return</b> <q>"MCK_Reg30"</q>;</td></tr>
<tr><th id="4646">4646</th><td>  <b>case</b> MCK_Reg14: <b>return</b> <q>"MCK_Reg14"</q>;</td></tr>
<tr><th id="4647">4647</th><td>  <b>case</b> MCK_Reg11: <b>return</b> <q>"MCK_Reg11"</q>;</td></tr>
<tr><th id="4648">4648</th><td>  <b>case</b> MCK_GPRMM16MovePPairFirst: <b>return</b> <q>"MCK_GPRMM16MovePPairFirst"</q>;</td></tr>
<tr><th id="4649">4649</th><td>  <b>case</b> MCK_OCTEON_MPL: <b>return</b> <q>"MCK_OCTEON_MPL"</q>;</td></tr>
<tr><th id="4650">4650</th><td>  <b>case</b> MCK_OCTEON_P: <b>return</b> <q>"MCK_OCTEON_P"</q>;</td></tr>
<tr><th id="4651">4651</th><td>  <b>case</b> MCK_Reg28: <b>return</b> <q>"MCK_Reg28"</q>;</td></tr>
<tr><th id="4652">4652</th><td>  <b>case</b> MCK_Reg23: <b>return</b> <q>"MCK_Reg23"</q>;</td></tr>
<tr><th id="4653">4653</th><td>  <b>case</b> MCK_Reg9: <b>return</b> <q>"MCK_Reg9"</q>;</td></tr>
<tr><th id="4654">4654</th><td>  <b>case</b> MCK_Reg4: <b>return</b> <q>"MCK_Reg4"</q>;</td></tr>
<tr><th id="4655">4655</th><td>  <b>case</b> MCK_ACC64DSP: <b>return</b> <q>"MCK_ACC64DSP"</q>;</td></tr>
<tr><th id="4656">4656</th><td>  <b>case</b> MCK_HI32DSP: <b>return</b> <q>"MCK_HI32DSP"</q>;</td></tr>
<tr><th id="4657">4657</th><td>  <b>case</b> MCK_LO32DSP: <b>return</b> <q>"MCK_LO32DSP"</q>;</td></tr>
<tr><th id="4658">4658</th><td>  <b>case</b> MCK_Reg34: <b>return</b> <q>"MCK_Reg34"</q>;</td></tr>
<tr><th id="4659">4659</th><td>  <b>case</b> MCK_GPRMM16MovePPairSecond: <b>return</b> <q>"MCK_GPRMM16MovePPairSecond"</q>;</td></tr>
<tr><th id="4660">4660</th><td>  <b>case</b> MCK_Reg29: <b>return</b> <q>"MCK_Reg29"</q>;</td></tr>
<tr><th id="4661">4661</th><td>  <b>case</b> MCK_Reg27: <b>return</b> <q>"MCK_Reg27"</q>;</td></tr>
<tr><th id="4662">4662</th><td>  <b>case</b> MCK_Reg10: <b>return</b> <q>"MCK_Reg10"</q>;</td></tr>
<tr><th id="4663">4663</th><td>  <b>case</b> MCK_Reg8: <b>return</b> <q>"MCK_Reg8"</q>;</td></tr>
<tr><th id="4664">4664</th><td>  <b>case</b> MCK_Reg25: <b>return</b> <q>"MCK_Reg25"</q>;</td></tr>
<tr><th id="4665">4665</th><td>  <b>case</b> MCK_Reg22: <b>return</b> <q>"MCK_Reg22"</q>;</td></tr>
<tr><th id="4666">4666</th><td>  <b>case</b> MCK_Reg21: <b>return</b> <q>"MCK_Reg21"</q>;</td></tr>
<tr><th id="4667">4667</th><td>  <b>case</b> MCK_CPU16Regs: <b>return</b> <q>"MCK_CPU16Regs"</q>;</td></tr>
<tr><th id="4668">4668</th><td>  <b>case</b> MCK_FCC: <b>return</b> <q>"MCK_FCC"</q>;</td></tr>
<tr><th id="4669">4669</th><td>  <b>case</b> MCK_GPRMM16MoveP: <b>return</b> <q>"MCK_GPRMM16MoveP"</q>;</td></tr>
<tr><th id="4670">4670</th><td>  <b>case</b> MCK_GPRMM16Zero: <b>return</b> <q>"MCK_GPRMM16Zero"</q>;</td></tr>
<tr><th id="4671">4671</th><td>  <b>case</b> MCK_Reg26: <b>return</b> <q>"MCK_Reg26"</q>;</td></tr>
<tr><th id="4672">4672</th><td>  <b>case</b> MCK_CPU16RegsPlusSP: <b>return</b> <q>"MCK_CPU16RegsPlusSP"</q>;</td></tr>
<tr><th id="4673">4673</th><td>  <b>case</b> MCK_AFGR64: <b>return</b> <q>"MCK_AFGR64"</q>;</td></tr>
<tr><th id="4674">4674</th><td>  <b>case</b> MCK_MSA128WEvens: <b>return</b> <q>"MCK_MSA128WEvens"</q>;</td></tr>
<tr><th id="4675">4675</th><td>  <b>case</b> MCK_Reg24: <b>return</b> <q>"MCK_Reg24"</q>;</td></tr>
<tr><th id="4676">4676</th><td>  <b>case</b> MCK_GPR32NONZERO: <b>return</b> <q>"MCK_GPR32NONZERO"</q>;</td></tr>
<tr><th id="4677">4677</th><td>  <b>case</b> MCK_CCR: <b>return</b> <q>"MCK_CCR"</q>;</td></tr>
<tr><th id="4678">4678</th><td>  <b>case</b> MCK_COP0: <b>return</b> <q>"MCK_COP0"</q>;</td></tr>
<tr><th id="4679">4679</th><td>  <b>case</b> MCK_COP2: <b>return</b> <q>"MCK_COP2"</q>;</td></tr>
<tr><th id="4680">4680</th><td>  <b>case</b> MCK_COP3: <b>return</b> <q>"MCK_COP3"</q>;</td></tr>
<tr><th id="4681">4681</th><td>  <b>case</b> MCK_DSPR: <b>return</b> <q>"MCK_DSPR"</q>;</td></tr>
<tr><th id="4682">4682</th><td>  <b>case</b> MCK_FGR32: <b>return</b> <q>"MCK_FGR32"</q>;</td></tr>
<tr><th id="4683">4683</th><td>  <b>case</b> MCK_FGR64: <b>return</b> <q>"MCK_FGR64"</q>;</td></tr>
<tr><th id="4684">4684</th><td>  <b>case</b> MCK_GPR64: <b>return</b> <q>"MCK_GPR64"</q>;</td></tr>
<tr><th id="4685">4685</th><td>  <b>case</b> MCK_HWRegs: <b>return</b> <q>"MCK_HWRegs"</q>;</td></tr>
<tr><th id="4686">4686</th><td>  <b>case</b> MCK_MSA128F16: <b>return</b> <q>"MCK_MSA128F16"</q>;</td></tr>
<tr><th id="4687">4687</th><td>  <b>case</b> MCK_MSACtrl: <b>return</b> <q>"MCK_MSACtrl"</q>;</td></tr>
<tr><th id="4688">4688</th><td>  <b>case</b> MCK_ACC64DSPAsmReg: <b>return</b> <q>"MCK_ACC64DSPAsmReg"</q>;</td></tr>
<tr><th id="4689">4689</th><td>  <b>case</b> MCK_AFGR64AsmReg: <b>return</b> <q>"MCK_AFGR64AsmReg"</q>;</td></tr>
<tr><th id="4690">4690</th><td>  <b>case</b> MCK_CCRAsmReg: <b>return</b> <q>"MCK_CCRAsmReg"</q>;</td></tr>
<tr><th id="4691">4691</th><td>  <b>case</b> MCK_COP0AsmReg: <b>return</b> <q>"MCK_COP0AsmReg"</q>;</td></tr>
<tr><th id="4692">4692</th><td>  <b>case</b> MCK_COP2AsmReg: <b>return</b> <q>"MCK_COP2AsmReg"</q>;</td></tr>
<tr><th id="4693">4693</th><td>  <b>case</b> MCK_COP3AsmReg: <b>return</b> <q>"MCK_COP3AsmReg"</q>;</td></tr>
<tr><th id="4694">4694</th><td>  <b>case</b> MCK_FCCAsmReg: <b>return</b> <q>"MCK_FCCAsmReg"</q>;</td></tr>
<tr><th id="4695">4695</th><td>  <b>case</b> MCK_FGR32AsmReg: <b>return</b> <q>"MCK_FGR32AsmReg"</q>;</td></tr>
<tr><th id="4696">4696</th><td>  <b>case</b> MCK_FGR64AsmReg: <b>return</b> <q>"MCK_FGR64AsmReg"</q>;</td></tr>
<tr><th id="4697">4697</th><td>  <b>case</b> MCK_GPR32AsmReg: <b>return</b> <q>"MCK_GPR32AsmReg"</q>;</td></tr>
<tr><th id="4698">4698</th><td>  <b>case</b> MCK_GPR32NonZeroAsmReg: <b>return</b> <q>"MCK_GPR32NonZeroAsmReg"</q>;</td></tr>
<tr><th id="4699">4699</th><td>  <b>case</b> MCK_GPR32ZeroAsmReg: <b>return</b> <q>"MCK_GPR32ZeroAsmReg"</q>;</td></tr>
<tr><th id="4700">4700</th><td>  <b>case</b> MCK_GPR64AsmReg: <b>return</b> <q>"MCK_GPR64AsmReg"</q>;</td></tr>
<tr><th id="4701">4701</th><td>  <b>case</b> MCK_GPRMM16AsmReg: <b>return</b> <q>"MCK_GPRMM16AsmReg"</q>;</td></tr>
<tr><th id="4702">4702</th><td>  <b>case</b> MCK_GPRMM16AsmRegMoveP: <b>return</b> <q>"MCK_GPRMM16AsmRegMoveP"</q>;</td></tr>
<tr><th id="4703">4703</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairFirst: <b>return</b> <q>"MCK_GPRMM16AsmRegMovePPairFirst"</q>;</td></tr>
<tr><th id="4704">4704</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairSecond: <b>return</b> <q>"MCK_GPRMM16AsmRegMovePPairSecond"</q>;</td></tr>
<tr><th id="4705">4705</th><td>  <b>case</b> MCK_GPRMM16AsmRegZero: <b>return</b> <q>"MCK_GPRMM16AsmRegZero"</q>;</td></tr>
<tr><th id="4706">4706</th><td>  <b>case</b> MCK_HI32DSPAsmReg: <b>return</b> <q>"MCK_HI32DSPAsmReg"</q>;</td></tr>
<tr><th id="4707">4707</th><td>  <b>case</b> MCK_HWRegsAsmReg: <b>return</b> <q>"MCK_HWRegsAsmReg"</q>;</td></tr>
<tr><th id="4708">4708</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="4709">4709</th><td>  <b>case</b> MCK_LO32DSPAsmReg: <b>return</b> <q>"MCK_LO32DSPAsmReg"</q>;</td></tr>
<tr><th id="4710">4710</th><td>  <b>case</b> MCK_MSA128AsmReg: <b>return</b> <q>"MCK_MSA128AsmReg"</q>;</td></tr>
<tr><th id="4711">4711</th><td>  <b>case</b> MCK_MSACtrlAsmReg: <b>return</b> <q>"MCK_MSACtrlAsmReg"</q>;</td></tr>
<tr><th id="4712">4712</th><td>  <b>case</b> MCK_MicroMipsMemGP: <b>return</b> <q>"MCK_MicroMipsMemGP"</q>;</td></tr>
<tr><th id="4713">4713</th><td>  <b>case</b> MCK_MicroMipsMem: <b>return</b> <q>"MCK_MicroMipsMem"</q>;</td></tr>
<tr><th id="4714">4714</th><td>  <b>case</b> MCK_MicroMipsMemSP: <b>return</b> <q>"MCK_MicroMipsMemSP"</q>;</td></tr>
<tr><th id="4715">4715</th><td>  <b>case</b> MCK_InvNum: <b>return</b> <q>"MCK_InvNum"</q>;</td></tr>
<tr><th id="4716">4716</th><td>  <b>case</b> MCK_JumpTarget: <b>return</b> <q>"MCK_JumpTarget"</q>;</td></tr>
<tr><th id="4717">4717</th><td>  <b>case</b> MCK_MemOffsetSimmPtr: <b>return</b> <q>"MCK_MemOffsetSimmPtr"</q>;</td></tr>
<tr><th id="4718">4718</th><td>  <b>case</b> MCK_MemOffsetUimm4: <b>return</b> <q>"MCK_MemOffsetUimm4"</q>;</td></tr>
<tr><th id="4719">4719</th><td>  <b>case</b> MCK_MemOffsetSimm9_0: <b>return</b> <q>"MCK_MemOffsetSimm9_0"</q>;</td></tr>
<tr><th id="4720">4720</th><td>  <b>case</b> MCK_MemOffsetSimm10_0: <b>return</b> <q>"MCK_MemOffsetSimm10_0"</q>;</td></tr>
<tr><th id="4721">4721</th><td>  <b>case</b> MCK_MemOffsetSimm11_0: <b>return</b> <q>"MCK_MemOffsetSimm11_0"</q>;</td></tr>
<tr><th id="4722">4722</th><td>  <b>case</b> MCK_MemOffsetSimm12_0: <b>return</b> <q>"MCK_MemOffsetSimm12_0"</q>;</td></tr>
<tr><th id="4723">4723</th><td>  <b>case</b> MCK_MemOffsetSimm16_0: <b>return</b> <q>"MCK_MemOffsetSimm16_0"</q>;</td></tr>
<tr><th id="4724">4724</th><td>  <b>case</b> MCK_MemOffsetSimm10_1: <b>return</b> <q>"MCK_MemOffsetSimm10_1"</q>;</td></tr>
<tr><th id="4725">4725</th><td>  <b>case</b> MCK_MemOffsetSimm10_2: <b>return</b> <q>"MCK_MemOffsetSimm10_2"</q>;</td></tr>
<tr><th id="4726">4726</th><td>  <b>case</b> MCK_MemOffsetSimm10_3: <b>return</b> <q>"MCK_MemOffsetSimm10_3"</q>;</td></tr>
<tr><th id="4727">4727</th><td>  <b>case</b> MCK_Mem: <b>return</b> <q>"MCK_Mem"</q>;</td></tr>
<tr><th id="4728">4728</th><td>  <b>case</b> MCK_RegList16: <b>return</b> <q>"MCK_RegList16"</q>;</td></tr>
<tr><th id="4729">4729</th><td>  <b>case</b> MCK_RegList: <b>return</b> <q>"MCK_RegList"</q>;</td></tr>
<tr><th id="4730">4730</th><td>  <b>case</b> MCK_Simm19_Lsl2: <b>return</b> <q>"MCK_Simm19_Lsl2"</q>;</td></tr>
<tr><th id="4731">4731</th><td>  <b>case</b> MCK_StrictlyAFGR64AsmReg: <b>return</b> <q>"MCK_StrictlyAFGR64AsmReg"</q>;</td></tr>
<tr><th id="4732">4732</th><td>  <b>case</b> MCK_StrictlyFGR32AsmReg: <b>return</b> <q>"MCK_StrictlyFGR32AsmReg"</q>;</td></tr>
<tr><th id="4733">4733</th><td>  <b>case</b> MCK_StrictlyFGR64AsmReg: <b>return</b> <q>"MCK_StrictlyFGR64AsmReg"</q>;</td></tr>
<tr><th id="4734">4734</th><td>  <b>case</b> MCK_ConstantImmz: <b>return</b> <q>"MCK_ConstantImmz"</q>;</td></tr>
<tr><th id="4735">4735</th><td>  <b>case</b> MCK_ConstantUImm1_0: <b>return</b> <q>"MCK_ConstantUImm1_0"</q>;</td></tr>
<tr><th id="4736">4736</th><td>  <b>case</b> MCK_ConstantUImm2_0: <b>return</b> <q>"MCK_ConstantUImm2_0"</q>;</td></tr>
<tr><th id="4737">4737</th><td>  <b>case</b> MCK_ConstantUImm2_1: <b>return</b> <q>"MCK_ConstantUImm2_1"</q>;</td></tr>
<tr><th id="4738">4738</th><td>  <b>case</b> MCK_ConstantUImm3_0: <b>return</b> <q>"MCK_ConstantUImm3_0"</q>;</td></tr>
<tr><th id="4739">4739</th><td>  <b>case</b> MCK_ConstantSImm4_0: <b>return</b> <q>"MCK_ConstantSImm4_0"</q>;</td></tr>
<tr><th id="4740">4740</th><td>  <b>case</b> MCK_ConstantUImm4_0: <b>return</b> <q>"MCK_ConstantUImm4_0"</q>;</td></tr>
<tr><th id="4741">4741</th><td>  <b>case</b> MCK_ConstantSImm5_0: <b>return</b> <q>"MCK_ConstantSImm5_0"</q>;</td></tr>
<tr><th id="4742">4742</th><td>  <b>case</b> MCK_ConstantUImm5_0: <b>return</b> <q>"MCK_ConstantUImm5_0"</q>;</td></tr>
<tr><th id="4743">4743</th><td>  <b>case</b> MCK_ConstantUImm5_1: <b>return</b> <q>"MCK_ConstantUImm5_1"</q>;</td></tr>
<tr><th id="4744">4744</th><td>  <b>case</b> MCK_ConstantUImm5_Plus1_Report_UImm6: <b>return</b> <q>"MCK_ConstantUImm5_Plus1_Report_UImm6"</q>;</td></tr>
<tr><th id="4745">4745</th><td>  <b>case</b> MCK_ConstantUImm5_32_Norm: <b>return</b> <q>"MCK_ConstantUImm5_32_Norm"</q>;</td></tr>
<tr><th id="4746">4746</th><td>  <b>case</b> MCK_ConstantUImm5_32: <b>return</b> <q>"MCK_ConstantUImm5_32"</q>;</td></tr>
<tr><th id="4747">4747</th><td>  <b>case</b> MCK_ConstantUImm5_0_Report_UImm6: <b>return</b> <q>"MCK_ConstantUImm5_0_Report_UImm6"</q>;</td></tr>
<tr><th id="4748">4748</th><td>  <b>case</b> MCK_ConstantUImm5_33: <b>return</b> <q>"MCK_ConstantUImm5_33"</q>;</td></tr>
<tr><th id="4749">4749</th><td>  <b>case</b> MCK_ConstantUImmRange2_64: <b>return</b> <q>"MCK_ConstantUImmRange2_64"</q>;</td></tr>
<tr><th id="4750">4750</th><td>  <b>case</b> MCK_UImm5Lsl2: <b>return</b> <q>"MCK_UImm5Lsl2"</q>;</td></tr>
<tr><th id="4751">4751</th><td>  <b>case</b> MCK_ConstantSImm6_0: <b>return</b> <q>"MCK_ConstantSImm6_0"</q>;</td></tr>
<tr><th id="4752">4752</th><td>  <b>case</b> MCK_ConstantUImm6_0: <b>return</b> <q>"MCK_ConstantUImm6_0"</q>;</td></tr>
<tr><th id="4753">4753</th><td>  <b>case</b> MCK_UImm6Lsl2: <b>return</b> <q>"MCK_UImm6Lsl2"</q>;</td></tr>
<tr><th id="4754">4754</th><td>  <b>case</b> MCK_ConstantUImm7_0: <b>return</b> <q>"MCK_ConstantUImm7_0"</q>;</td></tr>
<tr><th id="4755">4755</th><td>  <b>case</b> MCK_UImm7_N1: <b>return</b> <q>"MCK_UImm7_N1"</q>;</td></tr>
<tr><th id="4756">4756</th><td>  <b>case</b> MCK_ConstantUImm8_0: <b>return</b> <q>"MCK_ConstantUImm8_0"</q>;</td></tr>
<tr><th id="4757">4757</th><td>  <b>case</b> MCK_SImm7Lsl2: <b>return</b> <q>"MCK_SImm7Lsl2"</q>;</td></tr>
<tr><th id="4758">4758</th><td>  <b>case</b> MCK_ConstantSImm9_0: <b>return</b> <q>"MCK_ConstantSImm9_0"</q>;</td></tr>
<tr><th id="4759">4759</th><td>  <b>case</b> MCK_ConstantSImm10_0: <b>return</b> <q>"MCK_ConstantSImm10_0"</q>;</td></tr>
<tr><th id="4760">4760</th><td>  <b>case</b> MCK_ConstantUImm10_0: <b>return</b> <q>"MCK_ConstantUImm10_0"</q>;</td></tr>
<tr><th id="4761">4761</th><td>  <b>case</b> MCK_SImm10Lsl1: <b>return</b> <q>"MCK_SImm10Lsl1"</q>;</td></tr>
<tr><th id="4762">4762</th><td>  <b>case</b> MCK_ConstantSImm11_0: <b>return</b> <q>"MCK_ConstantSImm11_0"</q>;</td></tr>
<tr><th id="4763">4763</th><td>  <b>case</b> MCK_SImm10Lsl2: <b>return</b> <q>"MCK_SImm10Lsl2"</q>;</td></tr>
<tr><th id="4764">4764</th><td>  <b>case</b> MCK_SImm10Lsl3: <b>return</b> <q>"MCK_SImm10Lsl3"</q>;</td></tr>
<tr><th id="4765">4765</th><td>  <b>case</b> MCK_SImm16: <b>return</b> <q>"MCK_SImm16"</q>;</td></tr>
<tr><th id="4766">4766</th><td>  <b>case</b> MCK_SImm16_Relaxed: <b>return</b> <q>"MCK_SImm16_Relaxed"</q>;</td></tr>
<tr><th id="4767">4767</th><td>  <b>case</b> MCK_UImm16_AltRelaxed: <b>return</b> <q>"MCK_UImm16_AltRelaxed"</q>;</td></tr>
<tr><th id="4768">4768</th><td>  <b>case</b> MCK_UImm16: <b>return</b> <q>"MCK_UImm16"</q>;</td></tr>
<tr><th id="4769">4769</th><td>  <b>case</b> MCK_SImm19Lsl2: <b>return</b> <q>"MCK_SImm19Lsl2"</q>;</td></tr>
<tr><th id="4770">4770</th><td>  <b>case</b> MCK_UImm16_Relaxed: <b>return</b> <q>"MCK_UImm16_Relaxed"</q>;</td></tr>
<tr><th id="4771">4771</th><td>  <b>case</b> MCK_ConstantUImm20_0: <b>return</b> <q>"MCK_ConstantUImm20_0"</q>;</td></tr>
<tr><th id="4772">4772</th><td>  <b>case</b> MCK_ConstantUImm26_0: <b>return</b> <q>"MCK_ConstantUImm26_0"</q>;</td></tr>
<tr><th id="4773">4773</th><td>  <b>case</b> MCK_SImm32: <b>return</b> <q>"MCK_SImm32"</q>;</td></tr>
<tr><th id="4774">4774</th><td>  <b>case</b> MCK_SImm32_Relaxed: <b>return</b> <q>"MCK_SImm32_Relaxed"</q>;</td></tr>
<tr><th id="4775">4775</th><td>  <b>case</b> MCK_UImm32_Coerced: <b>return</b> <q>"MCK_UImm32_Coerced"</q>;</td></tr>
<tr><th id="4776">4776</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="4777">4777</th><td>  }</td></tr>
<tr><th id="4778">4778</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="4779">4779</th><td>}</td></tr>
<tr><th id="4780">4780</th><td></td></tr>
<tr><th id="4781">4781</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="4782">4782</th><td>FeatureBitset MipsAsmParser::</td></tr>
<tr><th id="4783">4783</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="4784">4784</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="4785">4785</th><td>  <b>if</b> (FB[Mips::FeatureMips2])</td></tr>
<tr><th id="4786">4786</th><td>    Features.set(Feature_HasMips2Bit);</td></tr>
<tr><th id="4787">4787</th><td>  <b>if</b> (FB[Mips::FeatureMips3_32])</td></tr>
<tr><th id="4788">4788</th><td>    Features.set(Feature_HasMips3_32Bit);</td></tr>
<tr><th id="4789">4789</th><td>  <b>if</b> (FB[Mips::FeatureMips3_32r2])</td></tr>
<tr><th id="4790">4790</th><td>    Features.set(Feature_HasMips3_32r2Bit);</td></tr>
<tr><th id="4791">4791</th><td>  <b>if</b> (FB[Mips::FeatureMips3])</td></tr>
<tr><th id="4792">4792</th><td>    Features.set(Feature_HasMips3Bit);</td></tr>
<tr><th id="4793">4793</th><td>  <b>if</b> (!FB[Mips::FeatureMips3])</td></tr>
<tr><th id="4794">4794</th><td>    Features.set(Feature_NotMips3Bit);</td></tr>
<tr><th id="4795">4795</th><td>  <b>if</b> (FB[Mips::FeatureMips4_32])</td></tr>
<tr><th id="4796">4796</th><td>    Features.set(Feature_HasMips4_32Bit);</td></tr>
<tr><th id="4797">4797</th><td>  <b>if</b> (!FB[Mips::FeatureMips4_32])</td></tr>
<tr><th id="4798">4798</th><td>    Features.set(Feature_NotMips4_32Bit);</td></tr>
<tr><th id="4799">4799</th><td>  <b>if</b> (FB[Mips::FeatureMips4_32r2])</td></tr>
<tr><th id="4800">4800</th><td>    Features.set(Feature_HasMips4_32r2Bit);</td></tr>
<tr><th id="4801">4801</th><td>  <b>if</b> (FB[Mips::FeatureMips5_32r2])</td></tr>
<tr><th id="4802">4802</th><td>    Features.set(Feature_HasMips5_32r2Bit);</td></tr>
<tr><th id="4803">4803</th><td>  <b>if</b> (FB[Mips::FeatureMips32])</td></tr>
<tr><th id="4804">4804</th><td>    Features.set(Feature_HasMips32Bit);</td></tr>
<tr><th id="4805">4805</th><td>  <b>if</b> (FB[Mips::FeatureMips32r2])</td></tr>
<tr><th id="4806">4806</th><td>    Features.set(Feature_HasMips32r2Bit);</td></tr>
<tr><th id="4807">4807</th><td>  <b>if</b> (FB[Mips::FeatureMips32r5])</td></tr>
<tr><th id="4808">4808</th><td>    Features.set(Feature_HasMips32r5Bit);</td></tr>
<tr><th id="4809">4809</th><td>  <b>if</b> (FB[Mips::FeatureMips32r6])</td></tr>
<tr><th id="4810">4810</th><td>    Features.set(Feature_HasMips32r6Bit);</td></tr>
<tr><th id="4811">4811</th><td>  <b>if</b> (!FB[Mips::FeatureMips32r6])</td></tr>
<tr><th id="4812">4812</th><td>    Features.set(Feature_NotMips32r6Bit);</td></tr>
<tr><th id="4813">4813</th><td>  <b>if</b> (FB[Mips::FeatureGP64Bit])</td></tr>
<tr><th id="4814">4814</th><td>    Features.set(Feature_IsGP64bitBit);</td></tr>
<tr><th id="4815">4815</th><td>  <b>if</b> (!FB[Mips::FeatureGP64Bit])</td></tr>
<tr><th id="4816">4816</th><td>    Features.set(Feature_IsGP32bitBit);</td></tr>
<tr><th id="4817">4817</th><td>  <b>if</b> (FB[Mips::FeaturePTR64Bit])</td></tr>
<tr><th id="4818">4818</th><td>    Features.set(Feature_IsPTR64bitBit);</td></tr>
<tr><th id="4819">4819</th><td>  <b>if</b> (!FB[Mips::FeaturePTR64Bit])</td></tr>
<tr><th id="4820">4820</th><td>    Features.set(Feature_IsPTR32bitBit);</td></tr>
<tr><th id="4821">4821</th><td>  <b>if</b> (FB[Mips::FeatureMips64])</td></tr>
<tr><th id="4822">4822</th><td>    Features.set(Feature_HasMips64Bit);</td></tr>
<tr><th id="4823">4823</th><td>  <b>if</b> (!FB[Mips::FeatureMips64])</td></tr>
<tr><th id="4824">4824</th><td>    Features.set(Feature_NotMips64Bit);</td></tr>
<tr><th id="4825">4825</th><td>  <b>if</b> (FB[Mips::FeatureMips64r2])</td></tr>
<tr><th id="4826">4826</th><td>    Features.set(Feature_HasMips64r2Bit);</td></tr>
<tr><th id="4827">4827</th><td>  <b>if</b> (FB[Mips::FeatureMips64r5])</td></tr>
<tr><th id="4828">4828</th><td>    Features.set(Feature_HasMips64r5Bit);</td></tr>
<tr><th id="4829">4829</th><td>  <b>if</b> (FB[Mips::FeatureMips64r6])</td></tr>
<tr><th id="4830">4830</th><td>    Features.set(Feature_HasMips64r6Bit);</td></tr>
<tr><th id="4831">4831</th><td>  <b>if</b> (!FB[Mips::FeatureMips64r6])</td></tr>
<tr><th id="4832">4832</th><td>    Features.set(Feature_NotMips64r6Bit);</td></tr>
<tr><th id="4833">4833</th><td>  <b>if</b> (FB[Mips::FeatureMips16])</td></tr>
<tr><th id="4834">4834</th><td>    Features.set(Feature_InMips16ModeBit);</td></tr>
<tr><th id="4835">4835</th><td>  <b>if</b> (!FB[Mips::FeatureMips16])</td></tr>
<tr><th id="4836">4836</th><td>    Features.set(Feature_NotInMips16ModeBit);</td></tr>
<tr><th id="4837">4837</th><td>  <b>if</b> (FB[Mips::FeatureCnMips])</td></tr>
<tr><th id="4838">4838</th><td>    Features.set(Feature_HasCnMipsBit);</td></tr>
<tr><th id="4839">4839</th><td>  <b>if</b> (!FB[Mips::FeatureCnMips])</td></tr>
<tr><th id="4840">4840</th><td>    Features.set(Feature_NotCnMipsBit);</td></tr>
<tr><th id="4841">4841</th><td>  <b>if</b> (FB[Mips::FeatureCnMipsP])</td></tr>
<tr><th id="4842">4842</th><td>    Features.set(Feature_HasCnMipsPBit);</td></tr>
<tr><th id="4843">4843</th><td>  <b>if</b> (!FB[Mips::FeatureCnMipsP])</td></tr>
<tr><th id="4844">4844</th><td>    Features.set(Feature_NotCnMipsPBit);</td></tr>
<tr><th id="4845">4845</th><td>  <b>if</b> (FB[Mips::FeatureSym32])</td></tr>
<tr><th id="4846">4846</th><td>    Features.set(Feature_IsSym32Bit);</td></tr>
<tr><th id="4847">4847</th><td>  <b>if</b> (!FB[Mips::FeatureSym32])</td></tr>
<tr><th id="4848">4848</th><td>    Features.set(Feature_IsSym64Bit);</td></tr>
<tr><th id="4849">4849</th><td>  <b>if</b> (!FB[Mips::FeatureMips16])</td></tr>
<tr><th id="4850">4850</th><td>    Features.set(Feature_HasStdEncBit);</td></tr>
<tr><th id="4851">4851</th><td>  <b>if</b> (FB[Mips::FeatureMicroMips])</td></tr>
<tr><th id="4852">4852</th><td>    Features.set(Feature_InMicroMipsBit);</td></tr>
<tr><th id="4853">4853</th><td>  <b>if</b> (!FB[Mips::FeatureMicroMips])</td></tr>
<tr><th id="4854">4854</th><td>    Features.set(Feature_NotInMicroMipsBit);</td></tr>
<tr><th id="4855">4855</th><td>  <b>if</b> (FB[Mips::FeatureEVA])</td></tr>
<tr><th id="4856">4856</th><td>    Features.set(Feature_HasEVABit);</td></tr>
<tr><th id="4857">4857</th><td>  <b>if</b> (FB[Mips::FeatureMSA])</td></tr>
<tr><th id="4858">4858</th><td>    Features.set(Feature_HasMSABit);</td></tr>
<tr><th id="4859">4859</th><td>  <b>if</b> (!FB[Mips::FeatureNoMadd4])</td></tr>
<tr><th id="4860">4860</th><td>    Features.set(Feature_HasMadd4Bit);</td></tr>
<tr><th id="4861">4861</th><td>  <b>if</b> (FB[Mips::FeatureMT])</td></tr>
<tr><th id="4862">4862</th><td>    Features.set(Feature_HasMTBit);</td></tr>
<tr><th id="4863">4863</th><td>  <b>if</b> (FB[Mips::FeatureUseIndirectJumpsHazard])</td></tr>
<tr><th id="4864">4864</th><td>    Features.set(Feature_UseIndirectJumpsHazardBit);</td></tr>
<tr><th id="4865">4865</th><td>  <b>if</b> (!FB[Mips::FeatureUseIndirectJumpsHazard])</td></tr>
<tr><th id="4866">4866</th><td>    Features.set(Feature_NoIndirectJumpGuardsBit);</td></tr>
<tr><th id="4867">4867</th><td>  <b>if</b> (FB[Mips::FeatureCRC])</td></tr>
<tr><th id="4868">4868</th><td>    Features.set(Feature_HasCRCBit);</td></tr>
<tr><th id="4869">4869</th><td>  <b>if</b> (FB[Mips::FeatureVirt])</td></tr>
<tr><th id="4870">4870</th><td>    Features.set(Feature_HasVirtBit);</td></tr>
<tr><th id="4871">4871</th><td>  <b>if</b> (FB[Mips::FeatureGINV])</td></tr>
<tr><th id="4872">4872</th><td>    Features.set(Feature_HasGINVBit);</td></tr>
<tr><th id="4873">4873</th><td>  <b>if</b> (FB[Mips::FeatureFP64Bit])</td></tr>
<tr><th id="4874">4874</th><td>    Features.set(Feature_IsFP64bitBit);</td></tr>
<tr><th id="4875">4875</th><td>  <b>if</b> (!FB[Mips::FeatureFP64Bit])</td></tr>
<tr><th id="4876">4876</th><td>    Features.set(Feature_NotFP64bitBit);</td></tr>
<tr><th id="4877">4877</th><td>  <b>if</b> (FB[Mips::FeatureSingleFloat])</td></tr>
<tr><th id="4878">4878</th><td>    Features.set(Feature_IsSingleFloatBit);</td></tr>
<tr><th id="4879">4879</th><td>  <b>if</b> (!FB[Mips::FeatureSingleFloat])</td></tr>
<tr><th id="4880">4880</th><td>    Features.set(Feature_IsNotSingleFloatBit);</td></tr>
<tr><th id="4881">4881</th><td>  <b>if</b> (!FB[Mips::FeatureSoftFloat])</td></tr>
<tr><th id="4882">4882</th><td>    Features.set(Feature_IsNotSoftFloatBit);</td></tr>
<tr><th id="4883">4883</th><td>  <b>if</b> (FB[Mips::FeatureMips3D])</td></tr>
<tr><th id="4884">4884</th><td>    Features.set(Feature_HasMips3DBit);</td></tr>
<tr><th id="4885">4885</th><td>  <b>if</b> (FB[Mips::FeatureDSP])</td></tr>
<tr><th id="4886">4886</th><td>    Features.set(Feature_HasDSPBit);</td></tr>
<tr><th id="4887">4887</th><td>  <b>if</b> (FB[Mips::FeatureDSPR2])</td></tr>
<tr><th id="4888">4888</th><td>    Features.set(Feature_HasDSPR2Bit);</td></tr>
<tr><th id="4889">4889</th><td>  <b>if</b> (FB[Mips::FeatureDSPR3])</td></tr>
<tr><th id="4890">4890</th><td>    Features.set(Feature_HasDSPR3Bit);</td></tr>
<tr><th id="4891">4891</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="4892">4892</th><td>}</td></tr>
<tr><th id="4893">4893</th><td></td></tr>
<tr><th id="4894">4894</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> MipsAsmParser&amp;AsmParser,</td></tr>
<tr><th id="4895">4895</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="4896">4896</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="4897">4897</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="4898">4898</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="4899">4899</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="4900">4900</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="4901">4901</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="4902">4902</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="4903">4903</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="4904">4904</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="4905">4905</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="4906">4906</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="4907">4907</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="4908">4908</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="4909">4909</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="4910">4910</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="4911">4911</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="4912">4912</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="4913">4913</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="4914">4914</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="4915">4915</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4916">4916</th><td>          }</td></tr>
<tr><th id="4917">4917</th><td>        }</td></tr>
<tr><th id="4918">4918</th><td>      }</td></tr>
<tr><th id="4919">4919</th><td>      <b>break</b>;</td></tr>
<tr><th id="4920">4920</th><td>    }</td></tr>
<tr><th id="4921">4921</th><td>    <b>default</b>:</td></tr>
<tr><th id="4922">4922</th><td>      <b>break</b>;</td></tr>
<tr><th id="4923">4923</th><td>    }</td></tr>
<tr><th id="4924">4924</th><td>  }</td></tr>
<tr><th id="4925">4925</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4926">4926</th><td>}</td></tr>
<tr><th id="4927">4927</th><td></td></tr>
<tr><th id="4928">4928</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="4929">4929</th><td>    <q>"\003abs\005abs.d\005abs.s\tabsq_s.ph\tabsq_s.qb\010absq_s.w\003add\005a"</q></td></tr>
<tr><th id="4930">4930</th><td>    <q>"dd.d\006add.ps\005add.s\007add_a.b\007add_a.d\007add_a.h\007add_a.w\004"</q></td></tr>
<tr><th id="4931">4931</th><td>    <q>"addi\005addiu\007addiupc\taddiur1sp\007addiur2\007addius5\007addiusp\007"</q></td></tr>
<tr><th id="4932">4932</th><td>    <q>"addq.ph\taddq_s.ph\010addq_s.w\010addqh.ph\007addqh.w\naddqh_r.ph\taddq"</q></td></tr>
<tr><th id="4933">4933</th><td>    <q>"h_r.w\007addr.ps\010adds_a.b\010adds_a.d\010adds_a.h\010adds_a.w\010add"</q></td></tr>
<tr><th id="4934">4934</th><td>    <q>"s_s.b\010adds_s.d\010adds_s.h\010adds_s.w\010adds_u.b\010adds_u.d\010ad"</q></td></tr>
<tr><th id="4935">4935</th><td>    <q>"ds_u.h\010adds_u.w\005addsc\004addu\007addu.ph\007addu.qb\006addu16\tad"</q></td></tr>
<tr><th id="4936">4936</th><td>    <q>"du_s.ph\taddu_s.qb\010adduh.qb\nadduh_r.qb\006addv.b\006addv.d\006addv."</q></td></tr>
<tr><th id="4937">4937</th><td>    <q>"h\006addv.w\007addvi.b\007addvi.d\007addvi.h\007addvi.w\005addwc\005ali"</q></td></tr>
<tr><th id="4938">4938</th><td>    <q>"gn\006aluipc\003and\005and.v\005and16\004andi\006andi.b\006andi16\006ap"</q></td></tr>
<tr><th id="4939">4939</th><td>    <q>"pend\010asub_s.b\010asub_s.d\010asub_s.h\010asub_s.w\010asub_u.b\010asu"</q></td></tr>
<tr><th id="4940">4940</th><td>    <q>"b_u.d\010asub_u.h\010asub_u.w\003aui\005auipc\007ave_s.b\007ave_s.d\007"</q></td></tr>
<tr><th id="4941">4941</th><td>    <q>"ave_s.h\007ave_s.w\007ave_u.b\007ave_u.d\007ave_u.h\007ave_u.w\010aver_"</q></td></tr>
<tr><th id="4942">4942</th><td>    <q>"s.b\010aver_s.d\010aver_s.h\010aver_s.w\010aver_u.b\010aver_u.d\010aver"</q></td></tr>
<tr><th id="4943">4943</th><td>    <q>"_u.h\010aver_u.w\001b\003b16\005baddu\003bal\004balc\006balign\005bbit0"</q></td></tr>
<tr><th id="4944">4944</th><td>    <q>"\007bbit032\005bbit1\007bbit132\002bc\004bc16\006bc1eqz\007bc1eqzc\004b"</q></td></tr>
<tr><th id="4945">4945</th><td>    <q>"c1f\005bc1fl\006bc1nez\007bc1nezc\004bc1t\005bc1tl\006bc2eqz\007bc2eqzc"</q></td></tr>
<tr><th id="4946">4946</th><td>    <q>"\006bc2nez\007bc2nezc\006bclr.b\006bclr.d\006bclr.h\006bclr.w\007bclri."</q></td></tr>
<tr><th id="4947">4947</th><td>    <q>"b\007bclri.d\007bclri.h\007bclri.w\003beq\004beqc\004beql\004beqz\006be"</q></td></tr>
<tr><th id="4948">4948</th><td>    <q>"qz16\007beqzalc\005beqzc\007beqzc16\005beqzl\003bge\004bgec\004bgel\004"</q></td></tr>
<tr><th id="4949">4949</th><td>    <q>"bgeu\005bgeuc\005bgeul\004bgez\006bgezal\007bgezalc\007bgezall\007bgeza"</q></td></tr>
<tr><th id="4950">4950</th><td>    <q>"ls\005bgezc\005bgezl\003bgt\004bgtl\004bgtu\005bgtul\004bgtz\007bgtzalc"</q></td></tr>
<tr><th id="4951">4951</th><td>    <q>"\005bgtzc\005bgtzl\007binsl.b\007binsl.d\007binsl.h\007binsl.w\010binsl"</q></td></tr>
<tr><th id="4952">4952</th><td>    <q>"i.b\010binsli.d\010binsli.h\010binsli.w\007binsr.b\007binsr.d\007binsr."</q></td></tr>
<tr><th id="4953">4953</th><td>    <q>"h\007binsr.w\010binsri.b\010binsri.d\010binsri.h\010binsri.w\006bitrev\007"</q></td></tr>
<tr><th id="4954">4954</th><td>    <q>"bitswap\003ble\004blel\004bleu\005bleul\004blez\007blezalc\005blezc\005"</q></td></tr>
<tr><th id="4955">4955</th><td>    <q>"blezl\003blt\004bltc\004bltl\004bltu\005bltuc\005bltul\004bltz\006bltza"</q></td></tr>
<tr><th id="4956">4956</th><td>    <q>"l\007bltzalc\007bltzall\007bltzals\005bltzc\005bltzl\006bmnz.v\007bmnzi"</q></td></tr>
<tr><th id="4957">4957</th><td>    <q>".b\005bmz.v\006bmzi.b\003bne\004bnec\006bneg.b\006bneg.d\006bneg.h\006b"</q></td></tr>
<tr><th id="4958">4958</th><td>    <q>"neg.w\007bnegi.b\007bnegi.d\007bnegi.h\007bnegi.w\004bnel\004bnez\006bn"</q></td></tr>
<tr><th id="4959">4959</th><td>    <q>"ez16\007bnezalc\005bnezc\007bnezc16\005bnezl\004bnvc\005bnz.b\005bnz.d\005"</q></td></tr>
<tr><th id="4960">4960</th><td>    <q>"bnz.h\005bnz.v\005bnz.w\004bovc\010bposge32\tbposge32c\005break\007brea"</q></td></tr>
<tr><th id="4961">4961</th><td>    <q>"k16\006bsel.v\007bseli.b\006bset.b\006bset.d\006bset.h\006bset.w\007bse"</q></td></tr>
<tr><th id="4962">4962</th><td>    <q>"ti.b\007bseti.d\007bseti.h\007bseti.w\005bteqz\005btnez\004bz.b\004bz.d"</q></td></tr>
<tr><th id="4963">4963</th><td>    <q>"\004bz.h\004bz.v\004bz.w\006c.eq.d\006c.eq.s\005c.f.d\005c.f.s\006c.le."</q></td></tr>
<tr><th id="4964">4964</th><td>    <q>"d\006c.le.s\006c.lt.d\006c.lt.s\007c.nge.d\007c.nge.s\007c.ngl.d\007c.n"</q></td></tr>
<tr><th id="4965">4965</th><td>    <q>"gl.s\010c.ngle.d\010c.ngle.s\007c.ngt.d\007c.ngt.s\007c.ole.d\007c.ole."</q></td></tr>
<tr><th id="4966">4966</th><td>    <q>"s\007c.olt.d\007c.olt.s\007c.seq.d\007c.seq.s\006c.sf.d\006c.sf.s\007c."</q></td></tr>
<tr><th id="4967">4967</th><td>    <q>"ueq.d\007c.ueq.s\007c.ule.d\007c.ule.s\007c.ult.d\007c.ult.s\006c.un.d\006"</q></td></tr>
<tr><th id="4968">4968</th><td>    <q>"c.un.s\005cache\006cachee\010ceil.l.d\010ceil.l.s\010ceil.w.d\010ceil.w"</q></td></tr>
<tr><th id="4969">4969</th><td>    <q>".s\005ceq.b\005ceq.d\005ceq.h\005ceq.w\006ceqi.b\006ceqi.d\006ceqi.h\006"</q></td></tr>
<tr><th id="4970">4970</th><td>    <q>"ceqi.w\004cfc1\004cfc2\006cfcmsa\005cftc1\004cins\006cins32\007class.d\007"</q></td></tr>
<tr><th id="4971">4971</th><td>    <q>"class.s\007cle_s.b\007cle_s.d\007cle_s.h\007cle_s.w\007cle_u.b\007cle_u"</q></td></tr>
<tr><th id="4972">4972</th><td>    <q>".d\007cle_u.h\007cle_u.w\010clei_s.b\010clei_s.d\010clei_s.h\010clei_s."</q></td></tr>
<tr><th id="4973">4973</th><td>    <q>"w\010clei_u.b\010clei_u.d\010clei_u.h\010clei_u.w\003clo\007clt_s.b\007"</q></td></tr>
<tr><th id="4974">4974</th><td>    <q>"clt_s.d\007clt_s.h\007clt_s.w\007clt_u.b\007clt_u.d\007clt_u.h\007clt_u"</q></td></tr>
<tr><th id="4975">4975</th><td>    <q>".w\010clti_s.b\010clti_s.d\010clti_s.h\010clti_s.w\010clti_u.b\010clti_"</q></td></tr>
<tr><th id="4976">4976</th><td>    <q>"u.d\010clti_u.h\010clti_u.w\003clz\003cmp\010cmp.af.d\010cmp.af.s\010cm"</q></td></tr>
<tr><th id="4977">4977</th><td>    <q>"p.eq.d\tcmp.eq.ph\010cmp.eq.s\010cmp.le.d\tcmp.le.ph\010cmp.le.s\010cmp"</q></td></tr>
<tr><th id="4978">4978</th><td>    <q>".lt.d\tcmp.lt.ph\010cmp.lt.s\tcmp.saf.d\tcmp.saf.s\tcmp.seq.d\tcmp.seq."</q></td></tr>
<tr><th id="4979">4979</th><td>    <q>"s\tcmp.sle.d\tcmp.sle.s\tcmp.slt.d\tcmp.slt.s\ncmp.sueq.d\ncmp.sueq.s\n"</q></td></tr>
<tr><th id="4980">4980</th><td>    <q>"cmp.sule.d\ncmp.sule.s\ncmp.sult.d\ncmp.sult.s\tcmp.sun.d\tcmp.sun.s\tc"</q></td></tr>
<tr><th id="4981">4981</th><td>    <q>"mp.ueq.d\tcmp.ueq.s\tcmp.ule.d\tcmp.ule.s\tcmp.ult.d\tcmp.ult.s\010cmp."</q></td></tr>
<tr><th id="4982">4982</th><td>    <q>"un.d\010cmp.un.s\014cmpgdu.eq.qb\014cmpgdu.le.qb\014cmpgdu.lt.qb\013cmp"</q></td></tr>
<tr><th id="4983">4983</th><td>    <q>"gu.eq.qb\013cmpgu.le.qb\013cmpgu.lt.qb\004cmpi\ncmpu.eq.qb\ncmpu.le.qb\n"</q></td></tr>
<tr><th id="4984">4984</th><td>    <q>"cmpu.lt.qb\010copy_s.b\010copy_s.d\010copy_s.h\010copy_s.w\010copy_u.b\010"</q></td></tr>
<tr><th id="4985">4985</th><td>    <q>"copy_u.h\010copy_u.w\006crc32b\007crc32cb\007crc32cd\007crc32ch\007crc3"</q></td></tr>
<tr><th id="4986">4986</th><td>    <q>"2cw\006crc32d\006crc32h\006crc32w\004ctc1\004ctc2\006ctcmsa\005cttc1\007"</q></td></tr>
<tr><th id="4987">4987</th><td>    <q>"cvt.d.l\007cvt.d.s\007cvt.d.w\007cvt.l.d\007cvt.l.s\tcvt.ps.pw\010cvt.p"</q></td></tr>
<tr><th id="4988">4988</th><td>    <q>"s.s\tcvt.pw.ps\007cvt.s.d\007cvt.s.l\010cvt.s.pl\010cvt.s.pu\007cvt.s.w"</q></td></tr>
<tr><th id="4989">4989</th><td>    <q>"\007cvt.w.d\007cvt.w.s\004dadd\005daddi\006daddiu\005daddu\004dahi\006d"</q></td></tr>
<tr><th id="4990">4990</th><td>    <q>"align\004dati\004daui\010dbitswap\004dclo\004dclz\004ddiv\005ddivu\005d"</q></td></tr>
<tr><th id="4991">4991</th><td>    <q>"eret\004dext\005dextm\005dextu\002di\004dins\005dinsm\005dinsu\003div\005"</q></td></tr>
<tr><th id="4992">4992</th><td>    <q>"div.d\005div.s\007div_s.b\007div_s.d\007div_s.h\007div_s.w\007div_u.b\007"</q></td></tr>
<tr><th id="4993">4993</th><td>    <q>"div_u.d\007div_u.h\007div_u.w\004divu\003dla\003dli\004dlsa\005dmfc0\005"</q></td></tr>
<tr><th id="4994">4994</th><td>    <q>"dmfc1\005dmfc2\006dmfgc0\004dmod\005dmodu\003dmt\005dmtc0\005dmtc1\005d"</q></td></tr>
<tr><th id="4995">4995</th><td>    <q>"mtc2\006dmtgc0\004dmuh\005dmuhu\004dmul\005dmulo\006dmulou\005dmult\006"</q></td></tr>
<tr><th id="4996">4996</th><td>    <q>"dmultu\005dmulu\004dneg\005dnegu\010dotp_s.d\010dotp_s.h\010dotp_s.w\010"</q></td></tr>
<tr><th id="4997">4997</th><td>    <q>"dotp_u.d\010dotp_u.h\010dotp_u.w\010dpa.w.ph\tdpadd_s.d\tdpadd_s.h\tdpa"</q></td></tr>
<tr><th id="4998">4998</th><td>    <q>"dd_s.w\tdpadd_u.d\tdpadd_u.h\tdpadd_u.w\013dpaq_s.w.ph\013dpaq_sa.l.w\014"</q></td></tr>
<tr><th id="4999">4999</th><td>    <q>"dpaqx_s.w.ph\015dpaqx_sa.w.ph\ndpau.h.qbl\ndpau.h.qbr\tdpax.w.ph\004dpo"</q></td></tr>
<tr><th id="5000">5000</th><td>    <q>"p\010dps.w.ph\013dpsq_s.w.ph\013dpsq_sa.l.w\014dpsqx_s.w.ph\015dpsqx_sa"</q></td></tr>
<tr><th id="5001">5001</th><td>    <q>".w.ph\ndpsu.h.qbl\ndpsu.h.qbr\tdpsub_s.d\tdpsub_s.h\tdpsub_s.w\tdpsub_u"</q></td></tr>
<tr><th id="5002">5002</th><td>    <q>".d\tdpsub_u.h\tdpsub_u.w\tdpsx.w.ph\004drem\005dremu\004drol\004dror\005"</q></td></tr>
<tr><th id="5003">5003</th><td>    <q>"drotr\007drotr32\006drotrv\004dsbh\004dshd\004dsll\006dsll32\005dsllv\004"</q></td></tr>
<tr><th id="5004">5004</th><td>    <q>"dsra\006dsra32\005dsrav\004dsrl\006dsrl32\005dsrlv\004dsub\005dsubi\005"</q></td></tr>
<tr><th id="5005">5005</th><td>    <q>"dsubu\003dvp\004dvpe\003ehb\002ei\003emt\004eret\006eretnc\003evp\004ev"</q></td></tr>
<tr><th id="5006">5006</th><td>    <q>"pe\003ext\004extp\006extpdp\007extpdpv\005extpv\006extr.w\010extr_r.w\t"</q></td></tr>
<tr><th id="5007">5007</th><td>    <q>"extr_rs.w\010extr_s.h\007extrv.w\textrv_r.w\nextrv_rs.w\textrv_s.h\004e"</q></td></tr>
<tr><th id="5008">5008</th><td>    <q>"xts\006exts32\006fadd.d\006fadd.w\006fcaf.d\006fcaf.w\006fceq.d\006fceq"</q></td></tr>
<tr><th id="5009">5009</th><td>    <q>".w\010fclass.d\010fclass.w\006fcle.d\006fcle.w\006fclt.d\006fclt.w\006f"</q></td></tr>
<tr><th id="5010">5010</th><td>    <q>"cne.d\006fcne.w\006fcor.d\006fcor.w\007fcueq.d\007fcueq.w\007fcule.d\007"</q></td></tr>
<tr><th id="5011">5011</th><td>    <q>"fcule.w\007fcult.d\007fcult.w\006fcun.d\006fcun.w\007fcune.d\007fcune.w"</q></td></tr>
<tr><th id="5012">5012</th><td>    <q>"\006fdiv.d\006fdiv.w\007fexdo.h\007fexdo.w\007fexp2.d\007fexp2.w\010fex"</q></td></tr>
<tr><th id="5013">5013</th><td>    <q>"upl.d\010fexupl.w\010fexupr.d\010fexupr.w\tffint_s.d\tffint_s.w\tffint_"</q></td></tr>
<tr><th id="5014">5014</th><td>    <q>"u.d\tffint_u.w\006ffql.d\006ffql.w\006ffqr.d\006ffqr.w\006fill.b\006fil"</q></td></tr>
<tr><th id="5015">5015</th><td>    <q>"l.d\006fill.h\006fill.w\007flog2.d\007flog2.w\tfloor.l.d\tfloor.l.s\tfl"</q></td></tr>
<tr><th id="5016">5016</th><td>    <q>"oor.w.d\tfloor.w.s\007fmadd.d\007fmadd.w\006fmax.d\006fmax.w\010fmax_a."</q></td></tr>
<tr><th id="5017">5017</th><td>    <q>"d\010fmax_a.w\006fmin.d\006fmin.w\010fmin_a.d\010fmin_a.w\007fmsub.d\007"</q></td></tr>
<tr><th id="5018">5018</th><td>    <q>"fmsub.w\006fmul.d\006fmul.w\004fork\006frcp.d\006frcp.w\007frint.d\007f"</q></td></tr>
<tr><th id="5019">5019</th><td>    <q>"rint.w\010frsqrt.d\010frsqrt.w\006fsaf.d\006fsaf.w\006fseq.d\006fseq.w\006"</q></td></tr>
<tr><th id="5020">5020</th><td>    <q>"fsle.d\006fsle.w\006fslt.d\006fslt.w\006fsne.d\006fsne.w\006fsor.d\006f"</q></td></tr>
<tr><th id="5021">5021</th><td>    <q>"sor.w\007fsqrt.d\007fsqrt.w\006fsub.d\006fsub.w\007fsueq.d\007fsueq.w\007"</q></td></tr>
<tr><th id="5022">5022</th><td>    <q>"fsule.d\007fsule.w\007fsult.d\007fsult.w\006fsun.d\006fsun.w\007fsune.d"</q></td></tr>
<tr><th id="5023">5023</th><td>    <q>"\007fsune.w\tftint_s.d\tftint_s.w\tftint_u.d\tftint_u.w\005ftq.h\005ftq"</q></td></tr>
<tr><th id="5024">5024</th><td>    <q>".w\nftrunc_s.d\nftrunc_s.w\nftrunc_u.d\nftrunc_u.w\005ginvi\005ginvt\010"</q></td></tr>
<tr><th id="5025">5025</th><td>    <q>"hadd_s.d\010hadd_s.h\010hadd_s.w\010hadd_u.d\010hadd_u.h\010hadd_u.w\010"</q></td></tr>
<tr><th id="5026">5026</th><td>    <q>"hsub_s.d\010hsub_s.h\010hsub_s.w\010hsub_u.d\010hsub_u.h\010hsub_u.w\007"</q></td></tr>
<tr><th id="5027">5027</th><td>    <q>"hypcall\007ilvev.b\007ilvev.d\007ilvev.h\007ilvev.w\006ilvl.b\006ilvl.d"</q></td></tr>
<tr><th id="5028">5028</th><td>    <q>"\006ilvl.h\006ilvl.w\007ilvod.b\007ilvod.d\007ilvod.h\007ilvod.w\006ilv"</q></td></tr>
<tr><th id="5029">5029</th><td>    <q>"r.b\006ilvr.d\006ilvr.h\006ilvr.w\003ins\010insert.b\010insert.d\010ins"</q></td></tr>
<tr><th id="5030">5030</th><td>    <q>"ert.h\010insert.w\004insv\007insve.b\007insve.d\007insve.h\007insve.w\001"</q></td></tr>
<tr><th id="5031">5031</th><td>    <q>"j\003jal\004jalr\007jalr.hb\005jalrc\010jalrc.hb\005jalrs\007jalrs16\004"</q></td></tr>
<tr><th id="5032">5032</th><td>    <q>"jals\004jalx\005jialc\003jic\002jr\005jr.hb\004jr16\tjraddiusp\003jrc\005"</q></td></tr>
<tr><th id="5033">5033</th><td>    <q>"jrc16\njrcaddiusp\003l.d\003l.s\002la\004lapc\002lb\003lbe\003lbu\005lb"</q></td></tr>
<tr><th id="5034">5034</th><td>    <q>"u16\004lbue\004lbux\002ld\004ld.b\004ld.d\004ld.h\004ld.w\004ldc1\004ld"</q></td></tr>
<tr><th id="5035">5035</th><td>    <q>"c2\004ldc3\005ldi.b\005ldi.d\005ldi.h\005ldi.w\003ldl\004ldpc\003ldr\005"</q></td></tr>
<tr><th id="5036">5036</th><td>    <q>"ldxc1\002lh\003lhe\003lhu\005lhu16\004lhue\003lhx\002li\004li.d\004li.s"</q></td></tr>
<tr><th id="5037">5037</th><td>    <q>"\004li16\002ll\003lld\003lle\003lsa\003lui\005luxc1\002lw\004lw16\004lw"</q></td></tr>
<tr><th id="5038">5038</th><td>    <q>"c1\004lwc2\004lwc3\003lwe\003lwl\004lwle\003lwm\005lwm16\005lwm32\003lw"</q></td></tr>
<tr><th id="5039">5039</th><td>    <q>"p\004lwpc\003lwr\004lwre\003lwu\005lwupc\003lwx\005lwxc1\004lwxs\004mad"</q></td></tr>
<tr><th id="5040">5040</th><td>    <q>"d\006madd.d\006madd.s\010madd_q.h\010madd_q.w\007maddf.d\007maddf.s\tma"</q></td></tr>
<tr><th id="5041">5041</th><td>    <q>"ddr_q.h\tmaddr_q.w\005maddu\007maddv.b\007maddv.d\007maddv.h\007maddv.w"</q></td></tr>
<tr><th id="5042">5042</th><td>    <q>"\013maq_s.w.phl\013maq_s.w.phr\014maq_sa.w.phl\014maq_sa.w.phr\005max.d"</q></td></tr>
<tr><th id="5043">5043</th><td>    <q>"\005max.s\007max_a.b\007max_a.d\007max_a.h\007max_a.w\007max_s.b\007max"</q></td></tr>
<tr><th id="5044">5044</th><td>    <q>"_s.d\007max_s.h\007max_s.w\007max_u.b\007max_u.d\007max_u.h\007max_u.w\006"</q></td></tr>
<tr><th id="5045">5045</th><td>    <q>"maxa.d\006maxa.s\010maxi_s.b\010maxi_s.d\010maxi_s.h\010maxi_s.w\010max"</q></td></tr>
<tr><th id="5046">5046</th><td>    <q>"i_u.b\010maxi_u.d\010maxi_u.h\010maxi_u.w\004mfc0\004mfc1\004mfc2\005mf"</q></td></tr>
<tr><th id="5047">5047</th><td>    <q>"gc0\005mfhc0\005mfhc1\005mfhc2\006mfhgc0\004mfhi\006mfhi16\004mflo\006m"</q></td></tr>
<tr><th id="5048">5048</th><td>    <q>"flo16\006mftacx\005mftc0\005mftc1\006mftdsp\006mftgpr\006mfthc1\005mfth"</q></td></tr>
<tr><th id="5049">5049</th><td>    <q>"i\005mftlo\004mftr\005min.d\005min.s\007min_a.b\007min_a.d\007min_a.h\007"</q></td></tr>
<tr><th id="5050">5050</th><td>    <q>"min_a.w\007min_s.b\007min_s.d\007min_s.h\007min_s.w\007min_u.b\007min_u"</q></td></tr>
<tr><th id="5051">5051</th><td>    <q>".d\007min_u.h\007min_u.w\006mina.d\006mina.s\010mini_s.b\010mini_s.d\010"</q></td></tr>
<tr><th id="5052">5052</th><td>    <q>"mini_s.h\010mini_s.w\010mini_u.b\010mini_u.d\010mini_u.h\010mini_u.w\003"</q></td></tr>
<tr><th id="5053">5053</th><td>    <q>"mod\007mod_s.b\007mod_s.d\007mod_s.h\007mod_s.w\007mod_u.b\007mod_u.d\007"</q></td></tr>
<tr><th id="5054">5054</th><td>    <q>"mod_u.h\007mod_u.w\006modsub\004modu\005mov.d\005mov.s\004move\006move."</q></td></tr>
<tr><th id="5055">5055</th><td>    <q>"v\006move16\005movep\004movf\006movf.d\006movf.s\004movn\006movn.d\006m"</q></td></tr>
<tr><th id="5056">5056</th><td>    <q>"ovn.s\004movt\006movt.d\006movt.s\004movz\006movz.d\006movz.s\004msub\006"</q></td></tr>
<tr><th id="5057">5057</th><td>    <q>"msub.d\006msub.s\010msub_q.h\010msub_q.w\007msubf.d\007msubf.s\tmsubr_q"</q></td></tr>
<tr><th id="5058">5058</th><td>    <q>".h\tmsubr_q.w\005msubu\007msubv.b\007msubv.d\007msubv.h\007msubv.w\004m"</q></td></tr>
<tr><th id="5059">5059</th><td>    <q>"tc0\004mtc1\004mtc2\005mtgc0\005mthc0\005mthc1\005mthc2\006mthgc0\004mt"</q></td></tr>
<tr><th id="5060">5060</th><td>    <q>"hi\006mthlip\004mtlo\004mtm0\004mtm1\004mtm2\004mtp0\004mtp1\004mtp2\006"</q></td></tr>
<tr><th id="5061">5061</th><td>    <q>"mttacx\005mttc0\005mttc1\006mttdsp\006mttgpr\006mtthc1\005mtthi\005mttl"</q></td></tr>
<tr><th id="5062">5062</th><td>    <q>"o\004mttr\003muh\004muhu\003mul\005mul.d\006mul.ph\006mul.ps\005mul.s\007"</q></td></tr>
<tr><th id="5063">5063</th><td>    <q>"mul_q.h\007mul_q.w\010mul_s.ph\015muleq_s.w.phl\015muleq_s.w.phr\016mul"</q></td></tr>
<tr><th id="5064">5064</th><td>    <q>"eu_s.ph.qbl\016muleu_s.ph.qbr\004mulo\005mulou\nmulq_rs.ph\tmulq_rs.w\t"</q></td></tr>
<tr><th id="5065">5065</th><td>    <q>"mulq_s.ph\010mulq_s.w\007mulr.ps\010mulr_q.h\010mulr_q.w\nmulsa.w.ph\015"</q></td></tr>
<tr><th id="5066">5066</th><td>    <q>"mulsaq_s.w.ph\004mult\005multu\004mulu\006mulv.b\006mulv.d\006mulv.h\006"</q></td></tr>
<tr><th id="5067">5067</th><td>    <q>"mulv.w\003neg\005neg.d\005neg.s\004negu\006nloc.b\006nloc.d\006nloc.h\006"</q></td></tr>
<tr><th id="5068">5068</th><td>    <q>"nloc.w\006nlzc.b\006nlzc.d\006nlzc.h\006nlzc.w\007nmadd.d\007nmadd.s\007"</q></td></tr>
<tr><th id="5069">5069</th><td>    <q>"nmsub.d\007nmsub.s\003nop\003nor\005nor.v\006nori.b\003not\005not16\002"</q></td></tr>
<tr><th id="5070">5070</th><td>    <q>"or\004or.v\004or16\003ori\005ori.b\tpackrl.ph\005pause\007pckev.b\007pc"</q></td></tr>
<tr><th id="5071">5071</th><td>    <q>"kev.d\007pckev.h\007pckev.w\007pckod.b\007pckod.d\007pckod.h\007pckod.w"</q></td></tr>
<tr><th id="5072">5072</th><td>    <q>"\006pcnt.b\006pcnt.d\006pcnt.h\006pcnt.w\007pick.ph\007pick.qb\006pll.p"</q></td></tr>
<tr><th id="5073">5073</th><td>    <q>"s\006plu.ps\003pop\014preceq.w.phl\014preceq.w.phr\016precequ.ph.qbl\017"</q></td></tr>
<tr><th id="5074">5074</th><td>    <q>"precequ.ph.qbla\016precequ.ph.qbr\017precequ.ph.qbra\015preceu.ph.qbl\016"</q></td></tr>
<tr><th id="5075">5075</th><td>    <q>"preceu.ph.qbla\015preceu.ph.qbr\016preceu.ph.qbra\013precr.qb.ph\016pre"</q></td></tr>
<tr><th id="5076">5076</th><td>    <q>"cr_sra.ph.w\020precr_sra_r.ph.w\013precrq.ph.w\014precrq.qb.ph\016precr"</q></td></tr>
<tr><th id="5077">5077</th><td>    <q>"q_rs.ph.w\017precrqu_s.qb.ph\004pref\005prefe\005prefx\007prepend\006pu"</q></td></tr>
<tr><th id="5078">5078</th><td>    <q>"l.ps\006puu.ps\nraddu.w.qb\005rddsp\005rdhwr\006rdpgpr\007recip.d\007re"</q></td></tr>
<tr><th id="5079">5079</th><td>    <q>"cip.s\003rem\004remu\007repl.ph\007repl.qb\010replv.ph\010replv.qb\006r"</q></td></tr>
<tr><th id="5080">5080</th><td>    <q>"int.d\006rint.s\003rol\003ror\004rotr\005rotrv\tround.l.d\tround.l.s\tr"</q></td></tr>
<tr><th id="5081">5081</th><td>    <q>"ound.w.d\tround.w.s\007rsqrt.d\007rsqrt.s\003s.d\003s.s\003saa\004saad\007"</q></td></tr>
<tr><th id="5082">5082</th><td>    <q>"sat_s.b\007sat_s.d\007sat_s.h\007sat_s.w\007sat_u.b\007sat_u.d\007sat_u"</q></td></tr>
<tr><th id="5083">5083</th><td>    <q>".h\007sat_u.w\002sb\004sb16\003sbe\002sc\003scd\003sce\002sd\005sdbbp\007"</q></td></tr>
<tr><th id="5084">5084</th><td>    <q>"sdbbp16\004sdc1\004sdc2\004sdc3\003sdl\003sdr\005sdxc1\003seb\003seh\005"</q></td></tr>
<tr><th id="5085">5085</th><td>    <q>"sel.d\005sel.s\006seleqz\010seleqz.d\010seleqz.s\006selnez\010selnez.d\010"</q></td></tr>
<tr><th id="5086">5086</th><td>    <q>"selnez.s\003seq\004seqi\003sge\004sgeu\003sgt\004sgtu\002sh\004sh16\003"</q></td></tr>
<tr><th id="5087">5087</th><td>    <q>"she\005shf.b\005shf.h\005shf.w\005shilo\006shilov\007shll.ph\007shll.qb"</q></td></tr>
<tr><th id="5088">5088</th><td>    <q>"\tshll_s.ph\010shll_s.w\010shllv.ph\010shllv.qb\nshllv_s.ph\tshllv_s.w\007"</q></td></tr>
<tr><th id="5089">5089</th><td>    <q>"shra.ph\007shra.qb\tshra_r.ph\tshra_r.qb\010shra_r.w\010shrav.ph\010shr"</q></td></tr>
<tr><th id="5090">5090</th><td>    <q>"av.qb\nshrav_r.ph\nshrav_r.qb\tshrav_r.w\007shrl.ph\007shrl.qb\010shrlv"</q></td></tr>
<tr><th id="5091">5091</th><td>    <q>".ph\010shrlv.qb\006sigrie\005sld.b\005sld.d\005sld.h\005sld.w\006sldi.b"</q></td></tr>
<tr><th id="5092">5092</th><td>    <q>"\006sldi.d\006sldi.h\006sldi.w\003sle\004sleu\003sll\005sll.b\005sll.d\005"</q></td></tr>
<tr><th id="5093">5093</th><td>    <q>"sll.h\005sll.w\005sll16\006slli.b\006slli.d\006slli.h\006slli.w\004sllv"</q></td></tr>
<tr><th id="5094">5094</th><td>    <q>"\003slt\004slti\005sltiu\004sltu\003sne\004snei\007splat.b\007splat.d\007"</q></td></tr>
<tr><th id="5095">5095</th><td>    <q>"splat.h\007splat.w\010splati.b\010splati.d\010splati.h\010splati.w\006s"</q></td></tr>
<tr><th id="5096">5096</th><td>    <q>"qrt.d\006sqrt.s\003sra\005sra.b\005sra.d\005sra.h\005sra.w\006srai.b\006"</q></td></tr>
<tr><th id="5097">5097</th><td>    <q>"srai.d\006srai.h\006srai.w\006srar.b\006srar.d\006srar.h\006srar.w\007s"</q></td></tr>
<tr><th id="5098">5098</th><td>    <q>"rari.b\007srari.d\007srari.h\007srari.w\004srav\003srl\005srl.b\005srl."</q></td></tr>
<tr><th id="5099">5099</th><td>    <q>"d\005srl.h\005srl.w\005srl16\006srli.b\006srli.d\006srli.h\006srli.w\006"</q></td></tr>
<tr><th id="5100">5100</th><td>    <q>"srlr.b\006srlr.d\006srlr.h\006srlr.w\007srlri.b\007srlri.d\007srlri.h\007"</q></td></tr>
<tr><th id="5101">5101</th><td>    <q>"srlri.w\004srlv\005ssnop\004st.b\004st.d\004st.h\004st.w\003sub\005sub."</q></td></tr>
<tr><th id="5102">5102</th><td>    <q>"d\006sub.ps\005sub.s\007subq.ph\tsubq_s.ph\010subq_s.w\010subqh.ph\007s"</q></td></tr>
<tr><th id="5103">5103</th><td>    <q>"ubqh.w\nsubqh_r.ph\tsubqh_r.w\010subs_s.b\010subs_s.d\010subs_s.h\010su"</q></td></tr>
<tr><th id="5104">5104</th><td>    <q>"bs_s.w\010subs_u.b\010subs_u.d\010subs_u.h\010subs_u.w\nsubsus_u.b\nsub"</q></td></tr>
<tr><th id="5105">5105</th><td>    <q>"sus_u.d\nsubsus_u.h\nsubsus_u.w\nsubsuu_s.b\nsubsuu_s.d\nsubsuu_s.h\nsu"</q></td></tr>
<tr><th id="5106">5106</th><td>    <q>"bsuu_s.w\004subu\007subu.ph\007subu.qb\006subu16\tsubu_s.ph\tsubu_s.qb\010"</q></td></tr>
<tr><th id="5107">5107</th><td>    <q>"subuh.qb\nsubuh_r.qb\006subv.b\006subv.d\006subv.h\006subv.w\007subvi.b"</q></td></tr>
<tr><th id="5108">5108</th><td>    <q>"\007subvi.d\007subvi.h\007subvi.w\005suxc1\002sw\004sw16\004swc1\004swc"</q></td></tr>
<tr><th id="5109">5109</th><td>    <q>"2\004swc3\003swe\003swl\004swle\003swm\005swm16\005swm32\003swp\003swr\004"</q></td></tr>
<tr><th id="5110">5110</th><td>    <q>"swre\004swsp\005swxc1\004sync\005synci\nsynciobdma\005syncs\005syncw\006"</q></td></tr>
<tr><th id="5111">5111</th><td>    <q>"syncws\007syscall\003teq\004teqi\003tge\004tgei\005tgeiu\004tgeu\007tlb"</q></td></tr>
<tr><th id="5112">5112</th><td>    <q>"ginv\010tlbginvf\005tlbgp\005tlbgr\006tlbgwi\006tlbgwr\006tlbinv\007tlb"</q></td></tr>
<tr><th id="5113">5113</th><td>    <q>"invf\004tlbp\004tlbr\005tlbwi\005tlbwr\003tlt\004tlti\005tltiu\004tltu\003"</q></td></tr>
<tr><th id="5114">5114</th><td>    <q>"tne\004tnei\ttrunc.l.d\ttrunc.l.s\ttrunc.w.d\ttrunc.w.s\003ulh\004ulhu\003"</q></td></tr>
<tr><th id="5115">5115</th><td>    <q>"ulw\003ush\003usw\006v3mulu\004vmm0\005vmulu\006vshf.b\006vshf.d\006vsh"</q></td></tr>
<tr><th id="5116">5116</th><td>    <q>"f.h\006vshf.w\004wait\005wrdsp\006wrpgpr\004wsbh\003xor\005xor.v\005xor"</q></td></tr>
<tr><th id="5117">5117</th><td>    <q>"16\004xori\006xori.b\005yield"</q>;</td></tr>
<tr><th id="5118">5118</th><td></td></tr>
<tr><th id="5119">5119</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="5120">5120</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="5121">5121</th><td>  AMFBS_None,</td></tr>
<tr><th id="5122">5122</th><td>  AMFBS_HasCnMips,</td></tr>
<tr><th id="5123">5123</th><td>  AMFBS_HasCnMipsP,</td></tr>
<tr><th id="5124">5124</th><td>  AMFBS_HasDSP,</td></tr>
<tr><th id="5125">5125</th><td>  AMFBS_HasDSPR2,</td></tr>
<tr><th id="5126">5126</th><td>  AMFBS_HasMT,</td></tr>
<tr><th id="5127">5127</th><td>  AMFBS_InMicroMips,</td></tr>
<tr><th id="5128">5128</th><td>  AMFBS_InMips16Mode,</td></tr>
<tr><th id="5129">5129</th><td>  AMFBS_IsGP32bit,</td></tr>
<tr><th id="5130">5130</th><td>  AMFBS_IsGP64bit,</td></tr>
<tr><th id="5131">5131</th><td>  AMFBS_IsNotSoftFloat,</td></tr>
<tr><th id="5132">5132</th><td>  AMFBS_NotCnMips,</td></tr>
<tr><th id="5133">5133</th><td>  AMFBS_NotInMicroMips,</td></tr>
<tr><th id="5134">5134</th><td>  AMFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5135">5135</th><td>  AMFBS_HasDSP_NotInMicroMips,</td></tr>
<tr><th id="5136">5136</th><td>  AMFBS_HasMT_NotInMicroMips,</td></tr>
<tr><th id="5137">5137</th><td>  AMFBS_HasMips64_HasCnMips,</td></tr>
<tr><th id="5138">5138</th><td>  AMFBS_HasStdEnc_HasMSA,</td></tr>
<tr><th id="5139">5139</th><td>  AMFBS_HasStdEnc_HasMips3,</td></tr>
<tr><th id="5140">5140</th><td>  AMFBS_HasStdEnc_HasMips32,</td></tr>
<tr><th id="5141">5141</th><td>  AMFBS_HasStdEnc_HasMips32r6,</td></tr>
<tr><th id="5142">5142</th><td>  AMFBS_HasStdEnc_HasMips64,</td></tr>
<tr><th id="5143">5143</th><td>  AMFBS_HasStdEnc_HasMips64r6,</td></tr>
<tr><th id="5144">5144</th><td>  AMFBS_HasStdEnc_IsNotSoftFloat,</td></tr>
<tr><th id="5145">5145</th><td>  AMFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="5146">5146</th><td>  AMFBS_HasStdEnc_NotMips3,</td></tr>
<tr><th id="5147">5147</th><td>  AMFBS_InMicroMips_HasDSP,</td></tr>
<tr><th id="5148">5148</th><td>  AMFBS_InMicroMips_HasDSPR2,</td></tr>
<tr><th id="5149">5149</th><td>  AMFBS_InMicroMips_HasDSPR3,</td></tr>
<tr><th id="5150">5150</th><td>  AMFBS_InMicroMips_HasEVA,</td></tr>
<tr><th id="5151">5151</th><td>  AMFBS_InMicroMips_HasMips32r6,</td></tr>
<tr><th id="5152">5152</th><td>  AMFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="5153">5153</th><td>  AMFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="5154">5154</th><td>  AMFBS_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="5155">5155</th><td>  AMFBS_IsGP32bit_NotInMicroMips,</td></tr>
<tr><th id="5156">5156</th><td>  AMFBS_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="5157">5157</th><td>  AMFBS_NotFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="5158">5158</th><td>  AMFBS_NotInMips16Mode_HasDSP,</td></tr>
<tr><th id="5159">5159</th><td>  AMFBS_NotInMips16Mode_IsPTR64bit,</td></tr>
<tr><th id="5160">5160</th><td>  AMFBS_HasMips3_NotMips64r6_NotCnMips,</td></tr>
<tr><th id="5161">5161</th><td>  AMFBS_HasMips64_HasCnMips_NotInMicroMips,</td></tr>
<tr><th id="5162">5162</th><td>  AMFBS_HasStdEnc_HasMSA_HasMips64,</td></tr>
<tr><th id="5163">5163</th><td>  AMFBS_HasStdEnc_HasMT_NotInMicroMips,</td></tr>
<tr><th id="5164">5164</th><td>  AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat,</td></tr>
<tr><th id="5165">5165</th><td>  AMFBS_HasStdEnc_HasMips2_NotInMicroMips,</td></tr>
<tr><th id="5166">5166</th><td>  AMFBS_HasStdEnc_HasMips3_NotInMicroMips,</td></tr>
<tr><th id="5167">5167</th><td>  AMFBS_HasStdEnc_HasMips32_NotInMicroMips,</td></tr>
<tr><th id="5168">5168</th><td>  AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips,</td></tr>
<tr><th id="5169">5169</th><td>  AMFBS_HasStdEnc_HasMips32r5_NotInMicroMips,</td></tr>
<tr><th id="5170">5170</th><td>  AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips,</td></tr>
<tr><th id="5171">5171</th><td>  AMFBS_HasStdEnc_HasMips3_32_NotInMicroMips,</td></tr>
<tr><th id="5172">5172</th><td>  AMFBS_HasStdEnc_HasMips64_NotInMicroMips,</td></tr>
<tr><th id="5173">5173</th><td>  AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips,</td></tr>
<tr><th id="5174">5174</th><td>  AMFBS_HasStdEnc_HasMips64r5_HasVirt,</td></tr>
<tr><th id="5175">5175</th><td>  AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5176">5176</th><td>  AMFBS_HasStdEnc_IsGP32bit_HasMips32r6,</td></tr>
<tr><th id="5177">5177</th><td>  AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips,</td></tr>
<tr><th id="5178">5178</th><td>  AMFBS_HasStdEnc_IsGP64bit_HasMips3,</td></tr>
<tr><th id="5179">5179</th><td>  AMFBS_HasStdEnc_IsGP64bit_HasMips32r6,</td></tr>
<tr><th id="5180">5180</th><td>  AMFBS_HasStdEnc_IsGP64bit_HasMips64r6,</td></tr>
<tr><th id="5181">5181</th><td>  AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5182">5182</th><td>  AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="5183">5183</th><td>  AMFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards,</td></tr>
<tr><th id="5184">5184</th><td>  AMFBS_HasStdEnc_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="5185">5185</th><td>  AMFBS_InMicroMips_HasMips32r5_HasVirt,</td></tr>
<tr><th id="5186">5186</th><td>  AMFBS_InMicroMips_HasMips32r6_HasGINV,</td></tr>
<tr><th id="5187">5187</th><td>  AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat,</td></tr>
<tr><th id="5188">5188</th><td>  AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="5189">5189</th><td>  AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="5190">5190</th><td>  AMFBS_InMicroMips_NotMips32r6_HasDSP,</td></tr>
<tr><th id="5191">5191</th><td>  AMFBS_InMicroMips_NotMips32r6_HasEVA,</td></tr>
<tr><th id="5192">5192</th><td>  AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat,</td></tr>
<tr><th id="5193">5193</th><td>  AMFBS_NotInMips16Mode_IsPTR64bit_NotInMicroMips,</td></tr>
<tr><th id="5194">5194</th><td>  AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5195">5195</th><td>  AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips,</td></tr>
<tr><th id="5196">5196</th><td>  AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="5197">5197</th><td>  AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5198">5198</th><td>  AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="5199">5199</th><td>  AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="5200">5200</th><td>  AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips,</td></tr>
<tr><th id="5201">5201</th><td>  AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="5202">5202</th><td>  AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips,</td></tr>
<tr><th id="5203">5203</th><td>  AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips,</td></tr>
<tr><th id="5204">5204</th><td>  AMFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips,</td></tr>
<tr><th id="5205">5205</th><td>  AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5206">5206</th><td>  AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5207">5207</th><td>  AMFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5208">5208</th><td>  AMFBS_HasStdEnc_HasMips64_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5209">5209</th><td>  AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips,</td></tr>
<tr><th id="5210">5210</th><td>  AMFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips,</td></tr>
<tr><th id="5211">5211</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat,</td></tr>
<tr><th id="5212">5212</th><td>  AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5213">5213</th><td>  AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips,</td></tr>
<tr><th id="5214">5214</th><td>  AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips,</td></tr>
<tr><th id="5215">5215</th><td>  AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips,</td></tr>
<tr><th id="5216">5216</th><td>  AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5217">5217</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat,</td></tr>
<tr><th id="5218">5218</th><td>  AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5219">5219</th><td>  AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5220">5220</th><td>  AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat,</td></tr>
<tr><th id="5221">5221</th><td>  AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat,</td></tr>
<tr><th id="5222">5222</th><td>  AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat,</td></tr>
<tr><th id="5223">5223</th><td>  AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4,</td></tr>
<tr><th id="5224">5224</th><td>  AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5225">5225</th><td>  AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5226">5226</th><td>  AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5227">5227</th><td>  AMFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5228">5228</th><td>  AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5229">5229</th><td>  AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat,</td></tr>
<tr><th id="5230">5230</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5231">5231</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5232">5232</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5233">5233</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5234">5234</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5235">5235</th><td>  AMFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5236">5236</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5237">5237</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5238">5238</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5239">5239</th><td>  AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5240">5240</th><td>  AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips,</td></tr>
<tr><th id="5241">5241</th><td>  AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4,</td></tr>
<tr><th id="5242">5242</th><td>  AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5243">5243</th><td>  AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips,</td></tr>
<tr><th id="5244">5244</th><td>  AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5245">5245</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat,</td></tr>
<tr><th id="5246">5246</th><td>  AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5247">5247</th><td>  AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5248">5248</th><td>  AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips,</td></tr>
<tr><th id="5249">5249</th><td>  AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5250">5250</th><td>  AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips,</td></tr>
<tr><th id="5251">5251</th><td>  AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4,</td></tr>
<tr><th id="5252">5252</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D,</td></tr>
<tr><th id="5253">5253</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5254">5254</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5255">5255</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5256">5256</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5257">5257</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5258">5258</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="5259">5259</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips,</td></tr>
<tr><th id="5260">5260</th><td>  AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4,</td></tr>
<tr><th id="5261">5261</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips,</td></tr>
<tr><th id="5262">5262</th><td>  AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4,</td></tr>
<tr><th id="5263">5263</th><td>};</td></tr>
<tr><th id="5264">5264</th><td></td></tr>
<tr><th id="5265">5265</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="5266">5266</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="5267">5267</th><td>  {Feature_HasCnMipsBit, },</td></tr>
<tr><th id="5268">5268</th><td>  {Feature_HasCnMipsPBit, },</td></tr>
<tr><th id="5269">5269</th><td>  {Feature_HasDSPBit, },</td></tr>
<tr><th id="5270">5270</th><td>  {Feature_HasDSPR2Bit, },</td></tr>
<tr><th id="5271">5271</th><td>  {Feature_HasMTBit, },</td></tr>
<tr><th id="5272">5272</th><td>  {Feature_InMicroMipsBit, },</td></tr>
<tr><th id="5273">5273</th><td>  {Feature_InMips16ModeBit, },</td></tr>
<tr><th id="5274">5274</th><td>  {Feature_IsGP32bitBit, },</td></tr>
<tr><th id="5275">5275</th><td>  {Feature_IsGP64bitBit, },</td></tr>
<tr><th id="5276">5276</th><td>  {Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5277">5277</th><td>  {Feature_NotCnMipsBit, },</td></tr>
<tr><th id="5278">5278</th><td>  {Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5279">5279</th><td>  {Feature_HasDSPBit, Feature_InMicroMipsBit, },</td></tr>
<tr><th id="5280">5280</th><td>  {Feature_HasDSPBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5281">5281</th><td>  {Feature_HasMTBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5282">5282</th><td>  {Feature_HasMips64Bit, Feature_HasCnMipsBit, },</td></tr>
<tr><th id="5283">5283</th><td>  {Feature_HasStdEncBit, Feature_HasMSABit, },</td></tr>
<tr><th id="5284">5284</th><td>  {Feature_HasStdEncBit, Feature_HasMips3Bit, },</td></tr>
<tr><th id="5285">5285</th><td>  {Feature_HasStdEncBit, Feature_HasMips32Bit, },</td></tr>
<tr><th id="5286">5286</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r6Bit, },</td></tr>
<tr><th id="5287">5287</th><td>  {Feature_HasStdEncBit, Feature_HasMips64Bit, },</td></tr>
<tr><th id="5288">5288</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r6Bit, },</td></tr>
<tr><th id="5289">5289</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5290">5290</th><td>  {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5291">5291</th><td>  {Feature_HasStdEncBit, Feature_NotMips3Bit, },</td></tr>
<tr><th id="5292">5292</th><td>  {Feature_InMicroMipsBit, Feature_HasDSPBit, },</td></tr>
<tr><th id="5293">5293</th><td>  {Feature_InMicroMipsBit, Feature_HasDSPR2Bit, },</td></tr>
<tr><th id="5294">5294</th><td>  {Feature_InMicroMipsBit, Feature_HasDSPR3Bit, },</td></tr>
<tr><th id="5295">5295</th><td>  {Feature_InMicroMipsBit, Feature_HasEVABit, },</td></tr>
<tr><th id="5296">5296</th><td>  {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, },</td></tr>
<tr><th id="5297">5297</th><td>  {Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5298">5298</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, },</td></tr>
<tr><th id="5299">5299</th><td>  {Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5300">5300</th><td>  {Feature_IsGP32bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5301">5301</th><td>  {Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5302">5302</th><td>  {Feature_NotFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5303">5303</th><td>  {Feature_NotInMips16ModeBit, Feature_HasDSPBit, },</td></tr>
<tr><th id="5304">5304</th><td>  {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, },</td></tr>
<tr><th id="5305">5305</th><td>  {Feature_HasMips3Bit, Feature_NotMips64r6Bit, Feature_NotCnMipsBit, },</td></tr>
<tr><th id="5306">5306</th><td>  {Feature_HasMips64Bit, Feature_HasCnMipsBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5307">5307</th><td>  {Feature_HasStdEncBit, Feature_HasMSABit, Feature_HasMips64Bit, },</td></tr>
<tr><th id="5308">5308</th><td>  {Feature_HasStdEncBit, Feature_HasMTBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5309">5309</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5310">5310</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5311">5311</th><td>  {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5312">5312</th><td>  {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5313">5313</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5314">5314</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r5Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5315">5315</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5316">5316</th><td>  {Feature_HasStdEncBit, Feature_HasMips3_32Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5317">5317</th><td>  {Feature_HasStdEncBit, Feature_HasMips64Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5318">5318</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r2Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5319">5319</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r5Bit, Feature_HasVirtBit, },</td></tr>
<tr><th id="5320">5320</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5321">5321</th><td>  {Feature_HasStdEncBit, Feature_IsGP32bitBit, Feature_HasMips32r6Bit, },</td></tr>
<tr><th id="5322">5322</th><td>  {Feature_HasStdEncBit, Feature_IsGP32bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5323">5323</th><td>  {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips3Bit, },</td></tr>
<tr><th id="5324">5324</th><td>  {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips32r6Bit, },</td></tr>
<tr><th id="5325">5325</th><td>  {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips64r6Bit, },</td></tr>
<tr><th id="5326">5326</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5327">5327</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5328">5328</th><td>  {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, Feature_NoIndirectJumpGuardsBit, },</td></tr>
<tr><th id="5329">5329</th><td>  {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="5330">5330</th><td>  {Feature_InMicroMipsBit, Feature_HasMips32r5Bit, Feature_HasVirtBit, },</td></tr>
<tr><th id="5331">5331</th><td>  {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, Feature_HasGINVBit, },</td></tr>
<tr><th id="5332">5332</th><td>  {Feature_InMicroMipsBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5333">5333</th><td>  {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5334">5334</th><td>  {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5335">5335</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_HasDSPBit, },</td></tr>
<tr><th id="5336">5336</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_HasEVABit, },</td></tr>
<tr><th id="5337">5337</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5338">5338</th><td>  {Feature_NotInMips16ModeBit, Feature_IsPTR64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5339">5339</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5340">5340</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotCnMipsBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5341">5341</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="5342">5342</th><td>  {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5343">5343</th><td>  {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="5344">5344</th><td>  {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="5345">5345</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_HasEVABit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5346">5346</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="5347">5347</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r5Bit, Feature_HasVirtBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5348">5348</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_HasCRCBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5349">5349</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_HasGINVBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5350">5350</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5351">5351</th><td>  {Feature_HasStdEncBit, Feature_HasMips3_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5352">5352</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5353">5353</th><td>  {Feature_HasStdEncBit, Feature_HasMips64Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5354">5354</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r5Bit, Feature_HasVirtBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5355">5355</th><td>  {Feature_HasStdEncBit, Feature_HasMips64r6Bit, Feature_HasCRCBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5356">5356</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5357">5357</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5358">5358</th><td>  {Feature_HasStdEncBit, Feature_IsGP32bitBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5359">5359</th><td>  {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips3Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5360">5360</th><td>  {Feature_HasStdEncBit, Feature_IsPTR32bitBit, Feature_HasMips32r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5361">5361</th><td>  {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5362">5362</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5363">5363</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5364">5364</th><td>  {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5365">5365</th><td>  {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_HasMips32r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5366">5366</th><td>  {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5367">5367</th><td>  {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5368">5368</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, },</td></tr>
<tr><th id="5369">5369</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5370">5370</th><td>  {Feature_HasStdEncBit, Feature_HasMips3Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5371">5371</th><td>  {Feature_HasStdEncBit, Feature_HasMips32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5372">5372</th><td>  {Feature_HasStdEncBit, Feature_HasMips3_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5373">5373</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5374">5374</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5375">5375</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5376">5376</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5377">5377</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips3_32Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5378">5378</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips3_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5379">5379</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5380">5380</th><td>  {Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_HasMips64Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5381">5381</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5382">5382</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5383">5383</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips4_32r2Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5384">5384</th><td>  {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5385">5385</th><td>  {Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotCnMipsBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5386">5386</th><td>  {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_NotMips32r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, },</td></tr>
<tr><th id="5387">5387</th><td>  {Feature_HasStdEncBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5388">5388</th><td>  {Feature_HasStdEncBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_HasEVABit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5389">5389</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5390">5390</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="5391">5391</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5392">5392</th><td>  {Feature_HasStdEncBit, Feature_IsPTR32bitBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5393">5393</th><td>  {Feature_HasStdEncBit, Feature_IsPTR64bitBit, Feature_HasMips2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5394">5394</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5395">5395</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5396">5396</th><td>  {Feature_HasStdEncBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, },</td></tr>
<tr><th id="5397">5397</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMips3DBit, },</td></tr>
<tr><th id="5398">5398</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5399">5399</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5400">5400</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips5_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5401">5401</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips4_32Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5402">5402</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5403">5403</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips5_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5404">5404</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5405">5405</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, },</td></tr>
<tr><th id="5406">5406</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_HasMadd4Bit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="5407">5407</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_HasMips4_32r2Bit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_HasMadd4Bit, },</td></tr>
<tr><th id="5408">5408</th><td>};</td></tr>
<tr><th id="5409">5409</th><td></td></tr>
<tr><th id="5410">5410</th><td><b>namespace</b> {</td></tr>
<tr><th id="5411">5411</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="5412">5412</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="5413">5413</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="5414">5414</th><td>    uint16_t ConvertFn;</td></tr>
<tr><th id="5415">5415</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="5416">5416</th><td>    uint8_t Classes[<var>8</var>];</td></tr>
<tr><th id="5417">5417</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="5418">5418</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="5419">5419</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="5420">5420</th><td>    }</td></tr>
<tr><th id="5421">5421</th><td>  };</td></tr>
<tr><th id="5422">5422</th><td></td></tr>
<tr><th id="5423">5423</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="5424">5424</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="5425">5425</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="5426">5426</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="5427">5427</th><td>    }</td></tr>
<tr><th id="5428">5428</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="5429">5429</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="5430">5430</th><td>    }</td></tr>
<tr><th id="5431">5431</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="5432">5432</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="5433">5433</th><td>    }</td></tr>
<tr><th id="5434">5434</th><td>  };</td></tr>
<tr><th id="5435">5435</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="5436">5436</th><td></td></tr>
<tr><th id="5437">5437</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="5438">5438</th><td>  { <var>0</var> <i>/* abs */</i>, Mips::ABSMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5439">5439</th><td>  { <var>4</var> <i>/* abs.d */</i>, Mips::FABS_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5440">5440</th><td>  { <var>4</var> <i>/* abs.d */</i>, Mips::FABS_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5441">5441</th><td>  { <var>4</var> <i>/* abs.d */</i>, Mips::FABS_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5442">5442</th><td>  { <var>4</var> <i>/* abs.d */</i>, Mips::FABS_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5443">5443</th><td>  { <var>10</var> <i>/* abs.s */</i>, Mips::FABS_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5444">5444</th><td>  { <var>10</var> <i>/* abs.s */</i>, Mips::FABS_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5445">5445</th><td>  { <var>16</var> <i>/* absq_s.ph */</i>, Mips::ABSQ_S_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5446">5446</th><td>  { <var>16</var> <i>/* absq_s.ph */</i>, Mips::ABSQ_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5447">5447</th><td>  { <var>26</var> <i>/* absq_s.qb */</i>, Mips::ABSQ_S_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5448">5448</th><td>  { <var>26</var> <i>/* absq_s.qb */</i>, Mips::ABSQ_S_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5449">5449</th><td>  { <var>36</var> <i>/* absq_s.w */</i>, Mips::ABSQ_S_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5450">5450</th><td>  { <var>36</var> <i>/* absq_s.w */</i>, Mips::ABSQ_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5451">5451</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5452">5452</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5453">5453</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5454">5454</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5455">5455</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5456">5456</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5457">5457</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5458">5458</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADD_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5459">5459</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5460">5460</th><td>  { <var>45</var> <i>/* add */</i>, Mips::ADDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5461">5461</th><td>  { <var>49</var> <i>/* add.d */</i>, Mips::FADD_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5462">5462</th><td>  { <var>49</var> <i>/* add.d */</i>, Mips::FADD_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5463">5463</th><td>  { <var>49</var> <i>/* add.d */</i>, Mips::FADD_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5464">5464</th><td>  { <var>49</var> <i>/* add.d */</i>, Mips::FADD_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5465">5465</th><td>  { <var>55</var> <i>/* add.ps */</i>, Mips::FADD_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5466">5466</th><td>  { <var>62</var> <i>/* add.s */</i>, Mips::FADD_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5467">5467</th><td>  { <var>62</var> <i>/* add.s */</i>, Mips::FADD_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5468">5468</th><td>  { <var>62</var> <i>/* add.s */</i>, Mips::FADD_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5469">5469</th><td>  { <var>68</var> <i>/* add_a.b */</i>, Mips::ADD_A_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5470">5470</th><td>  { <var>76</var> <i>/* add_a.d */</i>, Mips::ADD_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5471">5471</th><td>  { <var>84</var> <i>/* add_a.h */</i>, Mips::ADD_A_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5472">5472</th><td>  { <var>92</var> <i>/* add_a.w */</i>, Mips::ADD_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5473">5473</th><td>  { <var>100</var> <i>/* addi */</i>, Mips::ADDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5474">5474</th><td>  { <var>100</var> <i>/* addi */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm16_Relaxed1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16_Relaxed }, },</td></tr>
<tr><th id="5475">5475</th><td>  { <var>100</var> <i>/* addi */</i>, Mips::ADDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5476">5476</th><td>  { <var>100</var> <i>/* addi */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm16_Relaxed1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16_Relaxed }, },</td></tr>
<tr><th id="5477">5477</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuSpImmX16, Convert__SImm161_1, AMFBS_InMips16Mode, { MCK_CPUSPReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5478">5478</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuRxImmX16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="5479">5479</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDIU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5480">5480</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5481">5481</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm16_Relaxed1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16_Relaxed }, },</td></tr>
<tr><th id="5482">5482</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuRxPcImmX16, Convert__Reg1_0__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_PC, MCK_SImm16 }, },</td></tr>
<tr><th id="5483">5483</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuRxRyOffMemX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16RegsPlusSP, MCK_SImm16 }, },</td></tr>
<tr><th id="5484">5484</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDIU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5485">5485</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5486">5486</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm16_Relaxed1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16_Relaxed }, },</td></tr>
<tr><th id="5487">5487</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuSpImm16, Convert__SImm161_1, AMFBS_InMips16Mode, { MCK_CPUSPReg, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5488">5488</th><td>  { <var>105</var> <i>/* addiu */</i>, Mips::AddiuRxRxImm16, Convert__Reg1_0__Tie0_1_1__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5489">5489</th><td>  { <var>111</var> <i>/* addiupc */</i>, Mips::ADDIUPC, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="5490">5490</th><td>  { <var>111</var> <i>/* addiupc */</i>, Mips::ADDIUPC_MMR6, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="5491">5491</th><td>  { <var>111</var> <i>/* addiupc */</i>, Mips::ADDIUPC_MM, Convert__GPRMM16AsmReg1_0__Imm1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5492">5492</th><td>  { <var>119</var> <i>/* addiur1sp */</i>, Mips::ADDIUR1SP_MM, Convert__GPRMM16AsmReg1_0__UImm6Lsl21_1, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_UImm6Lsl2 }, },</td></tr>
<tr><th id="5493">5493</th><td>  { <var>129</var> <i>/* addiur2 */</i>, Mips::ADDIUR2_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5494">5494</th><td>  { <var>137</var> <i>/* addius5 */</i>, Mips::ADDIUS5_MM, Convert__GPR32AsmReg1_0__Tie0_1_1__ConstantSImm4_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantSImm4_0 }, },</td></tr>
<tr><th id="5495">5495</th><td>  { <var>145</var> <i>/* addiusp */</i>, Mips::ADDIUSP_MM, Convert__Imm1_0, AMFBS_InMicroMips, { MCK_Imm }, },</td></tr>
<tr><th id="5496">5496</th><td>  { <var>153</var> <i>/* addq.ph */</i>, Mips::ADDQ_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5497">5497</th><td>  { <var>153</var> <i>/* addq.ph */</i>, Mips::ADDQ_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5498">5498</th><td>  { <var>161</var> <i>/* addq_s.ph */</i>, Mips::ADDQ_S_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5499">5499</th><td>  { <var>161</var> <i>/* addq_s.ph */</i>, Mips::ADDQ_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5500">5500</th><td>  { <var>171</var> <i>/* addq_s.w */</i>, Mips::ADDQ_S_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5501">5501</th><td>  { <var>171</var> <i>/* addq_s.w */</i>, Mips::ADDQ_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5502">5502</th><td>  { <var>180</var> <i>/* addqh.ph */</i>, Mips::ADDQH_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5503">5503</th><td>  { <var>180</var> <i>/* addqh.ph */</i>, Mips::ADDQH_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5504">5504</th><td>  { <var>189</var> <i>/* addqh.w */</i>, Mips::ADDQH_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5505">5505</th><td>  { <var>189</var> <i>/* addqh.w */</i>, Mips::ADDQH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5506">5506</th><td>  { <var>197</var> <i>/* addqh_r.ph */</i>, Mips::ADDQH_R_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5507">5507</th><td>  { <var>197</var> <i>/* addqh_r.ph */</i>, Mips::ADDQH_R_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5508">5508</th><td>  { <var>208</var> <i>/* addqh_r.w */</i>, Mips::ADDQH_R_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5509">5509</th><td>  { <var>208</var> <i>/* addqh_r.w */</i>, Mips::ADDQH_R_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5510">5510</th><td>  { <var>218</var> <i>/* addr.ps */</i>, Mips::ADDR_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5511">5511</th><td>  { <var>226</var> <i>/* adds_a.b */</i>, Mips::ADDS_A_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5512">5512</th><td>  { <var>235</var> <i>/* adds_a.d */</i>, Mips::ADDS_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5513">5513</th><td>  { <var>244</var> <i>/* adds_a.h */</i>, Mips::ADDS_A_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5514">5514</th><td>  { <var>253</var> <i>/* adds_a.w */</i>, Mips::ADDS_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5515">5515</th><td>  { <var>262</var> <i>/* adds_s.b */</i>, Mips::ADDS_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5516">5516</th><td>  { <var>271</var> <i>/* adds_s.d */</i>, Mips::ADDS_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5517">5517</th><td>  { <var>280</var> <i>/* adds_s.h */</i>, Mips::ADDS_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5518">5518</th><td>  { <var>289</var> <i>/* adds_s.w */</i>, Mips::ADDS_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5519">5519</th><td>  { <var>298</var> <i>/* adds_u.b */</i>, Mips::ADDS_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5520">5520</th><td>  { <var>307</var> <i>/* adds_u.d */</i>, Mips::ADDS_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5521">5521</th><td>  { <var>316</var> <i>/* adds_u.h */</i>, Mips::ADDS_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5522">5522</th><td>  { <var>325</var> <i>/* adds_u.w */</i>, Mips::ADDS_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5523">5523</th><td>  { <var>334</var> <i>/* addsc */</i>, Mips::ADDSC_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5524">5524</th><td>  { <var>334</var> <i>/* addsc */</i>, Mips::ADDSC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5525">5525</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5526">5526</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5527">5527</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5528">5528</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5529">5529</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5530">5530</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::AdduRxRyRz16, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="5531">5531</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5532">5532</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5533">5533</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5534">5534</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5535">5535</th><td>  { <var>340</var> <i>/* addu */</i>, Mips::ADDiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5536">5536</th><td>  { <var>345</var> <i>/* addu.ph */</i>, Mips::ADDU_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5537">5537</th><td>  { <var>345</var> <i>/* addu.ph */</i>, Mips::ADDU_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5538">5538</th><td>  { <var>353</var> <i>/* addu.qb */</i>, Mips::ADDU_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5539">5539</th><td>  { <var>353</var> <i>/* addu.qb */</i>, Mips::ADDU_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5540">5540</th><td>  { <var>361</var> <i>/* addu16 */</i>, Mips::ADDU16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="5541">5541</th><td>  { <var>361</var> <i>/* addu16 */</i>, Mips::ADDU16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="5542">5542</th><td>  { <var>368</var> <i>/* addu_s.ph */</i>, Mips::ADDU_S_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5543">5543</th><td>  { <var>368</var> <i>/* addu_s.ph */</i>, Mips::ADDU_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5544">5544</th><td>  { <var>378</var> <i>/* addu_s.qb */</i>, Mips::ADDU_S_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5545">5545</th><td>  { <var>378</var> <i>/* addu_s.qb */</i>, Mips::ADDU_S_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5546">5546</th><td>  { <var>388</var> <i>/* adduh.qb */</i>, Mips::ADDUH_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5547">5547</th><td>  { <var>388</var> <i>/* adduh.qb */</i>, Mips::ADDUH_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5548">5548</th><td>  { <var>397</var> <i>/* adduh_r.qb */</i>, Mips::ADDUH_R_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5549">5549</th><td>  { <var>397</var> <i>/* adduh_r.qb */</i>, Mips::ADDUH_R_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5550">5550</th><td>  { <var>408</var> <i>/* addv.b */</i>, Mips::ADDV_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5551">5551</th><td>  { <var>415</var> <i>/* addv.d */</i>, Mips::ADDV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5552">5552</th><td>  { <var>422</var> <i>/* addv.h */</i>, Mips::ADDV_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5553">5553</th><td>  { <var>429</var> <i>/* addv.w */</i>, Mips::ADDV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5554">5554</th><td>  { <var>436</var> <i>/* addvi.b */</i>, Mips::ADDVI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5555">5555</th><td>  { <var>444</var> <i>/* addvi.d */</i>, Mips::ADDVI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5556">5556</th><td>  { <var>452</var> <i>/* addvi.h */</i>, Mips::ADDVI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5557">5557</th><td>  { <var>460</var> <i>/* addvi.w */</i>, Mips::ADDVI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5558">5558</th><td>  { <var>468</var> <i>/* addwc */</i>, Mips::ADDWC_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5559">5559</th><td>  { <var>468</var> <i>/* addwc */</i>, Mips::ADDWC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5560">5560</th><td>  { <var>474</var> <i>/* align */</i>, Mips::ALIGN, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_01_3, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="5561">5561</th><td>  { <var>474</var> <i>/* align */</i>, Mips::ALIGN_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_01_3, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="5562">5562</th><td>  { <var>480</var> <i>/* aluipc */</i>, Mips::ALUIPC, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5563">5563</th><td>  { <var>480</var> <i>/* aluipc */</i>, Mips::ALUIPC_MMR6, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5564">5564</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AndRxRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="5565">5565</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5566">5566</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5567">5567</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5568">5568</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5569">5569</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5570">5570</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5571">5571</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5572">5572</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5573">5573</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5574">5574</th><td>  { <var>487</var> <i>/* and */</i>, Mips::AND_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5575">5575</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5576">5576</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5577">5577</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="5578">5578</th><td>  { <var>487</var> <i>/* and */</i>, Mips::ANDi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5579">5579</th><td>  { <var>491</var> <i>/* and.v */</i>, Mips::AND_V, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5580">5580</th><td>  { <var>497</var> <i>/* and16 */</i>, Mips::AND16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="5581">5581</th><td>  { <var>497</var> <i>/* and16 */</i>, Mips::AND16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="5582">5582</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5583">5583</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5584">5584</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5585">5585</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5586">5586</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5587">5587</th><td>  { <var>503</var> <i>/* andi */</i>, Mips::ANDi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5588">5588</th><td>  { <var>508</var> <i>/* andi.b */</i>, Mips::ANDI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="5589">5589</th><td>  { <var>515</var> <i>/* andi16 */</i>, Mips::ANDI16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5590">5590</th><td>  { <var>515</var> <i>/* andi16 */</i>, Mips::ANDI16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="5591">5591</th><td>  { <var>522</var> <i>/* append */</i>, Mips::APPEND_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5592">5592</th><td>  { <var>522</var> <i>/* append */</i>, Mips::APPEND, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5593">5593</th><td>  { <var>529</var> <i>/* asub_s.b */</i>, Mips::ASUB_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5594">5594</th><td>  { <var>538</var> <i>/* asub_s.d */</i>, Mips::ASUB_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5595">5595</th><td>  { <var>547</var> <i>/* asub_s.h */</i>, Mips::ASUB_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5596">5596</th><td>  { <var>556</var> <i>/* asub_s.w */</i>, Mips::ASUB_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5597">5597</th><td>  { <var>565</var> <i>/* asub_u.b */</i>, Mips::ASUB_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5598">5598</th><td>  { <var>574</var> <i>/* asub_u.d */</i>, Mips::ASUB_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5599">5599</th><td>  { <var>583</var> <i>/* asub_u.h */</i>, Mips::ASUB_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5600">5600</th><td>  { <var>592</var> <i>/* asub_u.w */</i>, Mips::ASUB_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5601">5601</th><td>  { <var>601</var> <i>/* aui */</i>, Mips::AUI, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5602">5602</th><td>  { <var>601</var> <i>/* aui */</i>, Mips::AUI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="5603">5603</th><td>  { <var>605</var> <i>/* auipc */</i>, Mips::AUIPC, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5604">5604</th><td>  { <var>605</var> <i>/* auipc */</i>, Mips::AUIPC_MMR6, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="5605">5605</th><td>  { <var>611</var> <i>/* ave_s.b */</i>, Mips::AVE_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5606">5606</th><td>  { <var>619</var> <i>/* ave_s.d */</i>, Mips::AVE_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5607">5607</th><td>  { <var>627</var> <i>/* ave_s.h */</i>, Mips::AVE_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5608">5608</th><td>  { <var>635</var> <i>/* ave_s.w */</i>, Mips::AVE_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5609">5609</th><td>  { <var>643</var> <i>/* ave_u.b */</i>, Mips::AVE_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5610">5610</th><td>  { <var>651</var> <i>/* ave_u.d */</i>, Mips::AVE_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5611">5611</th><td>  { <var>659</var> <i>/* ave_u.h */</i>, Mips::AVE_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5612">5612</th><td>  { <var>667</var> <i>/* ave_u.w */</i>, Mips::AVE_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5613">5613</th><td>  { <var>675</var> <i>/* aver_s.b */</i>, Mips::AVER_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5614">5614</th><td>  { <var>684</var> <i>/* aver_s.d */</i>, Mips::AVER_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5615">5615</th><td>  { <var>693</var> <i>/* aver_s.h */</i>, Mips::AVER_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5616">5616</th><td>  { <var>702</var> <i>/* aver_s.w */</i>, Mips::AVER_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5617">5617</th><td>  { <var>711</var> <i>/* aver_u.b */</i>, Mips::AVER_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5618">5618</th><td>  { <var>720</var> <i>/* aver_u.d */</i>, Mips::AVER_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5619">5619</th><td>  { <var>729</var> <i>/* aver_u.h */</i>, Mips::AVER_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5620">5620</th><td>  { <var>738</var> <i>/* aver_u.w */</i>, Mips::AVER_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5621">5621</th><td>  { <var>747</var> <i>/* b */</i>, Mips::BEQ, Convert__regZERO__regZERO__JumpTarget1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5622">5622</th><td>  { <var>747</var> <i>/* b */</i>, Mips::B_MM_Pseudo, Convert__JumpTarget1_0, AMFBS_InMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5623">5623</th><td>  { <var>747</var> <i>/* b */</i>, Mips::BimmX16, Convert__JumpTarget1_0, AMFBS_InMips16Mode, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5624">5624</th><td>  { <var>747</var> <i>/* b */</i>, Mips::B_MMR6_Pseudo, Convert__JumpTarget1_0, AMFBS_None, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5625">5625</th><td>  { <var>747</var> <i>/* b */</i>, Mips::Bimm16, Convert__JumpTarget1_0, AMFBS_InMips16Mode, { MCK_JumpTarget, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5626">5626</th><td>  { <var>749</var> <i>/* b16 */</i>, Mips::BC16_MMR6, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5627">5627</th><td>  { <var>749</var> <i>/* b16 */</i>, Mips::B16_MM, Convert__JumpTarget1_0, AMFBS_InMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5628">5628</th><td>  { <var>753</var> <i>/* baddu */</i>, Mips::BADDu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="5629">5629</th><td>  { <var>753</var> <i>/* baddu */</i>, Mips::BADDu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="5630">5630</th><td>  { <var>759</var> <i>/* bal */</i>, Mips::BGEZAL, Convert__regZERO__JumpTarget1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5631">5631</th><td>  { <var>759</var> <i>/* bal */</i>, Mips::BAL, Convert__JumpTarget1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5632">5632</th><td>  { <var>759</var> <i>/* bal */</i>, Mips::BGEZAL_MM, Convert__regZERO__JumpTarget1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5633">5633</th><td>  { <var>763</var> <i>/* balc */</i>, Mips::BALC, Convert__JumpTarget1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5634">5634</th><td>  { <var>763</var> <i>/* balc */</i>, Mips::BALC_MMR6, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5635">5635</th><td>  { <var>768</var> <i>/* balign */</i>, Mips::BALIGN_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm2_01_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="5636">5636</th><td>  { <var>768</var> <i>/* balign */</i>, Mips::BALIGN, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm2_01_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="5637">5637</th><td>  { <var>775</var> <i>/* bbit0 */</i>, Mips::BBIT032, Convert__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5638">5638</th><td>  { <var>775</var> <i>/* bbit0 */</i>, Mips::BBIT0, Convert__GPR64AsmReg1_0__ConstantUImm5_0_Report_UImm61_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0_Report_UImm6, MCK_JumpTarget }, },</td></tr>
<tr><th id="5639">5639</th><td>  { <var>781</var> <i>/* bbit032 */</i>, Mips::BBIT032, Convert__GPR64AsmReg1_0__ConstantUImm5_01_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_JumpTarget }, },</td></tr>
<tr><th id="5640">5640</th><td>  { <var>789</var> <i>/* bbit1 */</i>, Mips::BBIT132, Convert__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5641">5641</th><td>  { <var>789</var> <i>/* bbit1 */</i>, Mips::BBIT1, Convert__GPR64AsmReg1_0__ConstantUImm5_0_Report_UImm61_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0_Report_UImm6, MCK_JumpTarget }, },</td></tr>
<tr><th id="5642">5642</th><td>  { <var>795</var> <i>/* bbit132 */</i>, Mips::BBIT132, Convert__GPR64AsmReg1_0__ConstantUImm5_01_1__JumpTarget1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_JumpTarget }, },</td></tr>
<tr><th id="5643">5643</th><td>  { <var>803</var> <i>/* bc */</i>, Mips::BC, Convert__JumpTarget1_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5644">5644</th><td>  { <var>803</var> <i>/* bc */</i>, Mips::BC_MMR6, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5645">5645</th><td>  { <var>806</var> <i>/* bc16 */</i>, Mips::BC16_MMR6, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5646">5646</th><td>  { <var>811</var> <i>/* bc1eqz */</i>, Mips::BC1EQZ, Convert__FGR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5647">5647</th><td>  { <var>818</var> <i>/* bc1eqzc */</i>, Mips::BC1EQZC_MMR6, Convert__FGR64AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5648">5648</th><td>  { <var>826</var> <i>/* bc1f */</i>, Mips::BC1F, Convert__regFCC0__JumpTarget1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5649">5649</th><td>  { <var>826</var> <i>/* bc1f */</i>, Mips::BC1F_MM, Convert__regFCC0__JumpTarget1_0, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5650">5650</th><td>  { <var>826</var> <i>/* bc1f */</i>, Mips::BC1F, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5651">5651</th><td>  { <var>826</var> <i>/* bc1f */</i>, Mips::BC1F_MM, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5652">5652</th><td>  { <var>831</var> <i>/* bc1fl */</i>, Mips::BC1FL, Convert__regFCC0__JumpTarget1_0, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5653">5653</th><td>  { <var>831</var> <i>/* bc1fl */</i>, Mips::BC1FL, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5654">5654</th><td>  { <var>837</var> <i>/* bc1nez */</i>, Mips::BC1NEZ, Convert__FGR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5655">5655</th><td>  { <var>844</var> <i>/* bc1nezc */</i>, Mips::BC1NEZC_MMR6, Convert__FGR64AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5656">5656</th><td>  { <var>852</var> <i>/* bc1t */</i>, Mips::BC1T, Convert__regFCC0__JumpTarget1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5657">5657</th><td>  { <var>852</var> <i>/* bc1t */</i>, Mips::BC1T_MM, Convert__regFCC0__JumpTarget1_0, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5658">5658</th><td>  { <var>852</var> <i>/* bc1t */</i>, Mips::BC1T, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5659">5659</th><td>  { <var>852</var> <i>/* bc1t */</i>, Mips::BC1T_MM, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5660">5660</th><td>  { <var>857</var> <i>/* bc1tl */</i>, Mips::BC1TL, Convert__regFCC0__JumpTarget1_0, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5661">5661</th><td>  { <var>857</var> <i>/* bc1tl */</i>, Mips::BC1TL, Convert__FCCAsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5662">5662</th><td>  { <var>863</var> <i>/* bc2eqz */</i>, Mips::BC2EQZ, Convert__COP2AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5663">5663</th><td>  { <var>870</var> <i>/* bc2eqzc */</i>, Mips::BC2EQZC_MMR6, Convert__COP2AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5664">5664</th><td>  { <var>878</var> <i>/* bc2nez */</i>, Mips::BC2NEZ, Convert__COP2AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5665">5665</th><td>  { <var>885</var> <i>/* bc2nezc */</i>, Mips::BC2NEZC_MMR6, Convert__COP2AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5666">5666</th><td>  { <var>893</var> <i>/* bclr.b */</i>, Mips::BCLR_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5667">5667</th><td>  { <var>900</var> <i>/* bclr.d */</i>, Mips::BCLR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5668">5668</th><td>  { <var>907</var> <i>/* bclr.h */</i>, Mips::BCLR_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5669">5669</th><td>  { <var>914</var> <i>/* bclr.w */</i>, Mips::BCLR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5670">5670</th><td>  { <var>921</var> <i>/* bclri.b */</i>, Mips::BCLRI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="5671">5671</th><td>  { <var>929</var> <i>/* bclri.d */</i>, Mips::BCLRI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="5672">5672</th><td>  { <var>937</var> <i>/* bclri.h */</i>, Mips::BCLRI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5673">5673</th><td>  { <var>945</var> <i>/* bclri.w */</i>, Mips::BCLRI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5674">5674</th><td>  { <var>953</var> <i>/* beq */</i>, Mips::BEQ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5675">5675</th><td>  { <var>953</var> <i>/* beq */</i>, Mips::BEQ_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5676">5676</th><td>  { <var>953</var> <i>/* beq */</i>, Mips::BeqImm, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5677">5677</th><td>  { <var>957</var> <i>/* beqc */</i>, Mips::BEQC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5678">5678</th><td>  { <var>957</var> <i>/* beqc */</i>, Mips::BEQC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5679">5679</th><td>  { <var>957</var> <i>/* beqc */</i>, Mips::BEQC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5680">5680</th><td>  { <var>962</var> <i>/* beql */</i>, Mips::BEQL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5681">5681</th><td>  { <var>962</var> <i>/* beql */</i>, Mips::BEQLImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5682">5682</th><td>  { <var>967</var> <i>/* beqz */</i>, Mips::BeqzRxImmX16, Convert__Reg1_0__JumpTarget1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_JumpTarget }, },</td></tr>
<tr><th id="5683">5683</th><td>  { <var>967</var> <i>/* beqz */</i>, Mips::BEQ, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5684">5684</th><td>  { <var>967</var> <i>/* beqz */</i>, Mips::BEQ_MM, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5685">5685</th><td>  { <var>967</var> <i>/* beqz */</i>, Mips::BeqzRxImm16, Convert__Reg1_0__JumpTarget1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_JumpTarget, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5686">5686</th><td>  { <var>972</var> <i>/* beqz16 */</i>, Mips::BEQZ16_MM, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5687">5687</th><td>  { <var>972</var> <i>/* beqz16 */</i>, Mips::BEQZC16_MMR6, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5688">5688</th><td>  { <var>979</var> <i>/* beqzalc */</i>, Mips::BEQZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5689">5689</th><td>  { <var>979</var> <i>/* beqzalc */</i>, Mips::BEQZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5690">5690</th><td>  { <var>987</var> <i>/* beqzc */</i>, Mips::BEQZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5691">5691</th><td>  { <var>987</var> <i>/* beqzc */</i>, Mips::BEQZC_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5692">5692</th><td>  { <var>987</var> <i>/* beqzc */</i>, Mips::BEQZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5693">5693</th><td>  { <var>987</var> <i>/* beqzc */</i>, Mips::BEQZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5694">5694</th><td>  { <var>993</var> <i>/* beqzc16 */</i>, Mips::BEQZC16_MMR6, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5695">5695</th><td>  { <var>1001</var> <i>/* beqzl */</i>, Mips::BEQL, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5696">5696</th><td>  { <var>1007</var> <i>/* bge */</i>, Mips::BGE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5697">5697</th><td>  { <var>1007</var> <i>/* bge */</i>, Mips::BGEImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5698">5698</th><td>  { <var>1011</var> <i>/* bgec */</i>, Mips::BGEC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5699">5699</th><td>  { <var>1011</var> <i>/* bgec */</i>, Mips::BGEC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5700">5700</th><td>  { <var>1011</var> <i>/* bgec */</i>, Mips::BGEC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5701">5701</th><td>  { <var>1016</var> <i>/* bgel */</i>, Mips::BGEL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5702">5702</th><td>  { <var>1016</var> <i>/* bgel */</i>, Mips::BGELImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5703">5703</th><td>  { <var>1021</var> <i>/* bgeu */</i>, Mips::BGEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5704">5704</th><td>  { <var>1021</var> <i>/* bgeu */</i>, Mips::BGEUImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5705">5705</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, Mips::BGEUC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5706">5706</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, Mips::BGEUC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5707">5707</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, Mips::BGEUC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5708">5708</th><td>  { <var>1032</var> <i>/* bgeul */</i>, Mips::BGEUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5709">5709</th><td>  { <var>1032</var> <i>/* bgeul */</i>, Mips::BGEULImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5710">5710</th><td>  { <var>1038</var> <i>/* bgez */</i>, Mips::BGEZ, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5711">5711</th><td>  { <var>1038</var> <i>/* bgez */</i>, Mips::BGEZ_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5712">5712</th><td>  { <var>1043</var> <i>/* bgezal */</i>, Mips::BGEZAL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5713">5713</th><td>  { <var>1043</var> <i>/* bgezal */</i>, Mips::BGEZAL_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5714">5714</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, Mips::BGEZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5715">5715</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, Mips::BGEZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5716">5716</th><td>  { <var>1058</var> <i>/* bgezall */</i>, Mips::BGEZALL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5717">5717</th><td>  { <var>1066</var> <i>/* bgezals */</i>, Mips::BGEZALS_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5718">5718</th><td>  { <var>1074</var> <i>/* bgezc */</i>, Mips::BGEZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5719">5719</th><td>  { <var>1074</var> <i>/* bgezc */</i>, Mips::BGEZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5720">5720</th><td>  { <var>1074</var> <i>/* bgezc */</i>, Mips::BGEZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5721">5721</th><td>  { <var>1080</var> <i>/* bgezl */</i>, Mips::BGEZL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5722">5722</th><td>  { <var>1086</var> <i>/* bgt */</i>, Mips::BGT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5723">5723</th><td>  { <var>1086</var> <i>/* bgt */</i>, Mips::BGTImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5724">5724</th><td>  { <var>1090</var> <i>/* bgtl */</i>, Mips::BGTL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5725">5725</th><td>  { <var>1090</var> <i>/* bgtl */</i>, Mips::BGTLImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5726">5726</th><td>  { <var>1095</var> <i>/* bgtu */</i>, Mips::BGTU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5727">5727</th><td>  { <var>1095</var> <i>/* bgtu */</i>, Mips::BGTUImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5728">5728</th><td>  { <var>1100</var> <i>/* bgtul */</i>, Mips::BGTUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5729">5729</th><td>  { <var>1100</var> <i>/* bgtul */</i>, Mips::BGTULImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5730">5730</th><td>  { <var>1106</var> <i>/* bgtz */</i>, Mips::BGTZ, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5731">5731</th><td>  { <var>1106</var> <i>/* bgtz */</i>, Mips::BGTZ_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5732">5732</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, Mips::BGTZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5733">5733</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, Mips::BGTZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5734">5734</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, Mips::BGTZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5735">5735</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, Mips::BGTZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5736">5736</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, Mips::BGTZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5737">5737</th><td>  { <var>1125</var> <i>/* bgtzl */</i>, Mips::BGTZL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5738">5738</th><td>  { <var>1131</var> <i>/* binsl.b */</i>, Mips::BINSL_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5739">5739</th><td>  { <var>1139</var> <i>/* binsl.d */</i>, Mips::BINSL_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5740">5740</th><td>  { <var>1147</var> <i>/* binsl.h */</i>, Mips::BINSL_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5741">5741</th><td>  { <var>1155</var> <i>/* binsl.w */</i>, Mips::BINSL_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5742">5742</th><td>  { <var>1163</var> <i>/* binsli.b */</i>, Mips::BINSLI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="5743">5743</th><td>  { <var>1172</var> <i>/* binsli.d */</i>, Mips::BINSLI_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="5744">5744</th><td>  { <var>1181</var> <i>/* binsli.h */</i>, Mips::BINSLI_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5745">5745</th><td>  { <var>1190</var> <i>/* binsli.w */</i>, Mips::BINSLI_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5746">5746</th><td>  { <var>1199</var> <i>/* binsr.b */</i>, Mips::BINSR_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5747">5747</th><td>  { <var>1207</var> <i>/* binsr.d */</i>, Mips::BINSR_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5748">5748</th><td>  { <var>1215</var> <i>/* binsr.h */</i>, Mips::BINSR_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5749">5749</th><td>  { <var>1223</var> <i>/* binsr.w */</i>, Mips::BINSR_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5750">5750</th><td>  { <var>1231</var> <i>/* binsri.b */</i>, Mips::BINSRI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="5751">5751</th><td>  { <var>1240</var> <i>/* binsri.d */</i>, Mips::BINSRI_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="5752">5752</th><td>  { <var>1249</var> <i>/* binsri.h */</i>, Mips::BINSRI_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5753">5753</th><td>  { <var>1258</var> <i>/* binsri.w */</i>, Mips::BINSRI_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5754">5754</th><td>  { <var>1267</var> <i>/* bitrev */</i>, Mips::BITREV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5755">5755</th><td>  { <var>1267</var> <i>/* bitrev */</i>, Mips::BITREV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5756">5756</th><td>  { <var>1274</var> <i>/* bitswap */</i>, Mips::BITSWAP, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5757">5757</th><td>  { <var>1274</var> <i>/* bitswap */</i>, Mips::BITSWAP_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="5758">5758</th><td>  { <var>1282</var> <i>/* ble */</i>, Mips::BLE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5759">5759</th><td>  { <var>1282</var> <i>/* ble */</i>, Mips::BLEImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5760">5760</th><td>  { <var>1286</var> <i>/* blel */</i>, Mips::BLEL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5761">5761</th><td>  { <var>1286</var> <i>/* blel */</i>, Mips::BLELImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5762">5762</th><td>  { <var>1291</var> <i>/* bleu */</i>, Mips::BLEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5763">5763</th><td>  { <var>1291</var> <i>/* bleu */</i>, Mips::BLEUImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5764">5764</th><td>  { <var>1296</var> <i>/* bleul */</i>, Mips::BLEUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5765">5765</th><td>  { <var>1296</var> <i>/* bleul */</i>, Mips::BLEULImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5766">5766</th><td>  { <var>1302</var> <i>/* blez */</i>, Mips::BLEZ, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5767">5767</th><td>  { <var>1302</var> <i>/* blez */</i>, Mips::BLEZ_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5768">5768</th><td>  { <var>1307</var> <i>/* blezalc */</i>, Mips::BLEZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5769">5769</th><td>  { <var>1307</var> <i>/* blezalc */</i>, Mips::BLEZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5770">5770</th><td>  { <var>1315</var> <i>/* blezc */</i>, Mips::BLEZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5771">5771</th><td>  { <var>1315</var> <i>/* blezc */</i>, Mips::BLEZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5772">5772</th><td>  { <var>1315</var> <i>/* blezc */</i>, Mips::BLEZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5773">5773</th><td>  { <var>1321</var> <i>/* blezl */</i>, Mips::BLEZL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5774">5774</th><td>  { <var>1327</var> <i>/* blt */</i>, Mips::BLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5775">5775</th><td>  { <var>1327</var> <i>/* blt */</i>, Mips::BLTImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5776">5776</th><td>  { <var>1331</var> <i>/* bltc */</i>, Mips::BLTC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5777">5777</th><td>  { <var>1331</var> <i>/* bltc */</i>, Mips::BLTC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5778">5778</th><td>  { <var>1331</var> <i>/* bltc */</i>, Mips::BLTC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5779">5779</th><td>  { <var>1336</var> <i>/* bltl */</i>, Mips::BLTL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5780">5780</th><td>  { <var>1336</var> <i>/* bltl */</i>, Mips::BLTLImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5781">5781</th><td>  { <var>1341</var> <i>/* bltu */</i>, Mips::BLTU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5782">5782</th><td>  { <var>1341</var> <i>/* bltu */</i>, Mips::BLTUImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5783">5783</th><td>  { <var>1346</var> <i>/* bltuc */</i>, Mips::BLTUC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5784">5784</th><td>  { <var>1346</var> <i>/* bltuc */</i>, Mips::BLTUC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5785">5785</th><td>  { <var>1346</var> <i>/* bltuc */</i>, Mips::BLTUC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5786">5786</th><td>  { <var>1352</var> <i>/* bltul */</i>, Mips::BLTUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5787">5787</th><td>  { <var>1352</var> <i>/* bltul */</i>, Mips::BLTULImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5788">5788</th><td>  { <var>1358</var> <i>/* bltz */</i>, Mips::BLTZ, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5789">5789</th><td>  { <var>1358</var> <i>/* bltz */</i>, Mips::BLTZ_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5790">5790</th><td>  { <var>1363</var> <i>/* bltzal */</i>, Mips::BLTZAL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5791">5791</th><td>  { <var>1363</var> <i>/* bltzal */</i>, Mips::BLTZAL_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5792">5792</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, Mips::BLTZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5793">5793</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, Mips::BLTZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5794">5794</th><td>  { <var>1378</var> <i>/* bltzall */</i>, Mips::BLTZALL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5795">5795</th><td>  { <var>1386</var> <i>/* bltzals */</i>, Mips::BLTZALS_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5796">5796</th><td>  { <var>1394</var> <i>/* bltzc */</i>, Mips::BLTZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5797">5797</th><td>  { <var>1394</var> <i>/* bltzc */</i>, Mips::BLTZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5798">5798</th><td>  { <var>1394</var> <i>/* bltzc */</i>, Mips::BLTZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5799">5799</th><td>  { <var>1400</var> <i>/* bltzl */</i>, Mips::BLTZL, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5800">5800</th><td>  { <var>1406</var> <i>/* bmnz.v */</i>, Mips::BMNZ_V, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5801">5801</th><td>  { <var>1413</var> <i>/* bmnzi.b */</i>, Mips::BMNZI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="5802">5802</th><td>  { <var>1421</var> <i>/* bmz.v */</i>, Mips::BMZ_V, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5803">5803</th><td>  { <var>1427</var> <i>/* bmzi.b */</i>, Mips::BMZI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="5804">5804</th><td>  { <var>1434</var> <i>/* bne */</i>, Mips::BNE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5805">5805</th><td>  { <var>1434</var> <i>/* bne */</i>, Mips::BNE_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5806">5806</th><td>  { <var>1434</var> <i>/* bne */</i>, Mips::BneImm, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5807">5807</th><td>  { <var>1438</var> <i>/* bnec */</i>, Mips::BNEC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5808">5808</th><td>  { <var>1438</var> <i>/* bnec */</i>, Mips::BNEC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5809">5809</th><td>  { <var>1438</var> <i>/* bnec */</i>, Mips::BNEC64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5810">5810</th><td>  { <var>1443</var> <i>/* bneg.b */</i>, Mips::BNEG_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5811">5811</th><td>  { <var>1450</var> <i>/* bneg.d */</i>, Mips::BNEG_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5812">5812</th><td>  { <var>1457</var> <i>/* bneg.h */</i>, Mips::BNEG_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5813">5813</th><td>  { <var>1464</var> <i>/* bneg.w */</i>, Mips::BNEG_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5814">5814</th><td>  { <var>1471</var> <i>/* bnegi.b */</i>, Mips::BNEGI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="5815">5815</th><td>  { <var>1479</var> <i>/* bnegi.d */</i>, Mips::BNEGI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="5816">5816</th><td>  { <var>1487</var> <i>/* bnegi.h */</i>, Mips::BNEGI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5817">5817</th><td>  { <var>1495</var> <i>/* bnegi.w */</i>, Mips::BNEGI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5818">5818</th><td>  { <var>1503</var> <i>/* bnel */</i>, Mips::BNEL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5819">5819</th><td>  { <var>1503</var> <i>/* bnel */</i>, Mips::BNELImmMacro, Convert__GPR32AsmReg1_0__Imm1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_Imm, MCK_JumpTarget }, },</td></tr>
<tr><th id="5820">5820</th><td>  { <var>1508</var> <i>/* bnez */</i>, Mips::BnezRxImmX16, Convert__Reg1_0__JumpTarget1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_JumpTarget }, },</td></tr>
<tr><th id="5821">5821</th><td>  { <var>1508</var> <i>/* bnez */</i>, Mips::BNE, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5822">5822</th><td>  { <var>1508</var> <i>/* bnez */</i>, Mips::BNE_MM, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5823">5823</th><td>  { <var>1508</var> <i>/* bnez */</i>, Mips::BnezRxImm16, Convert__Reg1_0__JumpTarget1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_JumpTarget, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5824">5824</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, Mips::BNEZ16_MM, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5825">5825</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, Mips::BNEZC16_MMR6, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5826">5826</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, Mips::BNEZALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5827">5827</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, Mips::BNEZALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5828">5828</th><td>  { <var>1528</var> <i>/* bnezc */</i>, Mips::BNEZC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5829">5829</th><td>  { <var>1528</var> <i>/* bnezc */</i>, Mips::BNEZC_MM, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5830">5830</th><td>  { <var>1528</var> <i>/* bnezc */</i>, Mips::BNEZC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5831">5831</th><td>  { <var>1528</var> <i>/* bnezc */</i>, Mips::BNEZC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5832">5832</th><td>  { <var>1534</var> <i>/* bnezc16 */</i>, Mips::BNEZC16_MMR6, Convert__GPRMM16AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5833">5833</th><td>  { <var>1542</var> <i>/* bnezl */</i>, Mips::BNEL, Convert__GPR32AsmReg1_0__regZERO__JumpTarget1_1, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5834">5834</th><td>  { <var>1548</var> <i>/* bnvc */</i>, Mips::BNVC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5835">5835</th><td>  { <var>1548</var> <i>/* bnvc */</i>, Mips::BNVC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5836">5836</th><td>  { <var>1553</var> <i>/* bnz.b */</i>, Mips::BNZ_B, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5837">5837</th><td>  { <var>1559</var> <i>/* bnz.d */</i>, Mips::BNZ_D, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5838">5838</th><td>  { <var>1565</var> <i>/* bnz.h */</i>, Mips::BNZ_H, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5839">5839</th><td>  { <var>1571</var> <i>/* bnz.v */</i>, Mips::BNZ_V, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5840">5840</th><td>  { <var>1577</var> <i>/* bnz.w */</i>, Mips::BNZ_W, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5841">5841</th><td>  { <var>1583</var> <i>/* bovc */</i>, Mips::BOVC, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5842">5842</th><td>  { <var>1583</var> <i>/* bovc */</i>, Mips::BOVC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__JumpTarget1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5843">5843</th><td>  { <var>1588</var> <i>/* bposge32 */</i>, Mips::BPOSGE32_MM, Convert__JumpTarget1_0, AMFBS_InMicroMips_NotMips32r6_HasDSP, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5844">5844</th><td>  { <var>1588</var> <i>/* bposge32 */</i>, Mips::BPOSGE32, Convert__JumpTarget1_0, AMFBS_HasDSP_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5845">5845</th><td>  { <var>1597</var> <i>/* bposge32c */</i>, Mips::BPOSGE32C_MMR3, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasDSPR3, { MCK_JumpTarget }, },</td></tr>
<tr><th id="5846">5846</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK, Convert__imm_95_0__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="5847">5847</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK_MM, Convert__imm_95_0__imm_95_0, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="5848">5848</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::Break16, Convert_NoOperands, AMFBS_InMips16Mode, { MCK_0 }, },</td></tr>
<tr><th id="5849">5849</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK, Convert__ConstantUImm10_01_0__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="5850">5850</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK_MM, Convert__ConstantUImm10_01_0__imm_95_0, AMFBS_InMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="5851">5851</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK, Convert__ConstantUImm10_01_0__ConstantUImm10_01_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_ConstantUImm10_0, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="5852">5852</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK_MMR6, Convert__ConstantUImm10_01_0__ConstantUImm10_01_1, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm10_0, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="5853">5853</th><td>  { <var>1607</var> <i>/* break */</i>, Mips::BREAK_MM, Convert__ConstantUImm10_01_0__ConstantUImm10_01_1, AMFBS_InMicroMips, { MCK_ConstantUImm10_0, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="5854">5854</th><td>  { <var>1613</var> <i>/* break16 */</i>, Mips::BREAK16_MM, Convert__ConstantUImm4_01_0, AMFBS_InMicroMips_NotMips32r6, { MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5855">5855</th><td>  { <var>1613</var> <i>/* break16 */</i>, Mips::BREAK16_MMR6, Convert__ConstantUImm4_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5856">5856</th><td>  { <var>1621</var> <i>/* bsel.v */</i>, Mips::BSEL_V, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5857">5857</th><td>  { <var>1628</var> <i>/* bseli.b */</i>, Mips::BSELI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="5858">5858</th><td>  { <var>1636</var> <i>/* bset.b */</i>, Mips::BSET_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5859">5859</th><td>  { <var>1643</var> <i>/* bset.d */</i>, Mips::BSET_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5860">5860</th><td>  { <var>1650</var> <i>/* bset.h */</i>, Mips::BSET_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5861">5861</th><td>  { <var>1657</var> <i>/* bset.w */</i>, Mips::BSET_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="5862">5862</th><td>  { <var>1664</var> <i>/* bseti.b */</i>, Mips::BSETI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="5863">5863</th><td>  { <var>1672</var> <i>/* bseti.d */</i>, Mips::BSETI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="5864">5864</th><td>  { <var>1680</var> <i>/* bseti.h */</i>, Mips::BSETI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="5865">5865</th><td>  { <var>1688</var> <i>/* bseti.w */</i>, Mips::BSETI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="5866">5866</th><td>  { <var>1696</var> <i>/* bteqz */</i>, Mips::BteqzX16, Convert__SImm161_0, AMFBS_InMips16Mode, { MCK_SImm16 }, },</td></tr>
<tr><th id="5867">5867</th><td>  { <var>1696</var> <i>/* bteqz */</i>, Mips::Bteqz16, Convert__SImm161_0, AMFBS_InMips16Mode, { MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5868">5868</th><td>  { <var>1702</var> <i>/* btnez */</i>, Mips::BtnezX16, Convert__SImm161_0, AMFBS_InMips16Mode, { MCK_SImm16 }, },</td></tr>
<tr><th id="5869">5869</th><td>  { <var>1702</var> <i>/* btnez */</i>, Mips::Btnez16, Convert__SImm161_0, AMFBS_InMips16Mode, { MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="5870">5870</th><td>  { <var>1708</var> <i>/* bz.b */</i>, Mips::BZ_B, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5871">5871</th><td>  { <var>1713</var> <i>/* bz.d */</i>, Mips::BZ_D, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5872">5872</th><td>  { <var>1718</var> <i>/* bz.h */</i>, Mips::BZ_H, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5873">5873</th><td>  { <var>1723</var> <i>/* bz.v */</i>, Mips::BZ_V, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5874">5874</th><td>  { <var>1728</var> <i>/* bz.w */</i>, Mips::BZ_W, Convert__MSA128AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="5875">5875</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5876">5876</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5877">5877</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5878">5878</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5879">5879</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5880">5880</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5881">5881</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5882">5882</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, Mips::C_EQ_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5883">5883</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, Mips::C_EQ_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5884">5884</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, Mips::C_EQ_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5885">5885</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, Mips::C_EQ_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5886">5886</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, Mips::C_EQ_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5887">5887</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5888">5888</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5889">5889</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5890">5890</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5891">5891</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5892">5892</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5893">5893</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5894">5894</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, Mips::C_F_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5895">5895</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, Mips::C_F_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5896">5896</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, Mips::C_F_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5897">5897</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, Mips::C_F_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5898">5898</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, Mips::C_F_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5899">5899</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5900">5900</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5901">5901</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5902">5902</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5903">5903</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5904">5904</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5905">5905</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5906">5906</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, Mips::C_LE_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5907">5907</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, Mips::C_LE_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5908">5908</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, Mips::C_LE_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5909">5909</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, Mips::C_LE_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5910">5910</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, Mips::C_LE_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5911">5911</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5912">5912</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5913">5913</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5914">5914</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5915">5915</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5916">5916</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5917">5917</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5918">5918</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, Mips::C_LT_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5919">5919</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, Mips::C_LT_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5920">5920</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, Mips::C_LT_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5921">5921</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, Mips::C_LT_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5922">5922</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, Mips::C_LT_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5923">5923</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5924">5924</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5925">5925</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5926">5926</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5927">5927</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5928">5928</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5929">5929</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5930">5930</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, Mips::C_NGE_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5931">5931</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, Mips::C_NGE_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5932">5932</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, Mips::C_NGE_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5933">5933</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, Mips::C_NGE_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5934">5934</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, Mips::C_NGE_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5935">5935</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5936">5936</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5937">5937</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5938">5938</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5939">5939</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5940">5940</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5941">5941</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5942">5942</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, Mips::C_NGL_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5943">5943</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, Mips::C_NGL_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5944">5944</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, Mips::C_NGL_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5945">5945</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, Mips::C_NGL_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5946">5946</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, Mips::C_NGL_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5947">5947</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5948">5948</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5949">5949</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5950">5950</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5951">5951</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5952">5952</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5953">5953</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5954">5954</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, Mips::C_NGLE_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5955">5955</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, Mips::C_NGLE_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5956">5956</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, Mips::C_NGLE_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5957">5957</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, Mips::C_NGLE_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5958">5958</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, Mips::C_NGLE_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5959">5959</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5960">5960</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5961">5961</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5962">5962</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5963">5963</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5964">5964</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5965">5965</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5966">5966</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, Mips::C_NGT_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5967">5967</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, Mips::C_NGT_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5968">5968</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, Mips::C_NGT_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5969">5969</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, Mips::C_NGT_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5970">5970</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, Mips::C_NGT_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5971">5971</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5972">5972</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5973">5973</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5974">5974</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5975">5975</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5976">5976</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5977">5977</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5978">5978</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, Mips::C_OLE_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5979">5979</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, Mips::C_OLE_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5980">5980</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, Mips::C_OLE_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5981">5981</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, Mips::C_OLE_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5982">5982</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, Mips::C_OLE_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5983">5983</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5984">5984</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5985">5985</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5986">5986</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5987">5987</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5988">5988</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5989">5989</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5990">5990</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, Mips::C_OLT_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5991">5991</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, Mips::C_OLT_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5992">5992</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, Mips::C_OLT_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5993">5993</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, Mips::C_OLT_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5994">5994</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, Mips::C_OLT_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="5995">5995</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5996">5996</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="5997">5997</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5998">5998</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="5999">5999</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6000">6000</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6001">6001</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6002">6002</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, Mips::C_SEQ_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6003">6003</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, Mips::C_SEQ_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6004">6004</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, Mips::C_SEQ_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6005">6005</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, Mips::C_SEQ_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6006">6006</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, Mips::C_SEQ_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6007">6007</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6008">6008</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6009">6009</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6010">6010</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6011">6011</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6012">6012</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6013">6013</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6014">6014</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, Mips::C_SF_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6015">6015</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, Mips::C_SF_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6016">6016</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, Mips::C_SF_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6017">6017</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, Mips::C_SF_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6018">6018</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, Mips::C_SF_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6019">6019</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6020">6020</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6021">6021</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6022">6022</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6023">6023</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6024">6024</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6025">6025</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6026">6026</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, Mips::C_UEQ_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6027">6027</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, Mips::C_UEQ_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6028">6028</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, Mips::C_UEQ_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6029">6029</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, Mips::C_UEQ_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6030">6030</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, Mips::C_UEQ_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6031">6031</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6032">6032</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6033">6033</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6034">6034</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6035">6035</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6036">6036</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6037">6037</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6038">6038</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, Mips::C_ULE_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6039">6039</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, Mips::C_ULE_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6040">6040</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, Mips::C_ULE_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6041">6041</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, Mips::C_ULE_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6042">6042</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, Mips::C_ULE_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6043">6043</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6044">6044</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6045">6045</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6046">6046</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6047">6047</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6048">6048</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6049">6049</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6050">6050</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, Mips::C_ULT_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6051">6051</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, Mips::C_ULT_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6052">6052</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, Mips::C_ULT_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6053">6053</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, Mips::C_ULT_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6054">6054</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, Mips::C_ULT_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6055">6055</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D32, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6056">6056</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D32_MM, Convert__regFCC0__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6057">6057</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D64, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6058">6058</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D64_MM, Convert__regFCC0__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6059">6059</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D32, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6060">6060</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D32_MM, Convert__FCCAsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6061">6061</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D64, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6062">6062</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, Mips::C_UN_D64_MM, Convert__FCCAsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6063">6063</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, Mips::C_UN_S, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6064">6064</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, Mips::C_UN_S_MM, Convert__regFCC0__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6065">6065</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, Mips::C_UN_S, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6066">6066</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, Mips::C_UN_S_MM, Convert__FCCAsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FCCAsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6067">6067</th><td>  { <var>1977</var> <i>/* cache */</i>, Mips::CACHE_R6, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6068">6068</th><td>  { <var>1977</var> <i>/* cache */</i>, Mips::CACHE, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="6069">6069</th><td>  { <var>1977</var> <i>/* cache */</i>, Mips::CACHE_MM, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_InMicroMips_NotMips32r6, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="6070">6070</th><td>  { <var>1977</var> <i>/* cache */</i>, Mips::CACHE_MMR6, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="6071">6071</th><td>  { <var>1983</var> <i>/* cachee */</i>, Mips::CACHEE, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6072">6072</th><td>  { <var>1983</var> <i>/* cachee */</i>, Mips::CACHEE_MM, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_InMicroMips_HasEVA, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6073">6073</th><td>  { <var>1990</var> <i>/* ceil.l.d */</i>, Mips::CEIL_L_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6074">6074</th><td>  { <var>1990</var> <i>/* ceil.l.d */</i>, Mips::CEIL_L_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6075">6075</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, Mips::CEIL_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6076">6076</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, Mips::CEIL_L_S_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6077">6077</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, Mips::CEIL_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6078">6078</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, Mips::CEIL_W_D_MMR6, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6079">6079</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, Mips::CEIL_W_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6080">6080</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, Mips::CEIL_W_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6081">6081</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, Mips::CEIL_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6082">6082</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, Mips::CEIL_W_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6083">6083</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, Mips::CEIL_W_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6084">6084</th><td>  { <var>2026</var> <i>/* ceq.b */</i>, Mips::CEQ_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6085">6085</th><td>  { <var>2032</var> <i>/* ceq.d */</i>, Mips::CEQ_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6086">6086</th><td>  { <var>2038</var> <i>/* ceq.h */</i>, Mips::CEQ_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6087">6087</th><td>  { <var>2044</var> <i>/* ceq.w */</i>, Mips::CEQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6088">6088</th><td>  { <var>2050</var> <i>/* ceqi.b */</i>, Mips::CEQI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6089">6089</th><td>  { <var>2057</var> <i>/* ceqi.d */</i>, Mips::CEQI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6090">6090</th><td>  { <var>2064</var> <i>/* ceqi.h */</i>, Mips::CEQI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6091">6091</th><td>  { <var>2071</var> <i>/* ceqi.w */</i>, Mips::CEQI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6092">6092</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, Mips::CFC1, Convert__GPR32AsmReg1_0__CCRAsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_CCRAsmReg }, },</td></tr>
<tr><th id="6093">6093</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, Mips::CFC1_MM, Convert__GPR32AsmReg1_0__CCRAsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_CCRAsmReg }, },</td></tr>
<tr><th id="6094">6094</th><td>  { <var>2083</var> <i>/* cfc2 */</i>, Mips::CFC2_MM, Convert__GPR32AsmReg1_0__COP2AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="6095">6095</th><td>  { <var>2088</var> <i>/* cfcmsa */</i>, Mips::CFCMSA, Convert__GPR32AsmReg1_0__MSACtrlAsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSACtrlAsmReg }, },</td></tr>
<tr><th id="6096">6096</th><td>  { <var>2095</var> <i>/* cftc1 */</i>, Mips::CFTC1, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6097">6097</th><td>  { <var>2101</var> <i>/* cins */</i>, Mips::CINS, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6098">6098</th><td>  { <var>2101</var> <i>/* cins */</i>, Mips::CINS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6099">6099</th><td>  { <var>2101</var> <i>/* cins */</i>, Mips::CINS, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6100">6100</th><td>  { <var>2101</var> <i>/* cins */</i>, Mips::CINS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_32_Norm1_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6101">6101</th><td>  { <var>2106</var> <i>/* cins32 */</i>, Mips::CINS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6102">6102</th><td>  { <var>2106</var> <i>/* cins32 */</i>, Mips::CINS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6103">6103</th><td>  { <var>2113</var> <i>/* class.d */</i>, Mips::CLASS_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6104">6104</th><td>  { <var>2113</var> <i>/* class.d */</i>, Mips::CLASS_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6105">6105</th><td>  { <var>2121</var> <i>/* class.s */</i>, Mips::CLASS_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6106">6106</th><td>  { <var>2121</var> <i>/* class.s */</i>, Mips::CLASS_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6107">6107</th><td>  { <var>2129</var> <i>/* cle_s.b */</i>, Mips::CLE_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6108">6108</th><td>  { <var>2137</var> <i>/* cle_s.d */</i>, Mips::CLE_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6109">6109</th><td>  { <var>2145</var> <i>/* cle_s.h */</i>, Mips::CLE_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6110">6110</th><td>  { <var>2153</var> <i>/* cle_s.w */</i>, Mips::CLE_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6111">6111</th><td>  { <var>2161</var> <i>/* cle_u.b */</i>, Mips::CLE_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6112">6112</th><td>  { <var>2169</var> <i>/* cle_u.d */</i>, Mips::CLE_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6113">6113</th><td>  { <var>2177</var> <i>/* cle_u.h */</i>, Mips::CLE_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6114">6114</th><td>  { <var>2185</var> <i>/* cle_u.w */</i>, Mips::CLE_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6115">6115</th><td>  { <var>2193</var> <i>/* clei_s.b */</i>, Mips::CLEI_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6116">6116</th><td>  { <var>2202</var> <i>/* clei_s.d */</i>, Mips::CLEI_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6117">6117</th><td>  { <var>2211</var> <i>/* clei_s.h */</i>, Mips::CLEI_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6118">6118</th><td>  { <var>2220</var> <i>/* clei_s.w */</i>, Mips::CLEI_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6119">6119</th><td>  { <var>2229</var> <i>/* clei_u.b */</i>, Mips::CLEI_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6120">6120</th><td>  { <var>2238</var> <i>/* clei_u.d */</i>, Mips::CLEI_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6121">6121</th><td>  { <var>2247</var> <i>/* clei_u.h */</i>, Mips::CLEI_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6122">6122</th><td>  { <var>2256</var> <i>/* clei_u.w */</i>, Mips::CLEI_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6123">6123</th><td>  { <var>2265</var> <i>/* clo */</i>, Mips::CLO, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6124">6124</th><td>  { <var>2265</var> <i>/* clo */</i>, Mips::CLO_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6125">6125</th><td>  { <var>2265</var> <i>/* clo */</i>, Mips::CLO_R6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6126">6126</th><td>  { <var>2265</var> <i>/* clo */</i>, Mips::CLO_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6127">6127</th><td>  { <var>2269</var> <i>/* clt_s.b */</i>, Mips::CLT_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6128">6128</th><td>  { <var>2277</var> <i>/* clt_s.d */</i>, Mips::CLT_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6129">6129</th><td>  { <var>2285</var> <i>/* clt_s.h */</i>, Mips::CLT_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6130">6130</th><td>  { <var>2293</var> <i>/* clt_s.w */</i>, Mips::CLT_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6131">6131</th><td>  { <var>2301</var> <i>/* clt_u.b */</i>, Mips::CLT_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6132">6132</th><td>  { <var>2309</var> <i>/* clt_u.d */</i>, Mips::CLT_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6133">6133</th><td>  { <var>2317</var> <i>/* clt_u.h */</i>, Mips::CLT_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6134">6134</th><td>  { <var>2325</var> <i>/* clt_u.w */</i>, Mips::CLT_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6135">6135</th><td>  { <var>2333</var> <i>/* clti_s.b */</i>, Mips::CLTI_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6136">6136</th><td>  { <var>2342</var> <i>/* clti_s.d */</i>, Mips::CLTI_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6137">6137</th><td>  { <var>2351</var> <i>/* clti_s.h */</i>, Mips::CLTI_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6138">6138</th><td>  { <var>2360</var> <i>/* clti_s.w */</i>, Mips::CLTI_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6139">6139</th><td>  { <var>2369</var> <i>/* clti_u.b */</i>, Mips::CLTI_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6140">6140</th><td>  { <var>2378</var> <i>/* clti_u.d */</i>, Mips::CLTI_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6141">6141</th><td>  { <var>2387</var> <i>/* clti_u.h */</i>, Mips::CLTI_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6142">6142</th><td>  { <var>2396</var> <i>/* clti_u.w */</i>, Mips::CLTI_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6143">6143</th><td>  { <var>2405</var> <i>/* clz */</i>, Mips::CLZ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6144">6144</th><td>  { <var>2405</var> <i>/* clz */</i>, Mips::CLZ_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6145">6145</th><td>  { <var>2405</var> <i>/* clz */</i>, Mips::CLZ_R6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6146">6146</th><td>  { <var>2405</var> <i>/* clz */</i>, Mips::CLZ_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6147">6147</th><td>  { <var>2409</var> <i>/* cmp */</i>, Mips::CmpRxRy16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="6148">6148</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, Mips::CMP_F_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6149">6149</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, Mips::CMP_AF_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6150">6150</th><td>  { <var>2422</var> <i>/* cmp.af.s */</i>, Mips::CMP_F_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6151">6151</th><td>  { <var>2422</var> <i>/* cmp.af.s */</i>, Mips::CMP_AF_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6152">6152</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, Mips::CMP_EQ_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6153">6153</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, Mips::CMP_EQ_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6154">6154</th><td>  { <var>2440</var> <i>/* cmp.eq.ph */</i>, Mips::CMP_EQ_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6155">6155</th><td>  { <var>2440</var> <i>/* cmp.eq.ph */</i>, Mips::CMP_EQ_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6156">6156</th><td>  { <var>2450</var> <i>/* cmp.eq.s */</i>, Mips::CMP_EQ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6157">6157</th><td>  { <var>2450</var> <i>/* cmp.eq.s */</i>, Mips::CMP_EQ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6158">6158</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, Mips::CMP_LE_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6159">6159</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, Mips::CMP_LE_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6160">6160</th><td>  { <var>2468</var> <i>/* cmp.le.ph */</i>, Mips::CMP_LE_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6161">6161</th><td>  { <var>2468</var> <i>/* cmp.le.ph */</i>, Mips::CMP_LE_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6162">6162</th><td>  { <var>2478</var> <i>/* cmp.le.s */</i>, Mips::CMP_LE_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6163">6163</th><td>  { <var>2478</var> <i>/* cmp.le.s */</i>, Mips::CMP_LE_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6164">6164</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, Mips::CMP_LT_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6165">6165</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, Mips::CMP_LT_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6166">6166</th><td>  { <var>2496</var> <i>/* cmp.lt.ph */</i>, Mips::CMP_LT_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6167">6167</th><td>  { <var>2496</var> <i>/* cmp.lt.ph */</i>, Mips::CMP_LT_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6168">6168</th><td>  { <var>2506</var> <i>/* cmp.lt.s */</i>, Mips::CMP_LT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6169">6169</th><td>  { <var>2506</var> <i>/* cmp.lt.s */</i>, Mips::CMP_LT_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6170">6170</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, Mips::CMP_SAF_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6171">6171</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, Mips::CMP_SAF_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6172">6172</th><td>  { <var>2525</var> <i>/* cmp.saf.s */</i>, Mips::CMP_SAF_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6173">6173</th><td>  { <var>2525</var> <i>/* cmp.saf.s */</i>, Mips::CMP_SAF_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6174">6174</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, Mips::CMP_SEQ_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6175">6175</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, Mips::CMP_SEQ_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6176">6176</th><td>  { <var>2545</var> <i>/* cmp.seq.s */</i>, Mips::CMP_SEQ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6177">6177</th><td>  { <var>2545</var> <i>/* cmp.seq.s */</i>, Mips::CMP_SEQ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6178">6178</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, Mips::CMP_SLE_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6179">6179</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, Mips::CMP_SLE_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6180">6180</th><td>  { <var>2565</var> <i>/* cmp.sle.s */</i>, Mips::CMP_SLE_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6181">6181</th><td>  { <var>2565</var> <i>/* cmp.sle.s */</i>, Mips::CMP_SLE_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6182">6182</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, Mips::CMP_SLT_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6183">6183</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, Mips::CMP_SLT_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6184">6184</th><td>  { <var>2585</var> <i>/* cmp.slt.s */</i>, Mips::CMP_SLT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6185">6185</th><td>  { <var>2585</var> <i>/* cmp.slt.s */</i>, Mips::CMP_SLT_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6186">6186</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, Mips::CMP_SUEQ_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6187">6187</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, Mips::CMP_SUEQ_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6188">6188</th><td>  { <var>2606</var> <i>/* cmp.sueq.s */</i>, Mips::CMP_SUEQ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6189">6189</th><td>  { <var>2606</var> <i>/* cmp.sueq.s */</i>, Mips::CMP_SUEQ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6190">6190</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, Mips::CMP_SULE_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6191">6191</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, Mips::CMP_SULE_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6192">6192</th><td>  { <var>2628</var> <i>/* cmp.sule.s */</i>, Mips::CMP_SULE_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6193">6193</th><td>  { <var>2628</var> <i>/* cmp.sule.s */</i>, Mips::CMP_SULE_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6194">6194</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, Mips::CMP_SULT_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6195">6195</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, Mips::CMP_SULT_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6196">6196</th><td>  { <var>2650</var> <i>/* cmp.sult.s */</i>, Mips::CMP_SULT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6197">6197</th><td>  { <var>2650</var> <i>/* cmp.sult.s */</i>, Mips::CMP_SULT_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6198">6198</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, Mips::CMP_SUN_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6199">6199</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, Mips::CMP_SUN_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6200">6200</th><td>  { <var>2671</var> <i>/* cmp.sun.s */</i>, Mips::CMP_SUN_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6201">6201</th><td>  { <var>2671</var> <i>/* cmp.sun.s */</i>, Mips::CMP_SUN_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6202">6202</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, Mips::CMP_UEQ_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6203">6203</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, Mips::CMP_UEQ_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6204">6204</th><td>  { <var>2691</var> <i>/* cmp.ueq.s */</i>, Mips::CMP_UEQ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6205">6205</th><td>  { <var>2691</var> <i>/* cmp.ueq.s */</i>, Mips::CMP_UEQ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6206">6206</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, Mips::CMP_ULE_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6207">6207</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, Mips::CMP_ULE_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6208">6208</th><td>  { <var>2711</var> <i>/* cmp.ule.s */</i>, Mips::CMP_ULE_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6209">6209</th><td>  { <var>2711</var> <i>/* cmp.ule.s */</i>, Mips::CMP_ULE_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6210">6210</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, Mips::CMP_ULT_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6211">6211</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, Mips::CMP_ULT_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6212">6212</th><td>  { <var>2731</var> <i>/* cmp.ult.s */</i>, Mips::CMP_ULT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6213">6213</th><td>  { <var>2731</var> <i>/* cmp.ult.s */</i>, Mips::CMP_ULT_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6214">6214</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, Mips::CMP_UN_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6215">6215</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, Mips::CMP_UN_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6216">6216</th><td>  { <var>2750</var> <i>/* cmp.un.s */</i>, Mips::CMP_UN_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6217">6217</th><td>  { <var>2750</var> <i>/* cmp.un.s */</i>, Mips::CMP_UN_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6218">6218</th><td>  { <var>2759</var> <i>/* cmpgdu.eq.qb */</i>, Mips::CMPGDU_EQ_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6219">6219</th><td>  { <var>2759</var> <i>/* cmpgdu.eq.qb */</i>, Mips::CMPGDU_EQ_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6220">6220</th><td>  { <var>2772</var> <i>/* cmpgdu.le.qb */</i>, Mips::CMPGDU_LE_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6221">6221</th><td>  { <var>2772</var> <i>/* cmpgdu.le.qb */</i>, Mips::CMPGDU_LE_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6222">6222</th><td>  { <var>2785</var> <i>/* cmpgdu.lt.qb */</i>, Mips::CMPGDU_LT_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6223">6223</th><td>  { <var>2785</var> <i>/* cmpgdu.lt.qb */</i>, Mips::CMPGDU_LT_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6224">6224</th><td>  { <var>2798</var> <i>/* cmpgu.eq.qb */</i>, Mips::CMPGU_EQ_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6225">6225</th><td>  { <var>2798</var> <i>/* cmpgu.eq.qb */</i>, Mips::CMPGU_EQ_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6226">6226</th><td>  { <var>2810</var> <i>/* cmpgu.le.qb */</i>, Mips::CMPGU_LE_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6227">6227</th><td>  { <var>2810</var> <i>/* cmpgu.le.qb */</i>, Mips::CMPGU_LE_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6228">6228</th><td>  { <var>2822</var> <i>/* cmpgu.lt.qb */</i>, Mips::CMPGU_LT_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6229">6229</th><td>  { <var>2822</var> <i>/* cmpgu.lt.qb */</i>, Mips::CMPGU_LT_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6230">6230</th><td>  { <var>2834</var> <i>/* cmpi */</i>, Mips::CmpiRxImmX16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="6231">6231</th><td>  { <var>2834</var> <i>/* cmpi */</i>, Mips::CmpiRxImm16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="6232">6232</th><td>  { <var>2839</var> <i>/* cmpu.eq.qb */</i>, Mips::CMPU_EQ_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6233">6233</th><td>  { <var>2839</var> <i>/* cmpu.eq.qb */</i>, Mips::CMPU_EQ_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6234">6234</th><td>  { <var>2850</var> <i>/* cmpu.le.qb */</i>, Mips::CMPU_LE_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6235">6235</th><td>  { <var>2850</var> <i>/* cmpu.le.qb */</i>, Mips::CMPU_LE_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6236">6236</th><td>  { <var>2861</var> <i>/* cmpu.lt.qb */</i>, Mips::CMPU_LT_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6237">6237</th><td>  { <var>2861</var> <i>/* cmpu.lt.qb */</i>, Mips::CMPU_LT_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6238">6238</th><td>  { <var>2872</var> <i>/* copy_s.b */</i>, Mips::COPY_S_B, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_ }, },</td></tr>
<tr><th id="6239">6239</th><td>  { <var>2881</var> <i>/* copy_s.d */</i>, Mips::COPY_S_D, Convert__GPR64AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3, AMFBS_HasStdEnc_HasMSA_HasMips64, { MCK_GPR64AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm1_0, MCK__93_ }, },</td></tr>
<tr><th id="6240">6240</th><td>  { <var>2890</var> <i>/* copy_s.h */</i>, Mips::COPY_S_H, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_ }, },</td></tr>
<tr><th id="6241">6241</th><td>  { <var>2899</var> <i>/* copy_s.w */</i>, Mips::COPY_S_W, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_ }, },</td></tr>
<tr><th id="6242">6242</th><td>  { <var>2908</var> <i>/* copy_u.b */</i>, Mips::COPY_U_B, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_ }, },</td></tr>
<tr><th id="6243">6243</th><td>  { <var>2917</var> <i>/* copy_u.h */</i>, Mips::COPY_U_H, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_ }, },</td></tr>
<tr><th id="6244">6244</th><td>  { <var>2926</var> <i>/* copy_u.w */</i>, Mips::COPY_U_W, Convert__GPR32AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3, AMFBS_HasStdEnc_HasMSA_HasMips64, { MCK_GPR32AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_ }, },</td></tr>
<tr><th id="6245">6245</th><td>  { <var>2935</var> <i>/* crc32b */</i>, Mips::CRC32B, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6246">6246</th><td>  { <var>2942</var> <i>/* crc32cb */</i>, Mips::CRC32CB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6247">6247</th><td>  { <var>2950</var> <i>/* crc32cd */</i>, Mips::CRC32CD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6248">6248</th><td>  { <var>2958</var> <i>/* crc32ch */</i>, Mips::CRC32CH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6249">6249</th><td>  { <var>2966</var> <i>/* crc32cw */</i>, Mips::CRC32CW, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6250">6250</th><td>  { <var>2974</var> <i>/* crc32d */</i>, Mips::CRC32D, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6251">6251</th><td>  { <var>2981</var> <i>/* crc32h */</i>, Mips::CRC32H, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6252">6252</th><td>  { <var>2988</var> <i>/* crc32w */</i>, Mips::CRC32W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6253">6253</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, Mips::CTC1, Convert__CCRAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_CCRAsmReg }, },</td></tr>
<tr><th id="6254">6254</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, Mips::CTC1_MM, Convert__CCRAsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_CCRAsmReg }, },</td></tr>
<tr><th id="6255">6255</th><td>  { <var>3000</var> <i>/* ctc2 */</i>, Mips::CTC2_MM, Convert__COP2AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="6256">6256</th><td>  { <var>3005</var> <i>/* ctcmsa */</i>, Mips::CTCMSA, Convert__MSACtrlAsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSACtrlAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6257">6257</th><td>  { <var>3012</var> <i>/* cttc1 */</i>, Mips::CTTC1, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6258">6258</th><td>  { <var>3018</var> <i>/* cvt.d.l */</i>, Mips::CVT_D64_L, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6259">6259</th><td>  { <var>3018</var> <i>/* cvt.d.l */</i>, Mips::CVT_D_L_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6260">6260</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, Mips::CVT_D32_S, Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6261">6261</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, Mips::CVT_D32_S_MM, Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6262">6262</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, Mips::CVT_D64_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6263">6263</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, Mips::CVT_D64_S_MM, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6264">6264</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, Mips::CVT_D32_W, Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6265">6265</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, Mips::CVT_D32_W_MM, Convert__AFGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6266">6266</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, Mips::CVT_D64_W, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6267">6267</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, Mips::CVT_D64_W_MM, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6268">6268</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, Mips::CVT_L_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6269">6269</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, Mips::CVT_L_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6270">6270</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, Mips::CVT_L_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6271">6271</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, Mips::CVT_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6272">6272</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, Mips::CVT_L_S_MM, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6273">6273</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, Mips::CVT_L_S_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6274">6274</th><td>  { <var>3058</var> <i>/* cvt.ps.pw */</i>, Mips::CVT_PS_PW64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6275">6275</th><td>  { <var>3068</var> <i>/* cvt.ps.s */</i>, Mips::CVT_PS_S64, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6276">6276</th><td>  { <var>3077</var> <i>/* cvt.pw.ps */</i>, Mips::CVT_PW_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6277">6277</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, Mips::CVT_S_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6278">6278</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, Mips::CVT_S_D32_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6279">6279</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, Mips::CVT_S_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6280">6280</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, Mips::CVT_S_D64_MM, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6281">6281</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, Mips::CVT_S_L, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6282">6282</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, Mips::CVT_S_L_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6283">6283</th><td>  { <var>3103</var> <i>/* cvt.s.pl */</i>, Mips::CVT_S_PL64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6284">6284</th><td>  { <var>3112</var> <i>/* cvt.s.pu */</i>, Mips::CVT_S_PU64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6285">6285</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, Mips::CVT_S_W, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6286">6286</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, Mips::CVT_S_W_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6287">6287</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, Mips::CVT_S_W_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6288">6288</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, Mips::CVT_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6289">6289</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, Mips::CVT_W_D32_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6290">6290</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, Mips::CVT_W_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6291">6291</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, Mips::CVT_W_D64_MM, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6292">6292</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, Mips::CVT_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6293">6293</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, Mips::CVT_W_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6294">6294</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, Mips::CVT_W_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6295">6295</th><td>  { <var>3145</var> <i>/* dadd */</i>, Mips::DADD, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6296">6296</th><td>  { <var>3145</var> <i>/* dadd */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6297">6297</th><td>  { <var>3145</var> <i>/* dadd */</i>, Mips::DADD, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6298">6298</th><td>  { <var>3145</var> <i>/* dadd */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6299">6299</th><td>  { <var>3150</var> <i>/* daddi */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6300">6300</th><td>  { <var>3150</var> <i>/* daddi */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6301">6301</th><td>  { <var>3156</var> <i>/* daddiu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6302">6302</th><td>  { <var>3156</var> <i>/* daddiu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6303">6303</th><td>  { <var>3163</var> <i>/* daddu */</i>, Mips::DADDu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6304">6304</th><td>  { <var>3163</var> <i>/* daddu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6305">6305</th><td>  { <var>3163</var> <i>/* daddu */</i>, Mips::DADDu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6306">6306</th><td>  { <var>3163</var> <i>/* daddu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6307">6307</th><td>  { <var>3169</var> <i>/* dahi */</i>, Mips::DAHI, Convert__GPR64AsmReg1_0__Tie0_1_2__UImm16_AltRelaxed1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_UImm16_AltRelaxed }, },</td></tr>
<tr><th id="6308">6308</th><td>  { <var>3174</var> <i>/* dalign */</i>, Mips::DALIGN, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm3_01_3, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6309">6309</th><td>  { <var>3181</var> <i>/* dati */</i>, Mips::DATI, Convert__GPR64AsmReg1_0__Tie0_1_2__UImm16_AltRelaxed1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_UImm16_AltRelaxed }, },</td></tr>
<tr><th id="6310">6310</th><td>  { <var>3186</var> <i>/* daui */</i>, Mips::DAUI, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__UImm161_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="6311">6311</th><td>  { <var>3191</var> <i>/* dbitswap */</i>, Mips::DBITSWAP, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6312">6312</th><td>  { <var>3200</var> <i>/* dclo */</i>, Mips::DCLO, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6313">6313</th><td>  { <var>3200</var> <i>/* dclo */</i>, Mips::DCLO_R6, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6314">6314</th><td>  { <var>3205</var> <i>/* dclz */</i>, Mips::DCLZ, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6315">6315</th><td>  { <var>3205</var> <i>/* dclz */</i>, Mips::DCLZ_R6, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6316">6316</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DSDivMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6317">6317</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DSDivIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6318">6318</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DSDIV, Convert__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32ZERO, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6319">6319</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DSDivMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6320">6320</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DDIV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6321">6321</th><td>  { <var>3210</var> <i>/* ddiv */</i>, Mips::DSDivIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6322">6322</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DUDivMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6323">6323</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DUDivIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6324">6324</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DUDIV, Convert__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32ZERO, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6325">6325</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DUDivMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6326">6326</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DDIVU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6327">6327</th><td>  { <var>3215</var> <i>/* ddivu */</i>, Mips::DUDivIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6328">6328</th><td>  { <var>3221</var> <i>/* deret */</i>, Mips::DERET, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6329">6329</th><td>  { <var>3221</var> <i>/* deret */</i>, Mips::DERET_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6330">6330</th><td>  { <var>3221</var> <i>/* deret */</i>, Mips::DERET_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="6331">6331</th><td>  { <var>3227</var> <i>/* dext */</i>, Mips::DEXTM, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_331_3, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_33 }, },</td></tr>
<tr><th id="6332">6332</th><td>  { <var>3227</var> <i>/* dext */</i>, Mips::DEXTU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6333">6333</th><td>  { <var>3227</var> <i>/* dext */</i>, Mips::DEXT, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_0_Report_UImm61_2__ConstantUImm5_Plus1_Report_UImm61_3, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0_Report_UImm6, MCK_ConstantUImm5_Plus1_Report_UImm6 }, },</td></tr>
<tr><th id="6334">6334</th><td>  { <var>3232</var> <i>/* dextm */</i>, Mips::DEXTM, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_331_3, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_33 }, },</td></tr>
<tr><th id="6335">6335</th><td>  { <var>3238</var> <i>/* dextu */</i>, Mips::DEXTU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6336">6336</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI, Convert__regZERO, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6337">6337</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI_MMR6, Convert__regZERO, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6338">6338</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI_MM, Convert__regZERO, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="6339">6339</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6340">6340</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6341">6341</th><td>  { <var>3244</var> <i>/* di */</i>, Mips::DI_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6342">6342</th><td>  { <var>3247</var> <i>/* dins */</i>, Mips::DINSM, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImmRange2_641_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImmRange2_64 }, },</td></tr>
<tr><th id="6343">6343</th><td>  { <var>3247</var> <i>/* dins */</i>, Mips::DINSU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6344">6344</th><td>  { <var>3247</var> <i>/* dins */</i>, Mips::DINS, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm6_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6345">6345</th><td>  { <var>3252</var> <i>/* dinsm */</i>, Mips::DINSM, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImmRange2_641_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImmRange2_64 }, },</td></tr>
<tr><th id="6346">6346</th><td>  { <var>3258</var> <i>/* dinsu */</i>, Mips::DINSU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_321_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6347">6347</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::DIV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6348">6348</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDivIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="6349">6349</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDivMacro, Convert__GPR32NonZeroAsmReg1_0__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32NonZeroAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6350">6350</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDIV, Convert__GPR32ZeroAsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32ZeroAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6351">6351</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::DivRxRy16, Convert__Reg1_1__Reg1_2, AMFBS_InMips16Mode, { MCK_GPR32ZERO, MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="6352">6352</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDIV, Convert__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32ZERO, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6353">6353</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDIV_MM, Convert__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32ZERO, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6354">6354</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::DIV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6355">6355</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::DIV_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6356">6356</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDivIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="6357">6357</th><td>  { <var>3264</var> <i>/* div */</i>, Mips::SDivMacro, Convert__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32NonZeroAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6358">6358</th><td>  { <var>3268</var> <i>/* div.d */</i>, Mips::FDIV_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6359">6359</th><td>  { <var>3268</var> <i>/* div.d */</i>, Mips::FDIV_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6360">6360</th><td>  { <var>3268</var> <i>/* div.d */</i>, Mips::FDIV_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6361">6361</th><td>  { <var>3268</var> <i>/* div.d */</i>, Mips::FDIV_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6362">6362</th><td>  { <var>3274</var> <i>/* div.s */</i>, Mips::FDIV_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6363">6363</th><td>  { <var>3274</var> <i>/* div.s */</i>, Mips::FDIV_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6364">6364</th><td>  { <var>3274</var> <i>/* div.s */</i>, Mips::FDIV_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6365">6365</th><td>  { <var>3280</var> <i>/* div_s.b */</i>, Mips::DIV_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6366">6366</th><td>  { <var>3288</var> <i>/* div_s.d */</i>, Mips::DIV_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6367">6367</th><td>  { <var>3296</var> <i>/* div_s.h */</i>, Mips::DIV_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6368">6368</th><td>  { <var>3304</var> <i>/* div_s.w */</i>, Mips::DIV_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6369">6369</th><td>  { <var>3312</var> <i>/* div_u.b */</i>, Mips::DIV_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6370">6370</th><td>  { <var>3320</var> <i>/* div_u.d */</i>, Mips::DIV_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6371">6371</th><td>  { <var>3328</var> <i>/* div_u.h */</i>, Mips::DIV_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6372">6372</th><td>  { <var>3336</var> <i>/* div_u.w */</i>, Mips::DIV_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6373">6373</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::DIVU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6374">6374</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDivIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="6375">6375</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDivMacro, Convert__GPR32NonZeroAsmReg1_0__GPR32NonZeroAsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32NonZeroAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6376">6376</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDIV, Convert__GPR32ZeroAsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32ZeroAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6377">6377</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::DivuRxRy16, Convert__Reg1_1__Reg1_2, AMFBS_InMips16Mode, { MCK_GPR32ZERO, MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="6378">6378</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDIV, Convert__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32ZERO, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6379">6379</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDIV_MM, Convert__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32ZERO, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6380">6380</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDivMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6381">6381</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::DIVU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6382">6382</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::DIVU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6383">6383</th><td>  { <var>3344</var> <i>/* divu */</i>, Mips::UDivIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="6384">6384</th><td>  { <var>3349</var> <i>/* dla */</i>, Mips::LoadAddrImm64, Convert__GPR64AsmReg1_0__Imm1_1, AMFBS_None, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6385">6385</th><td>  { <var>3349</var> <i>/* dla */</i>, Mips::LoadAddrReg64, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6386">6386</th><td>  { <var>3353</var> <i>/* dli */</i>, Mips::LoadImm64, Convert__GPR64AsmReg1_0__Imm1_1, AMFBS_None, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6387">6387</th><td>  { <var>3357</var> <i>/* dlsa */</i>, Mips::DLSA, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm2_11_3, AMFBS_HasStdEnc_HasMSA_HasMips64, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm2_1 }, },</td></tr>
<tr><th id="6388">6388</th><td>  { <var>3357</var> <i>/* dlsa */</i>, Mips::DLSA_R6, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2__ConstantUImm2_11_3, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm2_1 }, },</td></tr>
<tr><th id="6389">6389</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, Mips::DMFC0, Convert__GPR64AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_NotInMicroMips, { MCK_GPR64AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="6390">6390</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, Mips::DMFC0, Convert__GPR64AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3, { MCK_GPR64AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6391">6391</th><td>  { <var>3368</var> <i>/* dmfc1 */</i>, Mips::DMFC1, Convert__GPR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips, { MCK_GPR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6392">6392</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, Mips::DMFC2, Convert__GPR64AsmReg1_0__COP2AsmReg1_1__imm_95_0, AMFBS_None, { MCK_GPR64AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="6393">6393</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, Mips::DMFC2_OCTEON, Convert__GPR64AsmReg1_0__UImm161_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="6394">6394</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, Mips::DMFC2, Convert__GPR64AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3, { MCK_GPR64AsmReg, MCK_COP2AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6395">6395</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, Mips::DMFGC0, Convert__GPR64AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips, { MCK_GPR64AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="6396">6396</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, Mips::DMFGC0, Convert__GPR64AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips64r5_HasVirt, { MCK_GPR64AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6397">6397</th><td>  { <var>3387</var> <i>/* dmod */</i>, Mips::DMOD, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6398">6398</th><td>  { <var>3392</var> <i>/* dmodu */</i>, Mips::DMODU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6399">6399</th><td>  { <var>3398</var> <i>/* dmt */</i>, Mips::DMT, Convert__regZERO, AMFBS_HasMT_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6400">6400</th><td>  { <var>3398</var> <i>/* dmt */</i>, Mips::DMT, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6401">6401</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, Mips::DMTC0, Convert__COP0AsmReg1_1__GPR64AsmReg1_0__imm_95_0, AMFBS_NotInMicroMips, { MCK_GPR64AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="6402">6402</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, Mips::DMTC0, Convert__COP0AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3, { MCK_GPR64AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6403">6403</th><td>  { <var>3408</var> <i>/* dmtc1 */</i>, Mips::DMTC1, Convert__FGR64AsmReg1_1__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips, { MCK_GPR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6404">6404</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, Mips::DMTC2, Convert__COP2AsmReg1_1__GPR64AsmReg1_0__imm_95_0, AMFBS_None, { MCK_GPR64AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="6405">6405</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, Mips::DMTC2_OCTEON, Convert__GPR64AsmReg1_0__UImm161_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="6406">6406</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, Mips::DMTC2, Convert__COP2AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3, { MCK_GPR64AsmReg, MCK_COP2AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6407">6407</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, Mips::DMTGC0, Convert__COP0AsmReg1_1__GPR64AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips, { MCK_GPR64AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="6408">6408</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, Mips::DMTGC0, Convert__COP0AsmReg1_1__GPR64AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips64r5_HasVirt, { MCK_GPR64AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="6409">6409</th><td>  { <var>3427</var> <i>/* dmuh */</i>, Mips::DMUH, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6410">6410</th><td>  { <var>3432</var> <i>/* dmuhu */</i>, Mips::DMUHU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6411">6411</th><td>  { <var>3438</var> <i>/* dmul */</i>, Mips::DMUL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6412">6412</th><td>  { <var>3438</var> <i>/* dmul */</i>, Mips::DMULMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasMips3_NotMips64r6_NotCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6413">6413</th><td>  { <var>3438</var> <i>/* dmul */</i>, Mips::DMUL_R6, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6414">6414</th><td>  { <var>3438</var> <i>/* dmul */</i>, Mips::DMUL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6415">6415</th><td>  { <var>3438</var> <i>/* dmul */</i>, Mips::DMULImmMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="6416">6416</th><td>  { <var>3443</var> <i>/* dmulo */</i>, Mips::DMULOMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6417">6417</th><td>  { <var>3449</var> <i>/* dmulou */</i>, Mips::DMULOUMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6418">6418</th><td>  { <var>3456</var> <i>/* dmult */</i>, Mips::DMULT, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6419">6419</th><td>  { <var>3462</var> <i>/* dmultu */</i>, Mips::DMULTu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6420">6420</th><td>  { <var>3469</var> <i>/* dmulu */</i>, Mips::DMULU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6421">6421</th><td>  { <var>3475</var> <i>/* dneg */</i>, Mips::DSUB, Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6422">6422</th><td>  { <var>3475</var> <i>/* dneg */</i>, Mips::DSUB, Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6423">6423</th><td>  { <var>3480</var> <i>/* dnegu */</i>, Mips::DSUBu, Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6424">6424</th><td>  { <var>3480</var> <i>/* dnegu */</i>, Mips::DSUBu, Convert__GPR64AsmReg1_0__regZERO_64__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6425">6425</th><td>  { <var>3486</var> <i>/* dotp_s.d */</i>, Mips::DOTP_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6426">6426</th><td>  { <var>3495</var> <i>/* dotp_s.h */</i>, Mips::DOTP_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6427">6427</th><td>  { <var>3504</var> <i>/* dotp_s.w */</i>, Mips::DOTP_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6428">6428</th><td>  { <var>3513</var> <i>/* dotp_u.d */</i>, Mips::DOTP_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6429">6429</th><td>  { <var>3522</var> <i>/* dotp_u.h */</i>, Mips::DOTP_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6430">6430</th><td>  { <var>3531</var> <i>/* dotp_u.w */</i>, Mips::DOTP_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6431">6431</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, Mips::DPA_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6432">6432</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, Mips::DPA_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6433">6433</th><td>  { <var>3549</var> <i>/* dpadd_s.d */</i>, Mips::DPADD_S_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6434">6434</th><td>  { <var>3559</var> <i>/* dpadd_s.h */</i>, Mips::DPADD_S_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6435">6435</th><td>  { <var>3569</var> <i>/* dpadd_s.w */</i>, Mips::DPADD_S_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6436">6436</th><td>  { <var>3579</var> <i>/* dpadd_u.d */</i>, Mips::DPADD_U_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6437">6437</th><td>  { <var>3589</var> <i>/* dpadd_u.h */</i>, Mips::DPADD_U_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6438">6438</th><td>  { <var>3599</var> <i>/* dpadd_u.w */</i>, Mips::DPADD_U_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6439">6439</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, Mips::DPAQ_S_W_PH_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6440">6440</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, Mips::DPAQ_S_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6441">6441</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, Mips::DPAQ_SA_L_W_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6442">6442</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, Mips::DPAQ_SA_L_W, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6443">6443</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, Mips::DPAQX_S_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6444">6444</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, Mips::DPAQX_S_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6445">6445</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, Mips::DPAQX_SA_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6446">6446</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, Mips::DPAQX_SA_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6447">6447</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, Mips::DPAU_H_QBL_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6448">6448</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, Mips::DPAU_H_QBL, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6449">6449</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, Mips::DPAU_H_QBR_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6450">6450</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, Mips::DPAU_H_QBR, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6451">6451</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, Mips::DPAX_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6452">6452</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, Mips::DPAX_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6453">6453</th><td>  { <var>3692</var> <i>/* dpop */</i>, Mips::DPOP, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6454">6454</th><td>  { <var>3692</var> <i>/* dpop */</i>, Mips::DPOP, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6455">6455</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, Mips::DPS_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6456">6456</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, Mips::DPS_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6457">6457</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, Mips::DPSQ_S_W_PH_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6458">6458</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, Mips::DPSQ_S_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6459">6459</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, Mips::DPSQ_SA_L_W_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6460">6460</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, Mips::DPSQ_SA_L_W, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6461">6461</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, Mips::DPSQX_S_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6462">6462</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, Mips::DPSQX_S_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6463">6463</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, Mips::DPSQX_SA_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6464">6464</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, Mips::DPSQX_SA_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6465">6465</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, Mips::DPSU_H_QBL_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6466">6466</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, Mips::DPSU_H_QBL, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6467">6467</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, Mips::DPSU_H_QBR_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6468">6468</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, Mips::DPSU_H_QBR, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6469">6469</th><td>  { <var>3779</var> <i>/* dpsub_s.d */</i>, Mips::DPSUB_S_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6470">6470</th><td>  { <var>3789</var> <i>/* dpsub_s.h */</i>, Mips::DPSUB_S_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6471">6471</th><td>  { <var>3799</var> <i>/* dpsub_s.w */</i>, Mips::DPSUB_S_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6472">6472</th><td>  { <var>3809</var> <i>/* dpsub_u.d */</i>, Mips::DPSUB_U_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6473">6473</th><td>  { <var>3819</var> <i>/* dpsub_u.h */</i>, Mips::DPSUB_U_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6474">6474</th><td>  { <var>3829</var> <i>/* dpsub_u.w */</i>, Mips::DPSUB_U_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6475">6475</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, Mips::DPSX_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6476">6476</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, Mips::DPSX_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6477">6477</th><td>  { <var>3849</var> <i>/* drem */</i>, Mips::DSRemMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6478">6478</th><td>  { <var>3849</var> <i>/* drem */</i>, Mips::DSRemIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="6479">6479</th><td>  { <var>3849</var> <i>/* drem */</i>, Mips::DSRemMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6480">6480</th><td>  { <var>3849</var> <i>/* drem */</i>, Mips::DSRemIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="6481">6481</th><td>  { <var>3854</var> <i>/* dremu */</i>, Mips::DURemMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6482">6482</th><td>  { <var>3854</var> <i>/* dremu */</i>, Mips::DURemIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="6483">6483</th><td>  { <var>3854</var> <i>/* dremu */</i>, Mips::DURemMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6484">6484</th><td>  { <var>3854</var> <i>/* dremu */</i>, Mips::DURemIMacro, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="6485">6485</th><td>  { <var>3860</var> <i>/* drol */</i>, Mips::DROL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6486">6486</th><td>  { <var>3860</var> <i>/* drol */</i>, Mips::DROLImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6487">6487</th><td>  { <var>3860</var> <i>/* drol */</i>, Mips::DROL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6488">6488</th><td>  { <var>3860</var> <i>/* drol */</i>, Mips::DROLImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6489">6489</th><td>  { <var>3865</var> <i>/* dror */</i>, Mips::DROR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6490">6490</th><td>  { <var>3865</var> <i>/* dror */</i>, Mips::DRORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6491">6491</th><td>  { <var>3865</var> <i>/* dror */</i>, Mips::DROR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6492">6492</th><td>  { <var>3865</var> <i>/* dror */</i>, Mips::DRORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_HasMips64, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="6493">6493</th><td>  { <var>3870</var> <i>/* drotr */</i>, Mips::DROTR, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6494">6494</th><td>  { <var>3870</var> <i>/* drotr */</i>, Mips::DROTR, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6495">6495</th><td>  { <var>3876</var> <i>/* drotr32 */</i>, Mips::DROTR32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6496">6496</th><td>  { <var>3876</var> <i>/* drotr32 */</i>, Mips::DROTR32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6497">6497</th><td>  { <var>3884</var> <i>/* drotrv */</i>, Mips::DROTRV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6498">6498</th><td>  { <var>3891</var> <i>/* dsbh */</i>, Mips::DSBH, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6499">6499</th><td>  { <var>3896</var> <i>/* dshd */</i>, Mips::DSHD, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6500">6500</th><td>  { <var>3901</var> <i>/* dsll */</i>, Mips::DSLLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6501">6501</th><td>  { <var>3901</var> <i>/* dsll */</i>, Mips::DSLL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6502">6502</th><td>  { <var>3901</var> <i>/* dsll */</i>, Mips::DSLLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6503">6503</th><td>  { <var>3901</var> <i>/* dsll */</i>, Mips::DSLL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6504">6504</th><td>  { <var>3906</var> <i>/* dsll32 */</i>, Mips::DSLL32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6505">6505</th><td>  { <var>3906</var> <i>/* dsll32 */</i>, Mips::DSLL32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6506">6506</th><td>  { <var>3913</var> <i>/* dsllv */</i>, Mips::DSLLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6507">6507</th><td>  { <var>3919</var> <i>/* dsra */</i>, Mips::DSRA, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6508">6508</th><td>  { <var>3919</var> <i>/* dsra */</i>, Mips::DSRAV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6509">6509</th><td>  { <var>3919</var> <i>/* dsra */</i>, Mips::DSRA, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6510">6510</th><td>  { <var>3924</var> <i>/* dsra32 */</i>, Mips::DSRA32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6511">6511</th><td>  { <var>3924</var> <i>/* dsra32 */</i>, Mips::DSRA32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6512">6512</th><td>  { <var>3931</var> <i>/* dsrav */</i>, Mips::DSRAV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6513">6513</th><td>  { <var>3937</var> <i>/* dsrl */</i>, Mips::DSRLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6514">6514</th><td>  { <var>3937</var> <i>/* dsrl */</i>, Mips::DSRL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm6_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6515">6515</th><td>  { <var>3937</var> <i>/* dsrl */</i>, Mips::DSRLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6516">6516</th><td>  { <var>3937</var> <i>/* dsrl */</i>, Mips::DSRL, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="6517">6517</th><td>  { <var>3942</var> <i>/* dsrl32 */</i>, Mips::DSRL32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6518">6518</th><td>  { <var>3942</var> <i>/* dsrl32 */</i>, Mips::DSRL32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6519">6519</th><td>  { <var>3949</var> <i>/* dsrlv */</i>, Mips::DSRLV, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6520">6520</th><td>  { <var>3955</var> <i>/* dsub */</i>, Mips::DSUB, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6521">6521</th><td>  { <var>3955</var> <i>/* dsub */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__InvNum1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6522">6522</th><td>  { <var>3955</var> <i>/* dsub */</i>, Mips::DSUB, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6523">6523</th><td>  { <var>3955</var> <i>/* dsub */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__InvNum1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6524">6524</th><td>  { <var>3960</var> <i>/* dsubi */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__InvNum1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6525">6525</th><td>  { <var>3960</var> <i>/* dsubi */</i>, Mips::DADDi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__InvNum1_2, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6526">6526</th><td>  { <var>3966</var> <i>/* dsubu */</i>, Mips::DSUBu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6527">6527</th><td>  { <var>3966</var> <i>/* dsubu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__InvNum1_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6528">6528</th><td>  { <var>3966</var> <i>/* dsubu */</i>, Mips::DSUBu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6529">6529</th><td>  { <var>3966</var> <i>/* dsubu */</i>, Mips::DADDiu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__InvNum1_2, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="6530">6530</th><td>  { <var>3972</var> <i>/* dvp */</i>, Mips::DVP, Convert__regZERO, AMFBS_HasStdEnc_HasMips32r6, {  }, },</td></tr>
<tr><th id="6531">6531</th><td>  { <var>3972</var> <i>/* dvp */</i>, Mips::DVP_MMR6, Convert__regZERO, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6532">6532</th><td>  { <var>3972</var> <i>/* dvp */</i>, Mips::DVP, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6533">6533</th><td>  { <var>3972</var> <i>/* dvp */</i>, Mips::DVP_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6534">6534</th><td>  { <var>3976</var> <i>/* dvpe */</i>, Mips::DVPE, Convert__regZERO, AMFBS_HasMT_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6535">6535</th><td>  { <var>3976</var> <i>/* dvpe */</i>, Mips::DVPE, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6536">6536</th><td>  { <var>3981</var> <i>/* ehb */</i>, Mips::EHB, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6537">6537</th><td>  { <var>3981</var> <i>/* ehb */</i>, Mips::EHB_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6538">6538</th><td>  { <var>3981</var> <i>/* ehb */</i>, Mips::EHB_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="6539">6539</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI, Convert__regZERO, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6540">6540</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI_MMR6, Convert__regZERO, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6541">6541</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI_MM, Convert__regZERO, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="6542">6542</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6543">6543</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6544">6544</th><td>  { <var>3985</var> <i>/* ei */</i>, Mips::EI_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6545">6545</th><td>  { <var>3988</var> <i>/* emt */</i>, Mips::EMT, Convert__regZERO, AMFBS_HasMT_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6546">6546</th><td>  { <var>3988</var> <i>/* emt */</i>, Mips::EMT, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6547">6547</th><td>  { <var>3992</var> <i>/* eret */</i>, Mips::ERET, Convert_NoOperands, AMFBS_HasStdEnc_HasMips3_32_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6548">6548</th><td>  { <var>3992</var> <i>/* eret */</i>, Mips::ERET_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6549">6549</th><td>  { <var>3992</var> <i>/* eret */</i>, Mips::ERET_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="6550">6550</th><td>  { <var>3997</var> <i>/* eretnc */</i>, Mips::ERETNC, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6551">6551</th><td>  { <var>3997</var> <i>/* eretnc */</i>, Mips::ERETNC_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6552">6552</th><td>  { <var>4004</var> <i>/* evp */</i>, Mips::EVP, Convert__regZERO, AMFBS_HasStdEnc_HasMips32r6, {  }, },</td></tr>
<tr><th id="6553">6553</th><td>  { <var>4004</var> <i>/* evp */</i>, Mips::EVP_MMR6, Convert__regZERO, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="6554">6554</th><td>  { <var>4004</var> <i>/* evp */</i>, Mips::EVP, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6555">6555</th><td>  { <var>4004</var> <i>/* evp */</i>, Mips::EVP_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6556">6556</th><td>  { <var>4008</var> <i>/* evpe */</i>, Mips::EVPE, Convert__regZERO, AMFBS_HasMT_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6557">6557</th><td>  { <var>4008</var> <i>/* evpe */</i>, Mips::EVPE, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6558">6558</th><td>  { <var>4013</var> <i>/* ext */</i>, Mips::EXT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6559">6559</th><td>  { <var>4013</var> <i>/* ext */</i>, Mips::EXT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6560">6560</th><td>  { <var>4013</var> <i>/* ext */</i>, Mips::EXT_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6561">6561</th><td>  { <var>4017</var> <i>/* extp */</i>, Mips::EXTP_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6562">6562</th><td>  { <var>4017</var> <i>/* extp */</i>, Mips::EXTP, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6563">6563</th><td>  { <var>4022</var> <i>/* extpdp */</i>, Mips::EXTPDP_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6564">6564</th><td>  { <var>4022</var> <i>/* extpdp */</i>, Mips::EXTPDP, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6565">6565</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, Mips::EXTPDPV_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6566">6566</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, Mips::EXTPDPV, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6567">6567</th><td>  { <var>4037</var> <i>/* extpv */</i>, Mips::EXTPV_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6568">6568</th><td>  { <var>4037</var> <i>/* extpv */</i>, Mips::EXTPV, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6569">6569</th><td>  { <var>4043</var> <i>/* extr.w */</i>, Mips::EXTR_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6570">6570</th><td>  { <var>4043</var> <i>/* extr.w */</i>, Mips::EXTR_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6571">6571</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, Mips::EXTR_R_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6572">6572</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, Mips::EXTR_R_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6573">6573</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, Mips::EXTR_RS_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6574">6574</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, Mips::EXTR_RS_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6575">6575</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, Mips::EXTR_S_H_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6576">6576</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, Mips::EXTR_S_H, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6577">6577</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, Mips::EXTRV_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6578">6578</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, Mips::EXTRV_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6579">6579</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, Mips::EXTRV_R_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6580">6580</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, Mips::EXTRV_R_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6581">6581</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, Mips::EXTRV_RS_W_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6582">6582</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, Mips::EXTRV_RS_W, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6583">6583</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, Mips::EXTRV_S_H_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6584">6584</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, Mips::EXTRV_S_H, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6585">6585</th><td>  { <var>4117</var> <i>/* exts */</i>, Mips::EXTS, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6586">6586</th><td>  { <var>4117</var> <i>/* exts */</i>, Mips::EXTS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_32_Norm1_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6587">6587</th><td>  { <var>4117</var> <i>/* exts */</i>, Mips::EXTS, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6588">6588</th><td>  { <var>4117</var> <i>/* exts */</i>, Mips::EXTS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_32_Norm1_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_32_Norm, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6589">6589</th><td>  { <var>4122</var> <i>/* exts32 */</i>, Mips::EXTS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantUImm5_01_1__ConstantUImm5_01_2, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6590">6590</th><td>  { <var>4122</var> <i>/* exts32 */</i>, Mips::EXTS32, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_01_3, AMFBS_HasMips64_HasCnMips_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6591">6591</th><td>  { <var>4129</var> <i>/* fadd.d */</i>, Mips::FADD_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6592">6592</th><td>  { <var>4136</var> <i>/* fadd.w */</i>, Mips::FADD_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6593">6593</th><td>  { <var>4143</var> <i>/* fcaf.d */</i>, Mips::FCAF_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6594">6594</th><td>  { <var>4150</var> <i>/* fcaf.w */</i>, Mips::FCAF_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6595">6595</th><td>  { <var>4157</var> <i>/* fceq.d */</i>, Mips::FCEQ_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6596">6596</th><td>  { <var>4164</var> <i>/* fceq.w */</i>, Mips::FCEQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6597">6597</th><td>  { <var>4171</var> <i>/* fclass.d */</i>, Mips::FCLASS_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6598">6598</th><td>  { <var>4180</var> <i>/* fclass.w */</i>, Mips::FCLASS_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6599">6599</th><td>  { <var>4189</var> <i>/* fcle.d */</i>, Mips::FCLE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6600">6600</th><td>  { <var>4196</var> <i>/* fcle.w */</i>, Mips::FCLE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6601">6601</th><td>  { <var>4203</var> <i>/* fclt.d */</i>, Mips::FCLT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6602">6602</th><td>  { <var>4210</var> <i>/* fclt.w */</i>, Mips::FCLT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6603">6603</th><td>  { <var>4217</var> <i>/* fcne.d */</i>, Mips::FCNE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6604">6604</th><td>  { <var>4224</var> <i>/* fcne.w */</i>, Mips::FCNE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6605">6605</th><td>  { <var>4231</var> <i>/* fcor.d */</i>, Mips::FCOR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6606">6606</th><td>  { <var>4238</var> <i>/* fcor.w */</i>, Mips::FCOR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6607">6607</th><td>  { <var>4245</var> <i>/* fcueq.d */</i>, Mips::FCUEQ_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6608">6608</th><td>  { <var>4253</var> <i>/* fcueq.w */</i>, Mips::FCUEQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6609">6609</th><td>  { <var>4261</var> <i>/* fcule.d */</i>, Mips::FCULE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6610">6610</th><td>  { <var>4269</var> <i>/* fcule.w */</i>, Mips::FCULE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6611">6611</th><td>  { <var>4277</var> <i>/* fcult.d */</i>, Mips::FCULT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6612">6612</th><td>  { <var>4285</var> <i>/* fcult.w */</i>, Mips::FCULT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6613">6613</th><td>  { <var>4293</var> <i>/* fcun.d */</i>, Mips::FCUN_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6614">6614</th><td>  { <var>4300</var> <i>/* fcun.w */</i>, Mips::FCUN_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6615">6615</th><td>  { <var>4307</var> <i>/* fcune.d */</i>, Mips::FCUNE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6616">6616</th><td>  { <var>4315</var> <i>/* fcune.w */</i>, Mips::FCUNE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6617">6617</th><td>  { <var>4323</var> <i>/* fdiv.d */</i>, Mips::FDIV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6618">6618</th><td>  { <var>4330</var> <i>/* fdiv.w */</i>, Mips::FDIV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6619">6619</th><td>  { <var>4337</var> <i>/* fexdo.h */</i>, Mips::FEXDO_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6620">6620</th><td>  { <var>4345</var> <i>/* fexdo.w */</i>, Mips::FEXDO_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6621">6621</th><td>  { <var>4353</var> <i>/* fexp2.d */</i>, Mips::FEXP2_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6622">6622</th><td>  { <var>4361</var> <i>/* fexp2.w */</i>, Mips::FEXP2_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6623">6623</th><td>  { <var>4369</var> <i>/* fexupl.d */</i>, Mips::FEXUPL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6624">6624</th><td>  { <var>4378</var> <i>/* fexupl.w */</i>, Mips::FEXUPL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6625">6625</th><td>  { <var>4387</var> <i>/* fexupr.d */</i>, Mips::FEXUPR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6626">6626</th><td>  { <var>4396</var> <i>/* fexupr.w */</i>, Mips::FEXUPR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6627">6627</th><td>  { <var>4405</var> <i>/* ffint_s.d */</i>, Mips::FFINT_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6628">6628</th><td>  { <var>4415</var> <i>/* ffint_s.w */</i>, Mips::FFINT_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6629">6629</th><td>  { <var>4425</var> <i>/* ffint_u.d */</i>, Mips::FFINT_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6630">6630</th><td>  { <var>4435</var> <i>/* ffint_u.w */</i>, Mips::FFINT_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6631">6631</th><td>  { <var>4445</var> <i>/* ffql.d */</i>, Mips::FFQL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6632">6632</th><td>  { <var>4452</var> <i>/* ffql.w */</i>, Mips::FFQL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6633">6633</th><td>  { <var>4459</var> <i>/* ffqr.d */</i>, Mips::FFQR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6634">6634</th><td>  { <var>4466</var> <i>/* ffqr.w */</i>, Mips::FFQR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6635">6635</th><td>  { <var>4473</var> <i>/* fill.b */</i>, Mips::FILL_B, Convert__MSA128AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6636">6636</th><td>  { <var>4480</var> <i>/* fill.d */</i>, Mips::FILL_D, Convert__MSA128AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMSA_HasMips64, { MCK_MSA128AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6637">6637</th><td>  { <var>4487</var> <i>/* fill.h */</i>, Mips::FILL_H, Convert__MSA128AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6638">6638</th><td>  { <var>4494</var> <i>/* fill.w */</i>, Mips::FILL_W, Convert__MSA128AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6639">6639</th><td>  { <var>4501</var> <i>/* flog2.d */</i>, Mips::FLOG2_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6640">6640</th><td>  { <var>4509</var> <i>/* flog2.w */</i>, Mips::FLOG2_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6641">6641</th><td>  { <var>4517</var> <i>/* floor.l.d */</i>, Mips::FLOOR_L_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6642">6642</th><td>  { <var>4517</var> <i>/* floor.l.d */</i>, Mips::FLOOR_L_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6643">6643</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, Mips::FLOOR_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6644">6644</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, Mips::FLOOR_L_S_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6645">6645</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, Mips::FLOOR_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6646">6646</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, Mips::FLOOR_W_D_MMR6, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6647">6647</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, Mips::FLOOR_W_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6648">6648</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, Mips::FLOOR_W_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6649">6649</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, Mips::FLOOR_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6650">6650</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, Mips::FLOOR_W_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6651">6651</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, Mips::FLOOR_W_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6652">6652</th><td>  { <var>4557</var> <i>/* fmadd.d */</i>, Mips::FMADD_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6653">6653</th><td>  { <var>4565</var> <i>/* fmadd.w */</i>, Mips::FMADD_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6654">6654</th><td>  { <var>4573</var> <i>/* fmax.d */</i>, Mips::FMAX_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6655">6655</th><td>  { <var>4580</var> <i>/* fmax.w */</i>, Mips::FMAX_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6656">6656</th><td>  { <var>4587</var> <i>/* fmax_a.d */</i>, Mips::FMAX_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6657">6657</th><td>  { <var>4596</var> <i>/* fmax_a.w */</i>, Mips::FMAX_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6658">6658</th><td>  { <var>4605</var> <i>/* fmin.d */</i>, Mips::FMIN_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6659">6659</th><td>  { <var>4612</var> <i>/* fmin.w */</i>, Mips::FMIN_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6660">6660</th><td>  { <var>4619</var> <i>/* fmin_a.d */</i>, Mips::FMIN_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6661">6661</th><td>  { <var>4628</var> <i>/* fmin_a.w */</i>, Mips::FMIN_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6662">6662</th><td>  { <var>4637</var> <i>/* fmsub.d */</i>, Mips::FMSUB_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6663">6663</th><td>  { <var>4645</var> <i>/* fmsub.w */</i>, Mips::FMSUB_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6664">6664</th><td>  { <var>4653</var> <i>/* fmul.d */</i>, Mips::FMUL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6665">6665</th><td>  { <var>4660</var> <i>/* fmul.w */</i>, Mips::FMUL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6666">6666</th><td>  { <var>4667</var> <i>/* fork */</i>, Mips::FORK, Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6667">6667</th><td>  { <var>4672</var> <i>/* frcp.d */</i>, Mips::FRCP_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6668">6668</th><td>  { <var>4679</var> <i>/* frcp.w */</i>, Mips::FRCP_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6669">6669</th><td>  { <var>4686</var> <i>/* frint.d */</i>, Mips::FRINT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6670">6670</th><td>  { <var>4694</var> <i>/* frint.w */</i>, Mips::FRINT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6671">6671</th><td>  { <var>4702</var> <i>/* frsqrt.d */</i>, Mips::FRSQRT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6672">6672</th><td>  { <var>4711</var> <i>/* frsqrt.w */</i>, Mips::FRSQRT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6673">6673</th><td>  { <var>4720</var> <i>/* fsaf.d */</i>, Mips::FSAF_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6674">6674</th><td>  { <var>4727</var> <i>/* fsaf.w */</i>, Mips::FSAF_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6675">6675</th><td>  { <var>4734</var> <i>/* fseq.d */</i>, Mips::FSEQ_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6676">6676</th><td>  { <var>4741</var> <i>/* fseq.w */</i>, Mips::FSEQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6677">6677</th><td>  { <var>4748</var> <i>/* fsle.d */</i>, Mips::FSLE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6678">6678</th><td>  { <var>4755</var> <i>/* fsle.w */</i>, Mips::FSLE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6679">6679</th><td>  { <var>4762</var> <i>/* fslt.d */</i>, Mips::FSLT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6680">6680</th><td>  { <var>4769</var> <i>/* fslt.w */</i>, Mips::FSLT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6681">6681</th><td>  { <var>4776</var> <i>/* fsne.d */</i>, Mips::FSNE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6682">6682</th><td>  { <var>4783</var> <i>/* fsne.w */</i>, Mips::FSNE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6683">6683</th><td>  { <var>4790</var> <i>/* fsor.d */</i>, Mips::FSOR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6684">6684</th><td>  { <var>4797</var> <i>/* fsor.w */</i>, Mips::FSOR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6685">6685</th><td>  { <var>4804</var> <i>/* fsqrt.d */</i>, Mips::FSQRT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6686">6686</th><td>  { <var>4812</var> <i>/* fsqrt.w */</i>, Mips::FSQRT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6687">6687</th><td>  { <var>4820</var> <i>/* fsub.d */</i>, Mips::FSUB_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6688">6688</th><td>  { <var>4827</var> <i>/* fsub.w */</i>, Mips::FSUB_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6689">6689</th><td>  { <var>4834</var> <i>/* fsueq.d */</i>, Mips::FSUEQ_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6690">6690</th><td>  { <var>4842</var> <i>/* fsueq.w */</i>, Mips::FSUEQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6691">6691</th><td>  { <var>4850</var> <i>/* fsule.d */</i>, Mips::FSULE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6692">6692</th><td>  { <var>4858</var> <i>/* fsule.w */</i>, Mips::FSULE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6693">6693</th><td>  { <var>4866</var> <i>/* fsult.d */</i>, Mips::FSULT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6694">6694</th><td>  { <var>4874</var> <i>/* fsult.w */</i>, Mips::FSULT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6695">6695</th><td>  { <var>4882</var> <i>/* fsun.d */</i>, Mips::FSUN_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6696">6696</th><td>  { <var>4889</var> <i>/* fsun.w */</i>, Mips::FSUN_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6697">6697</th><td>  { <var>4896</var> <i>/* fsune.d */</i>, Mips::FSUNE_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6698">6698</th><td>  { <var>4904</var> <i>/* fsune.w */</i>, Mips::FSUNE_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6699">6699</th><td>  { <var>4912</var> <i>/* ftint_s.d */</i>, Mips::FTINT_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6700">6700</th><td>  { <var>4922</var> <i>/* ftint_s.w */</i>, Mips::FTINT_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6701">6701</th><td>  { <var>4932</var> <i>/* ftint_u.d */</i>, Mips::FTINT_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6702">6702</th><td>  { <var>4942</var> <i>/* ftint_u.w */</i>, Mips::FTINT_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6703">6703</th><td>  { <var>4952</var> <i>/* ftq.h */</i>, Mips::FTQ_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6704">6704</th><td>  { <var>4958</var> <i>/* ftq.w */</i>, Mips::FTQ_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6705">6705</th><td>  { <var>4964</var> <i>/* ftrunc_s.d */</i>, Mips::FTRUNC_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6706">6706</th><td>  { <var>4975</var> <i>/* ftrunc_s.w */</i>, Mips::FTRUNC_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6707">6707</th><td>  { <var>4986</var> <i>/* ftrunc_u.d */</i>, Mips::FTRUNC_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6708">6708</th><td>  { <var>4997</var> <i>/* ftrunc_u.w */</i>, Mips::FTRUNC_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6709">6709</th><td>  { <var>5008</var> <i>/* ginvi */</i>, Mips::GINVI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6710">6710</th><td>  { <var>5008</var> <i>/* ginvi */</i>, Mips::GINVI_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6_HasGINV, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6711">6711</th><td>  { <var>5014</var> <i>/* ginvt */</i>, Mips::GINVT, Convert__GPR32AsmReg1_0__ConstantUImm2_01_1, AMFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="6712">6712</th><td>  { <var>5014</var> <i>/* ginvt */</i>, Mips::GINVT_MMR6, Convert__GPR32AsmReg1_0__ConstantUImm2_01_1, AMFBS_InMicroMips_HasMips32r6_HasGINV, { MCK_GPR32AsmReg, MCK_ConstantUImm2_0 }, },</td></tr>
<tr><th id="6713">6713</th><td>  { <var>5020</var> <i>/* hadd_s.d */</i>, Mips::HADD_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6714">6714</th><td>  { <var>5029</var> <i>/* hadd_s.h */</i>, Mips::HADD_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6715">6715</th><td>  { <var>5038</var> <i>/* hadd_s.w */</i>, Mips::HADD_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6716">6716</th><td>  { <var>5047</var> <i>/* hadd_u.d */</i>, Mips::HADD_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6717">6717</th><td>  { <var>5056</var> <i>/* hadd_u.h */</i>, Mips::HADD_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6718">6718</th><td>  { <var>5065</var> <i>/* hadd_u.w */</i>, Mips::HADD_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6719">6719</th><td>  { <var>5074</var> <i>/* hsub_s.d */</i>, Mips::HSUB_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6720">6720</th><td>  { <var>5083</var> <i>/* hsub_s.h */</i>, Mips::HSUB_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6721">6721</th><td>  { <var>5092</var> <i>/* hsub_s.w */</i>, Mips::HSUB_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6722">6722</th><td>  { <var>5101</var> <i>/* hsub_u.d */</i>, Mips::HSUB_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6723">6723</th><td>  { <var>5110</var> <i>/* hsub_u.h */</i>, Mips::HSUB_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6724">6724</th><td>  { <var>5119</var> <i>/* hsub_u.w */</i>, Mips::HSUB_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6725">6725</th><td>  { <var>5128</var> <i>/* hypcall */</i>, Mips::HYPCALL, Convert__imm_95_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="6726">6726</th><td>  { <var>5128</var> <i>/* hypcall */</i>, Mips::HYPCALL_MM, Convert__imm_95_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="6727">6727</th><td>  { <var>5128</var> <i>/* hypcall */</i>, Mips::HYPCALL, Convert__ConstantUImm10_01_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="6728">6728</th><td>  { <var>5128</var> <i>/* hypcall */</i>, Mips::HYPCALL_MM, Convert__ConstantUImm10_01_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="6729">6729</th><td>  { <var>5136</var> <i>/* ilvev.b */</i>, Mips::ILVEV_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6730">6730</th><td>  { <var>5144</var> <i>/* ilvev.d */</i>, Mips::ILVEV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6731">6731</th><td>  { <var>5152</var> <i>/* ilvev.h */</i>, Mips::ILVEV_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6732">6732</th><td>  { <var>5160</var> <i>/* ilvev.w */</i>, Mips::ILVEV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6733">6733</th><td>  { <var>5168</var> <i>/* ilvl.b */</i>, Mips::ILVL_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6734">6734</th><td>  { <var>5175</var> <i>/* ilvl.d */</i>, Mips::ILVL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6735">6735</th><td>  { <var>5182</var> <i>/* ilvl.h */</i>, Mips::ILVL_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6736">6736</th><td>  { <var>5189</var> <i>/* ilvl.w */</i>, Mips::ILVL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6737">6737</th><td>  { <var>5196</var> <i>/* ilvod.b */</i>, Mips::ILVOD_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6738">6738</th><td>  { <var>5204</var> <i>/* ilvod.d */</i>, Mips::ILVOD_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6739">6739</th><td>  { <var>5212</var> <i>/* ilvod.h */</i>, Mips::ILVOD_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6740">6740</th><td>  { <var>5220</var> <i>/* ilvod.w */</i>, Mips::ILVOD_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6741">6741</th><td>  { <var>5228</var> <i>/* ilvr.b */</i>, Mips::ILVR_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6742">6742</th><td>  { <var>5235</var> <i>/* ilvr.d */</i>, Mips::ILVR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6743">6743</th><td>  { <var>5242</var> <i>/* ilvr.h */</i>, Mips::ILVR_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6744">6744</th><td>  { <var>5249</var> <i>/* ilvr.w */</i>, Mips::ILVR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6745">6745</th><td>  { <var>5256</var> <i>/* ins */</i>, Mips::INS, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6746">6746</th><td>  { <var>5256</var> <i>/* ins */</i>, Mips::INS_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6747">6747</th><td>  { <var>5256</var> <i>/* ins */</i>, Mips::INS_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__ConstantUImm5_11_3__Tie0_1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0, MCK_ConstantUImm5_1 }, },</td></tr>
<tr><th id="6748">6748</th><td>  { <var>5260</var> <i>/* insert.b */</i>, Mips::INSERT_B, Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6749">6749</th><td>  { <var>5269</var> <i>/* insert.d */</i>, Mips::INSERT_D, Convert__MSA128AsmReg1_0__Tie0_1_1__GPR64AsmReg1_4__ConstantUImm1_01_2, AMFBS_HasStdEnc_HasMSA_HasMips64, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm1_0, MCK__93_, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6750">6750</th><td>  { <var>5278</var> <i>/* insert.h */</i>, Mips::INSERT_H, Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6751">6751</th><td>  { <var>5287</var> <i>/* insert.w */</i>, Mips::INSERT_W, Convert__MSA128AsmReg1_0__Tie0_1_1__GPR32AsmReg1_4__ConstantUImm2_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6752">6752</th><td>  { <var>5296</var> <i>/* insv */</i>, Mips::INSV_MM, Convert__GPR32AsmReg1_0__Tie0_1_1__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6753">6753</th><td>  { <var>5296</var> <i>/* insv */</i>, Mips::INSV, Convert__GPR32AsmReg1_0__Tie0_1_1__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6754">6754</th><td>  { <var>5301</var> <i>/* insve.b */</i>, Mips::INSVE_B, Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm4_01_2__MSA128AsmReg1_4__ConstantImmz1_6, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantImmz, MCK__93_ }, },</td></tr>
<tr><th id="6755">6755</th><td>  { <var>5309</var> <i>/* insve.d */</i>, Mips::INSVE_D, Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm1_01_2__MSA128AsmReg1_4__ConstantImmz1_6, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm1_0, MCK__93_, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantImmz, MCK__93_ }, },</td></tr>
<tr><th id="6756">6756</th><td>  { <var>5317</var> <i>/* insve.h */</i>, Mips::INSVE_H, Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm3_01_2__MSA128AsmReg1_4__ConstantImmz1_6, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantImmz, MCK__93_ }, },</td></tr>
<tr><th id="6757">6757</th><td>  { <var>5325</var> <i>/* insve.w */</i>, Mips::INSVE_W, Convert__MSA128AsmReg1_0__Tie0_1_1__ConstantUImm2_01_2__MSA128AsmReg1_4__ConstantImmz1_6, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantImmz, MCK__93_ }, },</td></tr>
<tr><th id="6758">6758</th><td>  { <var>5333</var> <i>/* j */</i>, Mips::JR, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6759">6759</th><td>  { <var>5333</var> <i>/* j */</i>, Mips::JR_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6760">6760</th><td>  { <var>5333</var> <i>/* j */</i>, Mips::J_MM, Convert__Imm1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_Imm }, },</td></tr>
<tr><th id="6761">6761</th><td>  { <var>5333</var> <i>/* j */</i>, Mips::J, Convert__JumpTarget1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="6762">6762</th><td>  { <var>5335</var> <i>/* jal */</i>, Mips::JalOneReg, Convert__GPR32AsmReg1_0, AMFBS_None, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6763">6763</th><td>  { <var>5335</var> <i>/* jal */</i>, Mips::JAL_MM, Convert__Imm1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_Imm }, },</td></tr>
<tr><th id="6764">6764</th><td>  { <var>5335</var> <i>/* jal */</i>, Mips::JAL, Convert__JumpTarget1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="6765">6765</th><td>  { <var>5335</var> <i>/* jal */</i>, Mips::BALC_MMR6, Convert__JumpTarget1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="6766">6766</th><td>  { <var>5335</var> <i>/* jal */</i>, Mips::JalTwoReg, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6767">6767</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALR16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6768">6768</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALRC16_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6769">6769</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALR, Convert__regRA__GPR32AsmReg1_0, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6770">6770</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6771">6771</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6772">6772</th><td>  { <var>5339</var> <i>/* jalr */</i>, Mips::JALR64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_NotInMips16Mode_IsPTR64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6773">6773</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, Mips::JALR_HB, Convert__regRA__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6774">6774</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, Mips::JALR_HB64, Convert__regRA_64__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips64_NotInMicroMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6775">6775</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, Mips::JALR_HB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6776">6776</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, Mips::JALR_HB64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6777">6777</th><td>  { <var>5352</var> <i>/* jalrc */</i>, Mips::JumpLinkReg16, Convert__Reg1_0, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="6778">6778</th><td>  { <var>5352</var> <i>/* jalrc */</i>, Mips::JIALC, Convert__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6779">6779</th><td>  { <var>5352</var> <i>/* jalrc */</i>, Mips::JALRC_MMR6, Convert__regRA__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6780">6780</th><td>  { <var>5352</var> <i>/* jalrc */</i>, Mips::JIALC64, Convert__GPR64AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_HasMips64r6, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6781">6781</th><td>  { <var>5352</var> <i>/* jalrc */</i>, Mips::JALRC_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6782">6782</th><td>  { <var>5358</var> <i>/* jalrc.hb */</i>, Mips::JALRC_HB_MMR6, Convert__regRA__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6783">6783</th><td>  { <var>5358</var> <i>/* jalrc.hb */</i>, Mips::JALRC_HB_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6784">6784</th><td>  { <var>5367</var> <i>/* jalrs */</i>, Mips::JALRS_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6785">6785</th><td>  { <var>5373</var> <i>/* jalrs16 */</i>, Mips::JALRS16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6786">6786</th><td>  { <var>5381</var> <i>/* jals */</i>, Mips::JALS_MM, Convert__Imm1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_Imm }, },</td></tr>
<tr><th id="6787">6787</th><td>  { <var>5386</var> <i>/* jalx */</i>, Mips::JALX, Convert__JumpTarget1_0, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_JumpTarget }, },</td></tr>
<tr><th id="6788">6788</th><td>  { <var>5386</var> <i>/* jalx */</i>, Mips::JALX_MM, Convert__JumpTarget1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_JumpTarget }, },</td></tr>
<tr><th id="6789">6789</th><td>  { <var>5391</var> <i>/* jialc */</i>, Mips::JIALC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6790">6790</th><td>  { <var>5391</var> <i>/* jialc */</i>, Mips::JIALC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6791">6791</th><td>  { <var>5391</var> <i>/* jialc */</i>, Mips::JIALC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6792">6792</th><td>  { <var>5397</var> <i>/* jic */</i>, Mips::JIC, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6793">6793</th><td>  { <var>5397</var> <i>/* jic */</i>, Mips::JIC_MMR6, Convert__GPR32AsmReg1_0__JumpTarget1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6794">6794</th><td>  { <var>5397</var> <i>/* jic */</i>, Mips::JIC64, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6795">6795</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JrRa16, Convert_NoOperands, AMFBS_InMips16Mode, { MCK_CPURAReg }, },</td></tr>
<tr><th id="6796">6796</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JR, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6797">6797</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JALR, Convert__regZERO__GPR32AsmReg1_0, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6798">6798</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JR_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6799">6799</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JR64, Convert__GPR64AsmReg1_0, AMFBS_NotInMips16Mode_IsPTR64bit_NotInMicroMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6800">6800</th><td>  { <var>5401</var> <i>/* jr */</i>, Mips::JALR64, Convert__regZERO_64__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips64r6, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6801">6801</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, Mips::JR_HB, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6802">6802</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, Mips::JR_HB_R6, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6803">6803</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, Mips::JR_HB64, Convert__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips64_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6804">6804</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, Mips::JR_HB64_R6, Convert__GPR64AsmReg1_0, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6805">6805</th><td>  { <var>5410</var> <i>/* jr16 */</i>, Mips::JR16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6806">6806</th><td>  { <var>5415</var> <i>/* jraddiusp */</i>, Mips::JRADDIUSP, Convert__UImm5Lsl21_0, AMFBS_InMicroMips_NotMips32r6, { MCK_UImm5Lsl2 }, },</td></tr>
<tr><th id="6807">6807</th><td>  { <var>5425</var> <i>/* jrc */</i>, Mips::JrcRa16, Convert_NoOperands, AMFBS_InMips16Mode, { MCK_CPURAReg }, },</td></tr>
<tr><th id="6808">6808</th><td>  { <var>5425</var> <i>/* jrc */</i>, Mips::JrcRx16, Convert__Reg1_0, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="6809">6809</th><td>  { <var>5425</var> <i>/* jrc */</i>, Mips::JIC, Convert__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6810">6810</th><td>  { <var>5425</var> <i>/* jrc */</i>, Mips::JRC16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6811">6811</th><td>  { <var>5425</var> <i>/* jrc */</i>, Mips::JIC64, Convert__GPR64AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_HasMips64r6, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="6812">6812</th><td>  { <var>5429</var> <i>/* jrc16 */</i>, Mips::JRC16_MMR6, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6813">6813</th><td>  { <var>5435</var> <i>/* jrcaddiusp */</i>, Mips::JRCADDIUSP_MMR6, Convert__UImm5Lsl21_0, AMFBS_InMicroMips_HasMips32r6, { MCK_UImm5Lsl2 }, },</td></tr>
<tr><th id="6814">6814</th><td>  { <var>5446</var> <i>/* l.d */</i>, Mips::LDC1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6815">6815</th><td>  { <var>5446</var> <i>/* l.d */</i>, Mips::LDC164, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6816">6816</th><td>  { <var>5450</var> <i>/* l.s */</i>, Mips::LWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6817">6817</th><td>  { <var>5454</var> <i>/* la */</i>, Mips::LoadAddrImm32, Convert__GPR32AsmReg1_0__Imm1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6818">6818</th><td>  { <var>5454</var> <i>/* la */</i>, Mips::LoadAddrReg32, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6819">6819</th><td>  { <var>5457</var> <i>/* lapc */</i>, Mips::ADDIUPC, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="6820">6820</th><td>  { <var>5457</var> <i>/* lapc */</i>, Mips::ADDIUPC_MMR6, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="6821">6821</th><td>  { <var>5462</var> <i>/* lb */</i>, Mips::LB, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6822">6822</th><td>  { <var>5462</var> <i>/* lb */</i>, Mips::LB_MMR6, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6823">6823</th><td>  { <var>5462</var> <i>/* lb */</i>, Mips::LB_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6824">6824</th><td>  { <var>5465</var> <i>/* lbe */</i>, Mips::LBE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6825">6825</th><td>  { <var>5465</var> <i>/* lbe */</i>, Mips::LBE_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6826">6826</th><td>  { <var>5469</var> <i>/* lbu */</i>, Mips::LBu, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6827">6827</th><td>  { <var>5469</var> <i>/* lbu */</i>, Mips::LBU_MMR6, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6828">6828</th><td>  { <var>5469</var> <i>/* lbu */</i>, Mips::LBu_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6829">6829</th><td>  { <var>5473</var> <i>/* lbu16 */</i>, Mips::LBU16_MM, Convert__GPRMM16AsmReg1_0__MicroMipsMem2_1, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="6830">6830</th><td>  { <var>5479</var> <i>/* lbue */</i>, Mips::LBuE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6831">6831</th><td>  { <var>5479</var> <i>/* lbue */</i>, Mips::LBuE_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6832">6832</th><td>  { <var>5484</var> <i>/* lbux */</i>, Mips::LBUX_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6833">6833</th><td>  { <var>5484</var> <i>/* lbux */</i>, Mips::LBUX, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6834">6834</th><td>  { <var>5489</var> <i>/* ld */</i>, Mips::LDMacro, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotMips3, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6835">6835</th><td>  { <var>5489</var> <i>/* ld */</i>, Mips::LD, Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6836">6836</th><td>  { <var>5492</var> <i>/* ld.b */</i>, Mips::LD_B, Convert__MSA128AsmReg1_0__MemOffsetSimm10_02_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_0 }, },</td></tr>
<tr><th id="6837">6837</th><td>  { <var>5497</var> <i>/* ld.d */</i>, Mips::LD_D, Convert__MSA128AsmReg1_0__MemOffsetSimm10_32_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_3 }, },</td></tr>
<tr><th id="6838">6838</th><td>  { <var>5502</var> <i>/* ld.h */</i>, Mips::LD_H, Convert__MSA128AsmReg1_0__MemOffsetSimm10_12_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_1 }, },</td></tr>
<tr><th id="6839">6839</th><td>  { <var>5507</var> <i>/* ld.w */</i>, Mips::LD_W, Convert__MSA128AsmReg1_0__MemOffsetSimm10_22_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_2 }, },</td></tr>
<tr><th id="6840">6840</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, Mips::LDC1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6841">6841</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, Mips::LDC1_MM, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6842">6842</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, Mips::LDC164, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6843">6843</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, Mips::LDC1_D64_MMR6, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6844">6844</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, Mips::LDC2_R6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="6845">6845</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, Mips::LDC2_MMR6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="6846">6846</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, Mips::LDC2, Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6847">6847</th><td>  { <var>5522</var> <i>/* ldc3 */</i>, Mips::LDC3, Convert__COP3AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips, { MCK_COP3AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6848">6848</th><td>  { <var>5527</var> <i>/* ldi.b */</i>, Mips::LDI_B, Convert__MSA128AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="6849">6849</th><td>  { <var>5533</var> <i>/* ldi.d */</i>, Mips::LDI_D, Convert__MSA128AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="6850">6850</th><td>  { <var>5539</var> <i>/* ldi.h */</i>, Mips::LDI_H, Convert__MSA128AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="6851">6851</th><td>  { <var>5545</var> <i>/* ldi.w */</i>, Mips::LDI_W, Convert__MSA128AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="6852">6852</th><td>  { <var>5551</var> <i>/* ldl */</i>, Mips::LDL, Convert__GPR64AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6853">6853</th><td>  { <var>5555</var> <i>/* ldpc */</i>, Mips::LDPC, Convert__GPR64AsmReg1_0__JumpTarget1_1, AMFBS_HasStdEnc_HasMips64r6, { MCK_GPR64AsmReg, MCK_JumpTarget }, },</td></tr>
<tr><th id="6854">6854</th><td>  { <var>5560</var> <i>/* ldr */</i>, Mips::LDR, Convert__GPR64AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6855">6855</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, Mips::LDXC1, Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6856">6856</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, Mips::LDXC164, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6857">6857</th><td>  { <var>5570</var> <i>/* lh */</i>, Mips::LH, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6858">6858</th><td>  { <var>5570</var> <i>/* lh */</i>, Mips::LH_MM, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6859">6859</th><td>  { <var>5573</var> <i>/* lhe */</i>, Mips::LHE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6860">6860</th><td>  { <var>5573</var> <i>/* lhe */</i>, Mips::LHE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6861">6861</th><td>  { <var>5577</var> <i>/* lhu */</i>, Mips::LHu, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6862">6862</th><td>  { <var>5577</var> <i>/* lhu */</i>, Mips::LHu_MM, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6863">6863</th><td>  { <var>5581</var> <i>/* lhu16 */</i>, Mips::LHU16_MM, Convert__GPRMM16AsmReg1_0__MicroMipsMem2_1, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="6864">6864</th><td>  { <var>5587</var> <i>/* lhue */</i>, Mips::LHuE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6865">6865</th><td>  { <var>5587</var> <i>/* lhue */</i>, Mips::LHuE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6866">6866</th><td>  { <var>5592</var> <i>/* lhx */</i>, Mips::LHX_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6867">6867</th><td>  { <var>5592</var> <i>/* lhx */</i>, Mips::LHX, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6868">6868</th><td>  { <var>5596</var> <i>/* li */</i>, Mips::LiRxImmX16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="6869">6869</th><td>  { <var>5596</var> <i>/* li */</i>, Mips::LoadImm32, Convert__GPR32AsmReg1_0__UImm32_Coerced1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="6870">6870</th><td>  { <var>5596</var> <i>/* li */</i>, Mips::LiRxImm16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="6871">6871</th><td>  { <var>5599</var> <i>/* li.d */</i>, Mips::LoadImmDoubleGPR, Convert__GPR32AsmReg1_0__Imm1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6872">6872</th><td>  { <var>5599</var> <i>/* li.d */</i>, Mips::LoadImmDoubleFGR_32, Convert__StrictlyAFGR64AsmReg1_0__Imm1_1, AMFBS_NotFP64bit_IsNotSoftFloat, { MCK_StrictlyAFGR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6873">6873</th><td>  { <var>5599</var> <i>/* li.d */</i>, Mips::LoadImmDoubleFGR, Convert__StrictlyFGR64AsmReg1_0__Imm1_1, AMFBS_IsFP64bit_IsNotSoftFloat, { MCK_StrictlyFGR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6874">6874</th><td>  { <var>5604</var> <i>/* li.s */</i>, Mips::LoadImmSingleGPR, Convert__GPR32AsmReg1_0__Imm1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6875">6875</th><td>  { <var>5604</var> <i>/* li.s */</i>, Mips::LoadImmSingleFGR, Convert__StrictlyFGR32AsmReg1_0__Imm1_1, AMFBS_IsNotSoftFloat, { MCK_StrictlyFGR32AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="6876">6876</th><td>  { <var>5609</var> <i>/* li16 */</i>, Mips::LI16_MM, Convert__GPRMM16AsmReg1_0__UImm7_N11_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_UImm7_N1 }, },</td></tr>
<tr><th id="6877">6877</th><td>  { <var>5609</var> <i>/* li16 */</i>, Mips::LI16_MMR6, Convert__GPRMM16AsmReg1_0__UImm7_N11_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_UImm7_N1 }, },</td></tr>
<tr><th id="6878">6878</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL64_R6, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6879">6879</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL_R6, Convert__GPR32AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6880">6880</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL_MMR6, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6881">6881</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6882">6882</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL64, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6883">6883</th><td>  { <var>5614</var> <i>/* ll */</i>, Mips::LL_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6884">6884</th><td>  { <var>5617</var> <i>/* lld */</i>, Mips::LLD, Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6885">6885</th><td>  { <var>5617</var> <i>/* lld */</i>, Mips::LLD_R6, Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips, { MCK_GPR64AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="6886">6886</th><td>  { <var>5621</var> <i>/* lle */</i>, Mips::LLE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6887">6887</th><td>  { <var>5621</var> <i>/* lle */</i>, Mips::LLE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6888">6888</th><td>  { <var>5625</var> <i>/* lsa */</i>, Mips::LSA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_11_3, AMFBS_HasStdEnc_HasMSA, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_1 }, },</td></tr>
<tr><th id="6889">6889</th><td>  { <var>5625</var> <i>/* lsa */</i>, Mips::LSA_MMR6, Convert__GPR32AsmReg1_2__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm2_11_3, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_1 }, },</td></tr>
<tr><th id="6890">6890</th><td>  { <var>5625</var> <i>/* lsa */</i>, Mips::LSA_R6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__ConstantUImm2_11_3, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm2_1 }, },</td></tr>
<tr><th id="6891">6891</th><td>  { <var>5629</var> <i>/* lui */</i>, Mips::LUI_MMR6, Convert__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="6892">6892</th><td>  { <var>5629</var> <i>/* lui */</i>, Mips::LUi, Convert__GPR32AsmReg1_0__UImm16_Relaxed1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm16_Relaxed }, },</td></tr>
<tr><th id="6893">6893</th><td>  { <var>5629</var> <i>/* lui */</i>, Mips::LUi_MM, Convert__GPR32AsmReg1_0__UImm16_Relaxed1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_UImm16_Relaxed }, },</td></tr>
<tr><th id="6894">6894</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, Mips::LUXC1, Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6895">6895</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, Mips::LUXC164, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6896">6896</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, Mips::LUXC1_MM, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6897">6897</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LwRxPcTcpX16, Convert__Reg1_0__Imm1_1__imm_95_0, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_Imm }, },</td></tr>
<tr><th id="6898">6898</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LWSP_MM, Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MicroMipsMemSP }, },</td></tr>
<tr><th id="6899">6899</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LW, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6900">6900</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LWDSP, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_NotInMips16Mode_HasDSP, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6901">6901</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LWDSP_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6902">6902</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LW_MMR6, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6903">6903</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LW_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6904">6904</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LWGP_MM, Convert__GPRMM16AsmReg1_0__MicroMipsMemGP2_1, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_MicroMipsMemGP }, },</td></tr>
<tr><th id="6905">6905</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LwRxSpImmX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16RegsPlusSP, MCK_SImm16 }, },</td></tr>
<tr><th id="6906">6906</th><td>  { <var>5639</var> <i>/* lw */</i>, Mips::LwRxPcTcp16, Convert__Reg1_0__Imm1_1__imm_95_0, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_Imm, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="6907">6907</th><td>  { <var>5642</var> <i>/* lw16 */</i>, Mips::LW16_MM, Convert__GPRMM16AsmReg1_0__MicroMipsMem2_1, AMFBS_InMicroMips, { MCK_GPRMM16AsmReg, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="6908">6908</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, Mips::LWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6909">6909</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, Mips::LWC1_MM, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6910">6910</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, Mips::LWC2_R6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="6911">6911</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, Mips::LWC2_MMR6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="6912">6912</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, Mips::LWC2, Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="6913">6913</th><td>  { <var>5657</var> <i>/* lwc3 */</i>, Mips::LWC3, Convert__COP3AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips, { MCK_COP3AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6914">6914</th><td>  { <var>5662</var> <i>/* lwe */</i>, Mips::LWE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6915">6915</th><td>  { <var>5662</var> <i>/* lwe */</i>, Mips::LWE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6916">6916</th><td>  { <var>5666</var> <i>/* lwl */</i>, Mips::LWL, Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6917">6917</th><td>  { <var>5666</var> <i>/* lwl */</i>, Mips::LWL_MM, Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6918">6918</th><td>  { <var>5670</var> <i>/* lwle */</i>, Mips::LWLE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6919">6919</th><td>  { <var>5670</var> <i>/* lwle */</i>, Mips::LWLE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6920">6920</th><td>  { <var>5675</var> <i>/* lwm */</i>, Mips::LWM_MM, Convert__RegList1_0__Mem2_1, AMFBS_InMicroMips, { MCK_RegList, MCK_Mem }, },</td></tr>
<tr><th id="6921">6921</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, Mips::LWM16_MM, Convert__RegList161_0__MemOffsetUimm42_1, AMFBS_InMicroMips_NotMips32r6, { MCK_RegList16, MCK_MemOffsetUimm4 }, },</td></tr>
<tr><th id="6922">6922</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, Mips::LWM16_MMR6, Convert__RegList161_0__MemOffsetUimm42_1, AMFBS_InMicroMips_HasMips32r6, { MCK_RegList16, MCK_MemOffsetUimm4 }, },</td></tr>
<tr><th id="6923">6923</th><td>  { <var>5685</var> <i>/* lwm32 */</i>, Mips::LWM32_MM, Convert__RegList1_0__Mem2_1, AMFBS_InMicroMips, { MCK_RegList, MCK_Mem }, },</td></tr>
<tr><th id="6924">6924</th><td>  { <var>5691</var> <i>/* lwp */</i>, Mips::LWP_MM, ConvertCustom_ConvertXWPOperands, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm12_0 }, },</td></tr>
<tr><th id="6925">6925</th><td>  { <var>5695</var> <i>/* lwpc */</i>, Mips::LWPC, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="6926">6926</th><td>  { <var>5695</var> <i>/* lwpc */</i>, Mips::LWPC_MMR6, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="6927">6927</th><td>  { <var>5700</var> <i>/* lwr */</i>, Mips::LWR, Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6928">6928</th><td>  { <var>5700</var> <i>/* lwr */</i>, Mips::LWR_MM, Convert__GPR32AsmReg1_0__Mem2_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6929">6929</th><td>  { <var>5704</var> <i>/* lwre */</i>, Mips::LWRE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6930">6930</th><td>  { <var>5704</var> <i>/* lwre */</i>, Mips::LWRE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="6931">6931</th><td>  { <var>5709</var> <i>/* lwu */</i>, Mips::LWU_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm12_02_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_MemOffsetSimm12_0 }, },</td></tr>
<tr><th id="6932">6932</th><td>  { <var>5709</var> <i>/* lwu */</i>, Mips::LWu, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="6933">6933</th><td>  { <var>5713</var> <i>/* lwupc */</i>, Mips::LWUPC, Convert__GPR32AsmReg1_0__Simm19_Lsl21_1, AMFBS_HasStdEnc_HasMips64r6, { MCK_GPR32AsmReg, MCK_Simm19_Lsl2 }, },</td></tr>
<tr><th id="6934">6934</th><td>  { <var>5719</var> <i>/* lwx */</i>, Mips::LWX_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6935">6935</th><td>  { <var>5719</var> <i>/* lwx */</i>, Mips::LWX, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6936">6936</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, Mips::LWXC1, Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6937">6937</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, Mips::LWXC1_MM, Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6938">6938</th><td>  { <var>5729</var> <i>/* lwxs */</i>, Mips::LWXS_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="6939">6939</th><td>  { <var>5734</var> <i>/* madd */</i>, Mips::MADD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6940">6940</th><td>  { <var>5734</var> <i>/* madd */</i>, Mips::MADD_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6941">6941</th><td>  { <var>5734</var> <i>/* madd */</i>, Mips::MADD_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6942">6942</th><td>  { <var>5734</var> <i>/* madd */</i>, Mips::MADD_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6943">6943</th><td>  { <var>5739</var> <i>/* madd.d */</i>, Mips::MADD_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6944">6944</th><td>  { <var>5739</var> <i>/* madd.d */</i>, Mips::MADD_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="6945">6945</th><td>  { <var>5739</var> <i>/* madd.d */</i>, Mips::MADD_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6946">6946</th><td>  { <var>5746</var> <i>/* madd.s */</i>, Mips::MADD_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6947">6947</th><td>  { <var>5746</var> <i>/* madd.s */</i>, Mips::MADD_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6948">6948</th><td>  { <var>5753</var> <i>/* madd_q.h */</i>, Mips::MADD_Q_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6949">6949</th><td>  { <var>5762</var> <i>/* madd_q.w */</i>, Mips::MADD_Q_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6950">6950</th><td>  { <var>5771</var> <i>/* maddf.d */</i>, Mips::MADDF_D, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6951">6951</th><td>  { <var>5771</var> <i>/* maddf.d */</i>, Mips::MADDF_D_MMR6, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6952">6952</th><td>  { <var>5779</var> <i>/* maddf.s */</i>, Mips::MADDF_S, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6953">6953</th><td>  { <var>5779</var> <i>/* maddf.s */</i>, Mips::MADDF_S_MMR6, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6954">6954</th><td>  { <var>5787</var> <i>/* maddr_q.h */</i>, Mips::MADDR_Q_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6955">6955</th><td>  { <var>5797</var> <i>/* maddr_q.w */</i>, Mips::MADDR_Q_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6956">6956</th><td>  { <var>5807</var> <i>/* maddu */</i>, Mips::MADDU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6957">6957</th><td>  { <var>5807</var> <i>/* maddu */</i>, Mips::MADDU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6958">6958</th><td>  { <var>5807</var> <i>/* maddu */</i>, Mips::MADDU_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6959">6959</th><td>  { <var>5807</var> <i>/* maddu */</i>, Mips::MADDU_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6960">6960</th><td>  { <var>5813</var> <i>/* maddv.b */</i>, Mips::MADDV_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6961">6961</th><td>  { <var>5821</var> <i>/* maddv.d */</i>, Mips::MADDV_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6962">6962</th><td>  { <var>5829</var> <i>/* maddv.h */</i>, Mips::MADDV_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6963">6963</th><td>  { <var>5837</var> <i>/* maddv.w */</i>, Mips::MADDV_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6964">6964</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, Mips::MAQ_S_W_PHL_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6965">6965</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, Mips::MAQ_S_W_PHL, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6966">6966</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, Mips::MAQ_S_W_PHR_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6967">6967</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, Mips::MAQ_S_W_PHR, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6968">6968</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, Mips::MAQ_SA_W_PHL_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6969">6969</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, Mips::MAQ_SA_W_PHL, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6970">6970</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, Mips::MAQ_SA_W_PHR_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6971">6971</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, Mips::MAQ_SA_W_PHR, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="6972">6972</th><td>  { <var>5895</var> <i>/* max.d */</i>, Mips::MAX_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6973">6973</th><td>  { <var>5895</var> <i>/* max.d */</i>, Mips::MAX_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6974">6974</th><td>  { <var>5901</var> <i>/* max.s */</i>, Mips::MAX_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6975">6975</th><td>  { <var>5901</var> <i>/* max.s */</i>, Mips::MAX_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6976">6976</th><td>  { <var>5907</var> <i>/* max_a.b */</i>, Mips::MAX_A_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6977">6977</th><td>  { <var>5915</var> <i>/* max_a.d */</i>, Mips::MAX_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6978">6978</th><td>  { <var>5923</var> <i>/* max_a.h */</i>, Mips::MAX_A_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6979">6979</th><td>  { <var>5931</var> <i>/* max_a.w */</i>, Mips::MAX_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6980">6980</th><td>  { <var>5939</var> <i>/* max_s.b */</i>, Mips::MAX_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6981">6981</th><td>  { <var>5947</var> <i>/* max_s.d */</i>, Mips::MAX_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6982">6982</th><td>  { <var>5955</var> <i>/* max_s.h */</i>, Mips::MAX_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6983">6983</th><td>  { <var>5963</var> <i>/* max_s.w */</i>, Mips::MAX_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6984">6984</th><td>  { <var>5971</var> <i>/* max_u.b */</i>, Mips::MAX_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6985">6985</th><td>  { <var>5979</var> <i>/* max_u.d */</i>, Mips::MAX_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6986">6986</th><td>  { <var>5987</var> <i>/* max_u.h */</i>, Mips::MAX_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6987">6987</th><td>  { <var>5995</var> <i>/* max_u.w */</i>, Mips::MAX_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="6988">6988</th><td>  { <var>6003</var> <i>/* maxa.d */</i>, Mips::MAXA_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6989">6989</th><td>  { <var>6003</var> <i>/* maxa.d */</i>, Mips::MAXA_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="6990">6990</th><td>  { <var>6010</var> <i>/* maxa.s */</i>, Mips::MAXA_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6991">6991</th><td>  { <var>6010</var> <i>/* maxa.s */</i>, Mips::MAXA_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="6992">6992</th><td>  { <var>6017</var> <i>/* maxi_s.b */</i>, Mips::MAXI_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6993">6993</th><td>  { <var>6026</var> <i>/* maxi_s.d */</i>, Mips::MAXI_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6994">6994</th><td>  { <var>6035</var> <i>/* maxi_s.h */</i>, Mips::MAXI_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6995">6995</th><td>  { <var>6044</var> <i>/* maxi_s.w */</i>, Mips::MAXI_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="6996">6996</th><td>  { <var>6053</var> <i>/* maxi_u.b */</i>, Mips::MAXI_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6997">6997</th><td>  { <var>6062</var> <i>/* maxi_u.d */</i>, Mips::MAXI_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6998">6998</th><td>  { <var>6071</var> <i>/* maxi_u.h */</i>, Mips::MAXI_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="6999">6999</th><td>  { <var>6080</var> <i>/* maxi_u.w */</i>, Mips::MAXI_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7000">7000</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, Mips::MFC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7001">7001</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, Mips::MFC0_MMR6, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7002">7002</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, Mips::MFC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7003">7003</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, Mips::MFC0_MMR6, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7004">7004</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, Mips::MFC1, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7005">7005</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, Mips::MFC1_MMR6, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7006">7006</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, Mips::MFC1_MM, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7007">7007</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, Mips::MFC1_D64, Convert__GPR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7008">7008</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, Mips::MFC2_MMR6, Convert__GPR32AsmReg1_0__COP2AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7009">7009</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, Mips::MFC2, Convert__GPR32AsmReg1_0__COP2AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7010">7010</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, Mips::MFC2, Convert__GPR32AsmReg1_0__COP2AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7011">7011</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, Mips::MFGC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7012">7012</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, Mips::MFGC0_MM, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7013">7013</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, Mips::MFGC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7014">7014</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, Mips::MFGC0_MM, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7015">7015</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, Mips::MFHC0_MMR6, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7016">7016</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, Mips::MFHC0_MMR6, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7017">7017</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, Mips::MFHC1_D32, Convert__GPR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7018">7018</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, Mips::MFHC1_D32_MM, Convert__GPR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7019">7019</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, Mips::MFHC1_D64, Convert__GPR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7020">7020</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, Mips::MFHC1_D64_MM, Convert__GPR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7021">7021</th><td>  { <var>6122</var> <i>/* mfhc2 */</i>, Mips::MFHC2_MMR6, Convert__GPR32AsmReg1_0__COP2AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7022">7022</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, Mips::MFHGC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7023">7023</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, Mips::MFHGC0_MM, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7024">7024</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, Mips::MFHGC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7025">7025</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, Mips::MFHGC0_MM, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7026">7026</th><td>  { <var>6135</var> <i>/* mfhi */</i>, Mips::Mfhi16, Convert__Reg1_0, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="7027">7027</th><td>  { <var>6135</var> <i>/* mfhi */</i>, Mips::MFHI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7028">7028</th><td>  { <var>6135</var> <i>/* mfhi */</i>, Mips::MFHI_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7029">7029</th><td>  { <var>6135</var> <i>/* mfhi */</i>, Mips::MFHI_DSP_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7030">7030</th><td>  { <var>6135</var> <i>/* mfhi */</i>, Mips::MFHI_DSP, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7031">7031</th><td>  { <var>6140</var> <i>/* mfhi16 */</i>, Mips::MFHI16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7032">7032</th><td>  { <var>6147</var> <i>/* mflo */</i>, Mips::Mflo16, Convert__Reg1_0, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="7033">7033</th><td>  { <var>6147</var> <i>/* mflo */</i>, Mips::MFLO, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7034">7034</th><td>  { <var>6147</var> <i>/* mflo */</i>, Mips::MFLO_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7035">7035</th><td>  { <var>6147</var> <i>/* mflo */</i>, Mips::MFLO_DSP_MM, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7036">7036</th><td>  { <var>6147</var> <i>/* mflo */</i>, Mips::MFLO_DSP, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7037">7037</th><td>  { <var>6152</var> <i>/* mflo16 */</i>, Mips::MFLO16_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7038">7038</th><td>  { <var>6159</var> <i>/* mftacx */</i>, Mips::MFTACX, Convert__GPR32AsmReg1_0__regAC0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7039">7039</th><td>  { <var>6159</var> <i>/* mftacx */</i>, Mips::MFTACX, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7040">7040</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, Mips::MFTC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__imm_95_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7041">7041</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, Mips::MFTC0, Convert__GPR32AsmReg1_0__COP0AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7042">7042</th><td>  { <var>6172</var> <i>/* mftc1 */</i>, Mips::MFTC1, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7043">7043</th><td>  { <var>6178</var> <i>/* mftdsp */</i>, Mips::MFTDSP, Convert__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7044">7044</th><td>  { <var>6185</var> <i>/* mftgpr */</i>, Mips::MFTGPR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7045">7045</th><td>  { <var>6192</var> <i>/* mfthc1 */</i>, Mips::MFTHC1, Convert__GPR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7046">7046</th><td>  { <var>6199</var> <i>/* mfthi */</i>, Mips::MFTHI, Convert__GPR32AsmReg1_0__regAC0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7047">7047</th><td>  { <var>6199</var> <i>/* mfthi */</i>, Mips::MFTHI, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7048">7048</th><td>  { <var>6205</var> <i>/* mftlo */</i>, Mips::MFTLO, Convert__GPR32AsmReg1_0__regAC0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7049">7049</th><td>  { <var>6205</var> <i>/* mftlo */</i>, Mips::MFTLO, Convert__GPR32AsmReg1_0__ACC64DSPAsmReg1_1, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7050">7050</th><td>  { <var>6211</var> <i>/* mftr */</i>, Mips::MFTR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm1_0, MCK_ConstantUImm3_0, MCK_ConstantUImm1_0 }, },</td></tr>
<tr><th id="7051">7051</th><td>  { <var>6216</var> <i>/* min.d */</i>, Mips::MIN_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7052">7052</th><td>  { <var>6216</var> <i>/* min.d */</i>, Mips::MIN_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7053">7053</th><td>  { <var>6222</var> <i>/* min.s */</i>, Mips::MIN_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7054">7054</th><td>  { <var>6222</var> <i>/* min.s */</i>, Mips::MIN_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7055">7055</th><td>  { <var>6228</var> <i>/* min_a.b */</i>, Mips::MIN_A_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7056">7056</th><td>  { <var>6236</var> <i>/* min_a.d */</i>, Mips::MIN_A_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7057">7057</th><td>  { <var>6244</var> <i>/* min_a.h */</i>, Mips::MIN_A_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7058">7058</th><td>  { <var>6252</var> <i>/* min_a.w */</i>, Mips::MIN_A_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7059">7059</th><td>  { <var>6260</var> <i>/* min_s.b */</i>, Mips::MIN_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7060">7060</th><td>  { <var>6268</var> <i>/* min_s.d */</i>, Mips::MIN_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7061">7061</th><td>  { <var>6276</var> <i>/* min_s.h */</i>, Mips::MIN_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7062">7062</th><td>  { <var>6284</var> <i>/* min_s.w */</i>, Mips::MIN_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7063">7063</th><td>  { <var>6292</var> <i>/* min_u.b */</i>, Mips::MIN_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7064">7064</th><td>  { <var>6300</var> <i>/* min_u.d */</i>, Mips::MIN_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7065">7065</th><td>  { <var>6308</var> <i>/* min_u.h */</i>, Mips::MIN_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7066">7066</th><td>  { <var>6316</var> <i>/* min_u.w */</i>, Mips::MIN_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7067">7067</th><td>  { <var>6324</var> <i>/* mina.d */</i>, Mips::MINA_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7068">7068</th><td>  { <var>6324</var> <i>/* mina.d */</i>, Mips::MINA_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7069">7069</th><td>  { <var>6331</var> <i>/* mina.s */</i>, Mips::MINA_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7070">7070</th><td>  { <var>6331</var> <i>/* mina.s */</i>, Mips::MINA_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7071">7071</th><td>  { <var>6338</var> <i>/* mini_s.b */</i>, Mips::MINI_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="7072">7072</th><td>  { <var>6347</var> <i>/* mini_s.d */</i>, Mips::MINI_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="7073">7073</th><td>  { <var>6356</var> <i>/* mini_s.h */</i>, Mips::MINI_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="7074">7074</th><td>  { <var>6365</var> <i>/* mini_s.w */</i>, Mips::MINI_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantSImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantSImm5_0 }, },</td></tr>
<tr><th id="7075">7075</th><td>  { <var>6374</var> <i>/* mini_u.b */</i>, Mips::MINI_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7076">7076</th><td>  { <var>6383</var> <i>/* mini_u.d */</i>, Mips::MINI_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7077">7077</th><td>  { <var>6392</var> <i>/* mini_u.h */</i>, Mips::MINI_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7078">7078</th><td>  { <var>6401</var> <i>/* mini_u.w */</i>, Mips::MINI_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7079">7079</th><td>  { <var>6410</var> <i>/* mod */</i>, Mips::MOD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7080">7080</th><td>  { <var>6410</var> <i>/* mod */</i>, Mips::MOD_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7081">7081</th><td>  { <var>6414</var> <i>/* mod_s.b */</i>, Mips::MOD_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7082">7082</th><td>  { <var>6422</var> <i>/* mod_s.d */</i>, Mips::MOD_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7083">7083</th><td>  { <var>6430</var> <i>/* mod_s.h */</i>, Mips::MOD_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7084">7084</th><td>  { <var>6438</var> <i>/* mod_s.w */</i>, Mips::MOD_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7085">7085</th><td>  { <var>6446</var> <i>/* mod_u.b */</i>, Mips::MOD_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7086">7086</th><td>  { <var>6454</var> <i>/* mod_u.d */</i>, Mips::MOD_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7087">7087</th><td>  { <var>6462</var> <i>/* mod_u.h */</i>, Mips::MOD_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7088">7088</th><td>  { <var>6470</var> <i>/* mod_u.w */</i>, Mips::MOD_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7089">7089</th><td>  { <var>6478</var> <i>/* modsub */</i>, Mips::MODSUB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7090">7090</th><td>  { <var>6478</var> <i>/* modsub */</i>, Mips::MODSUB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7091">7091</th><td>  { <var>6485</var> <i>/* modu */</i>, Mips::MODU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7092">7092</th><td>  { <var>6485</var> <i>/* modu */</i>, Mips::MODU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7093">7093</th><td>  { <var>6490</var> <i>/* mov.d */</i>, Mips::FMOV_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7094">7094</th><td>  { <var>6490</var> <i>/* mov.d */</i>, Mips::FMOV_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7095">7095</th><td>  { <var>6490</var> <i>/* mov.d */</i>, Mips::FMOV_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7096">7096</th><td>  { <var>6490</var> <i>/* mov.d */</i>, Mips::FMOV_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7097">7097</th><td>  { <var>6490</var> <i>/* mov.d */</i>, Mips::FMOV_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7098">7098</th><td>  { <var>6496</var> <i>/* mov.s */</i>, Mips::FMOV_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7099">7099</th><td>  { <var>6496</var> <i>/* mov.s */</i>, Mips::FMOV_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7100">7100</th><td>  { <var>6496</var> <i>/* mov.s */</i>, Mips::FMOV_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7101">7101</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::MoveR3216, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_DSPR }, },</td></tr>
<tr><th id="7102">7102</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::Move32R16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_DSPR, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7103">7103</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::OR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7104">7104</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::ADDu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7105">7105</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::MOVE16_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7106">7106</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::OR64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__regZERO_64, AMFBS_IsGP64bit_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7107">7107</th><td>  { <var>6502</var> <i>/* move */</i>, Mips::DADDu, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__regZERO_64, AMFBS_IsGP64bit_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7108">7108</th><td>  { <var>6507</var> <i>/* move.v */</i>, Mips::MOVE_V, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7109">7109</th><td>  { <var>6514</var> <i>/* move16 */</i>, Mips::MOVE16_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7110">7110</th><td>  { <var>6521</var> <i>/* movep */</i>, Mips::MOVEP_MM, Convert__GPRMM16AsmRegMovePPairFirst1_0__GPRMM16AsmRegMovePPairSecond1_1__GPRMM16AsmRegMoveP1_2__GPRMM16AsmRegMoveP1_3, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmRegMovePPairFirst, MCK_GPRMM16AsmRegMovePPairSecond, MCK_GPRMM16AsmRegMoveP, MCK_GPRMM16AsmRegMoveP }, },</td></tr>
<tr><th id="7111">7111</th><td>  { <var>6521</var> <i>/* movep */</i>, Mips::MOVEP_MMR6, Convert__GPRMM16AsmRegMovePPairFirst1_0__GPRMM16AsmRegMovePPairSecond1_1__GPRMM16AsmRegMoveP1_2__GPRMM16AsmRegMoveP1_3, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmRegMovePPairFirst, MCK_GPRMM16AsmRegMovePPairSecond, MCK_GPRMM16AsmRegMoveP, MCK_GPRMM16AsmRegMoveP }, },</td></tr>
<tr><th id="7112">7112</th><td>  { <var>6527</var> <i>/* movf */</i>, Mips::MOVF_I, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7113">7113</th><td>  { <var>6527</var> <i>/* movf */</i>, Mips::MOVF_I_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7114">7114</th><td>  { <var>6532</var> <i>/* movf.d */</i>, Mips::MOVF_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7115">7115</th><td>  { <var>6532</var> <i>/* movf.d */</i>, Mips::MOVF_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7116">7116</th><td>  { <var>6532</var> <i>/* movf.d */</i>, Mips::MOVF_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7117">7117</th><td>  { <var>6539</var> <i>/* movf.s */</i>, Mips::MOVF_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7118">7118</th><td>  { <var>6539</var> <i>/* movf.s */</i>, Mips::MOVF_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7119">7119</th><td>  { <var>6546</var> <i>/* movn */</i>, Mips::MOVN_I_I, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7120">7120</th><td>  { <var>6546</var> <i>/* movn */</i>, Mips::MOVN_I_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7121">7121</th><td>  { <var>6551</var> <i>/* movn.d */</i>, Mips::MOVN_I_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7122">7122</th><td>  { <var>6551</var> <i>/* movn.d */</i>, Mips::MOVN_I_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7123">7123</th><td>  { <var>6551</var> <i>/* movn.d */</i>, Mips::MOVN_I_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7124">7124</th><td>  { <var>6558</var> <i>/* movn.s */</i>, Mips::MOVN_I_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7125">7125</th><td>  { <var>6558</var> <i>/* movn.s */</i>, Mips::MOVN_I_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7126">7126</th><td>  { <var>6565</var> <i>/* movt */</i>, Mips::MOVT_I, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7127">7127</th><td>  { <var>6565</var> <i>/* movt */</i>, Mips::MOVT_I_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7128">7128</th><td>  { <var>6570</var> <i>/* movt.d */</i>, Mips::MOVT_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7129">7129</th><td>  { <var>6570</var> <i>/* movt.d */</i>, Mips::MOVT_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7130">7130</th><td>  { <var>6570</var> <i>/* movt.d */</i>, Mips::MOVT_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7131">7131</th><td>  { <var>6577</var> <i>/* movt.s */</i>, Mips::MOVT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7132">7132</th><td>  { <var>6577</var> <i>/* movt.s */</i>, Mips::MOVT_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FCCAsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FCCAsmReg }, },</td></tr>
<tr><th id="7133">7133</th><td>  { <var>6584</var> <i>/* movz */</i>, Mips::MOVZ_I_I, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7134">7134</th><td>  { <var>6584</var> <i>/* movz */</i>, Mips::MOVZ_I_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7135">7135</th><td>  { <var>6589</var> <i>/* movz.d */</i>, Mips::MOVZ_I_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7136">7136</th><td>  { <var>6589</var> <i>/* movz.d */</i>, Mips::MOVZ_I_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7137">7137</th><td>  { <var>6589</var> <i>/* movz.d */</i>, Mips::MOVZ_I_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7138">7138</th><td>  { <var>6596</var> <i>/* movz.s */</i>, Mips::MOVZ_I_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7139">7139</th><td>  { <var>6596</var> <i>/* movz.s */</i>, Mips::MOVZ_I_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7140">7140</th><td>  { <var>6603</var> <i>/* msub */</i>, Mips::MSUB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7141">7141</th><td>  { <var>6603</var> <i>/* msub */</i>, Mips::MSUB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7142">7142</th><td>  { <var>6603</var> <i>/* msub */</i>, Mips::MSUB_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7143">7143</th><td>  { <var>6603</var> <i>/* msub */</i>, Mips::MSUB_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7144">7144</th><td>  { <var>6608</var> <i>/* msub.d */</i>, Mips::MSUB_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7145">7145</th><td>  { <var>6608</var> <i>/* msub.d */</i>, Mips::MSUB_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7146">7146</th><td>  { <var>6608</var> <i>/* msub.d */</i>, Mips::MSUB_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7147">7147</th><td>  { <var>6615</var> <i>/* msub.s */</i>, Mips::MSUB_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7148">7148</th><td>  { <var>6615</var> <i>/* msub.s */</i>, Mips::MSUB_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7149">7149</th><td>  { <var>6622</var> <i>/* msub_q.h */</i>, Mips::MSUB_Q_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7150">7150</th><td>  { <var>6631</var> <i>/* msub_q.w */</i>, Mips::MSUB_Q_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7151">7151</th><td>  { <var>6640</var> <i>/* msubf.d */</i>, Mips::MSUBF_D, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7152">7152</th><td>  { <var>6640</var> <i>/* msubf.d */</i>, Mips::MSUBF_D_MMR6, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7153">7153</th><td>  { <var>6648</var> <i>/* msubf.s */</i>, Mips::MSUBF_S, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7154">7154</th><td>  { <var>6648</var> <i>/* msubf.s */</i>, Mips::MSUBF_S_MMR6, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7155">7155</th><td>  { <var>6656</var> <i>/* msubr_q.h */</i>, Mips::MSUBR_Q_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7156">7156</th><td>  { <var>6666</var> <i>/* msubr_q.w */</i>, Mips::MSUBR_Q_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7157">7157</th><td>  { <var>6676</var> <i>/* msubu */</i>, Mips::MSUBU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7158">7158</th><td>  { <var>6676</var> <i>/* msubu */</i>, Mips::MSUBU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7159">7159</th><td>  { <var>6676</var> <i>/* msubu */</i>, Mips::MSUBU_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7160">7160</th><td>  { <var>6676</var> <i>/* msubu */</i>, Mips::MSUBU_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7161">7161</th><td>  { <var>6682</var> <i>/* msubv.b */</i>, Mips::MSUBV_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7162">7162</th><td>  { <var>6690</var> <i>/* msubv.d */</i>, Mips::MSUBV_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7163">7163</th><td>  { <var>6698</var> <i>/* msubv.h */</i>, Mips::MSUBV_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7164">7164</th><td>  { <var>6706</var> <i>/* msubv.w */</i>, Mips::MSUBV_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7165">7165</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, Mips::MTC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7166">7166</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, Mips::MTC0_MMR6, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7167">7167</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, Mips::MTC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7168">7168</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, Mips::MTC0_MMR6, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7169">7169</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, Mips::MTC1, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7170">7170</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, Mips::MTC1_MMR6, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7171">7171</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, Mips::MTC1_MM, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7172">7172</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, Mips::MTC1_D64, Convert__FGR64AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7173">7173</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, Mips::MTC1_D64_MM, Convert__FGR64AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7174">7174</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, Mips::MTC2_MMR6, Convert__COP2AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7175">7175</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, Mips::MTC2, Convert__COP2AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7176">7176</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, Mips::MTC2, Convert__COP2AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP2AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7177">7177</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, Mips::MTGC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7178">7178</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, Mips::MTGC0_MM, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7179">7179</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, Mips::MTGC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7180">7180</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, Mips::MTGC0_MM, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7181">7181</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, Mips::MTHC0_MMR6, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7182">7182</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, Mips::MTHC0_MMR6, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7183">7183</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, Mips::MTHC1_D32, Convert__AFGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7184">7184</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, Mips::MTHC1_D32_MM, Convert__AFGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7185">7185</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, Mips::MTHC1_D64, Convert__FGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7186">7186</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, Mips::MTHC1_D64_MM, Convert__FGR64AsmReg1_1__Tie0_1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_GPR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7187">7187</th><td>  { <var>6747</var> <i>/* mthc2 */</i>, Mips::MTHC2_MMR6, Convert__COP2AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_COP2AsmReg }, },</td></tr>
<tr><th id="7188">7188</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, Mips::MTHGC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7189">7189</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, Mips::MTHGC0_MM, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7190">7190</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, Mips::MTHGC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7191">7191</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, Mips::MTHGC0_MM, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r5_HasVirt, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7192">7192</th><td>  { <var>6760</var> <i>/* mthi */</i>, Mips::MTHI, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7193">7193</th><td>  { <var>6760</var> <i>/* mthi */</i>, Mips::MTHI_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7194">7194</th><td>  { <var>6760</var> <i>/* mthi */</i>, Mips::MTHI_DSP_MM, Convert__HI32DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_HI32DSPAsmReg }, },</td></tr>
<tr><th id="7195">7195</th><td>  { <var>6760</var> <i>/* mthi */</i>, Mips::MTHI_DSP, Convert__HI32DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_HI32DSPAsmReg }, },</td></tr>
<tr><th id="7196">7196</th><td>  { <var>6765</var> <i>/* mthlip */</i>, Mips::MTHLIP_MM, Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7197">7197</th><td>  { <var>6765</var> <i>/* mthlip */</i>, Mips::MTHLIP, Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0__Tie0_1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7198">7198</th><td>  { <var>6772</var> <i>/* mtlo */</i>, Mips::MTLO, Convert__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7199">7199</th><td>  { <var>6772</var> <i>/* mtlo */</i>, Mips::MTLO_MM, Convert__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7200">7200</th><td>  { <var>6772</var> <i>/* mtlo */</i>, Mips::MTLO_DSP_MM, Convert__LO32DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_LO32DSPAsmReg }, },</td></tr>
<tr><th id="7201">7201</th><td>  { <var>6772</var> <i>/* mtlo */</i>, Mips::MTLO_DSP, Convert__LO32DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_LO32DSPAsmReg }, },</td></tr>
<tr><th id="7202">7202</th><td>  { <var>6777</var> <i>/* mtm0 */</i>, Mips::MTM0, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7203">7203</th><td>  { <var>6782</var> <i>/* mtm1 */</i>, Mips::MTM1, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7204">7204</th><td>  { <var>6787</var> <i>/* mtm2 */</i>, Mips::MTM2, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7205">7205</th><td>  { <var>6792</var> <i>/* mtp0 */</i>, Mips::MTP0, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7206">7206</th><td>  { <var>6797</var> <i>/* mtp1 */</i>, Mips::MTP1, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7207">7207</th><td>  { <var>6802</var> <i>/* mtp2 */</i>, Mips::MTP2, Convert__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7208">7208</th><td>  { <var>6807</var> <i>/* mttacx */</i>, Mips::MTTACX, Convert__regAC0__GPR32AsmReg1_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7209">7209</th><td>  { <var>6807</var> <i>/* mttacx */</i>, Mips::MTTACX, Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7210">7210</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, Mips::MTTC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__imm_95_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_COP0AsmReg }, },</td></tr>
<tr><th id="7211">7211</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, Mips::MTTC0, Convert__COP0AsmReg1_1__GPR32AsmReg1_0__ConstantUImm3_01_2, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_COP0AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7212">7212</th><td>  { <var>6820</var> <i>/* mttc1 */</i>, Mips::MTTC1, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7213">7213</th><td>  { <var>6826</var> <i>/* mttdsp */</i>, Mips::MTTDSP, Convert__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7214">7214</th><td>  { <var>6833</var> <i>/* mttgpr */</i>, Mips::MTTGPR, Convert__GPR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7215">7215</th><td>  { <var>6840</var> <i>/* mtthc1 */</i>, Mips::MTTHC1, Convert__FGR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7216">7216</th><td>  { <var>6847</var> <i>/* mtthi */</i>, Mips::MTTHI, Convert__regAC0__GPR32AsmReg1_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7217">7217</th><td>  { <var>6847</var> <i>/* mtthi */</i>, Mips::MTTHI, Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7218">7218</th><td>  { <var>6853</var> <i>/* mttlo */</i>, Mips::MTTLO, Convert__regAC0__GPR32AsmReg1_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7219">7219</th><td>  { <var>6853</var> <i>/* mttlo */</i>, Mips::MTTLO, Convert__ACC64DSPAsmReg1_1__GPR32AsmReg1_0, AMFBS_HasMT, { MCK_GPR32AsmReg, MCK_ACC64DSPAsmReg }, },</td></tr>
<tr><th id="7220">7220</th><td>  { <var>6859</var> <i>/* mttr */</i>, Mips::MTTR, Convert__GPR32AsmReg1_1__GPR32AsmReg1_0__ConstantUImm1_01_2__ConstantUImm3_01_3__ConstantUImm1_01_4, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm1_0, MCK_ConstantUImm3_0, MCK_ConstantUImm1_0 }, },</td></tr>
<tr><th id="7221">7221</th><td>  { <var>6864</var> <i>/* muh */</i>, Mips::MUH_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7222">7222</th><td>  { <var>6864</var> <i>/* muh */</i>, Mips::MUH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7223">7223</th><td>  { <var>6864</var> <i>/* muh */</i>, Mips::MUH_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7224">7224</th><td>  { <var>6868</var> <i>/* muhu */</i>, Mips::MUHU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7225">7225</th><td>  { <var>6868</var> <i>/* muhu */</i>, Mips::MUHU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7226">7226</th><td>  { <var>6868</var> <i>/* muhu */</i>, Mips::MUHU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7227">7227</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7228">7228</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7229">7229</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7230">7230</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7231">7231</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL_R6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7232">7232</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7233">7233</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MUL_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7234">7234</th><td>  { <var>6873</var> <i>/* mul */</i>, Mips::MULImmMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7235">7235</th><td>  { <var>6877</var> <i>/* mul.d */</i>, Mips::FMUL_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7236">7236</th><td>  { <var>6877</var> <i>/* mul.d */</i>, Mips::FMUL_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7237">7237</th><td>  { <var>6877</var> <i>/* mul.d */</i>, Mips::FMUL_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7238">7238</th><td>  { <var>6877</var> <i>/* mul.d */</i>, Mips::FMUL_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7239">7239</th><td>  { <var>6883</var> <i>/* mul.ph */</i>, Mips::MUL_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7240">7240</th><td>  { <var>6883</var> <i>/* mul.ph */</i>, Mips::MUL_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7241">7241</th><td>  { <var>6890</var> <i>/* mul.ps */</i>, Mips::FMUL_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7242">7242</th><td>  { <var>6897</var> <i>/* mul.s */</i>, Mips::FMUL_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7243">7243</th><td>  { <var>6897</var> <i>/* mul.s */</i>, Mips::FMUL_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7244">7244</th><td>  { <var>6897</var> <i>/* mul.s */</i>, Mips::FMUL_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7245">7245</th><td>  { <var>6903</var> <i>/* mul_q.h */</i>, Mips::MUL_Q_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7246">7246</th><td>  { <var>6911</var> <i>/* mul_q.w */</i>, Mips::MUL_Q_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7247">7247</th><td>  { <var>6919</var> <i>/* mul_s.ph */</i>, Mips::MUL_S_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7248">7248</th><td>  { <var>6919</var> <i>/* mul_s.ph */</i>, Mips::MUL_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7249">7249</th><td>  { <var>6928</var> <i>/* muleq_s.w.phl */</i>, Mips::MULEQ_S_W_PHL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7250">7250</th><td>  { <var>6928</var> <i>/* muleq_s.w.phl */</i>, Mips::MULEQ_S_W_PHL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7251">7251</th><td>  { <var>6942</var> <i>/* muleq_s.w.phr */</i>, Mips::MULEQ_S_W_PHR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7252">7252</th><td>  { <var>6942</var> <i>/* muleq_s.w.phr */</i>, Mips::MULEQ_S_W_PHR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7253">7253</th><td>  { <var>6956</var> <i>/* muleu_s.ph.qbl */</i>, Mips::MULEU_S_PH_QBL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7254">7254</th><td>  { <var>6956</var> <i>/* muleu_s.ph.qbl */</i>, Mips::MULEU_S_PH_QBL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7255">7255</th><td>  { <var>6971</var> <i>/* muleu_s.ph.qbr */</i>, Mips::MULEU_S_PH_QBR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7256">7256</th><td>  { <var>6971</var> <i>/* muleu_s.ph.qbr */</i>, Mips::MULEU_S_PH_QBR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7257">7257</th><td>  { <var>6986</var> <i>/* mulo */</i>, Mips::MULOMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7258">7258</th><td>  { <var>6986</var> <i>/* mulo */</i>, Mips::MULOMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7259">7259</th><td>  { <var>6991</var> <i>/* mulou */</i>, Mips::MULOUMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7260">7260</th><td>  { <var>6991</var> <i>/* mulou */</i>, Mips::MULOUMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7261">7261</th><td>  { <var>6997</var> <i>/* mulq_rs.ph */</i>, Mips::MULQ_RS_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7262">7262</th><td>  { <var>6997</var> <i>/* mulq_rs.ph */</i>, Mips::MULQ_RS_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7263">7263</th><td>  { <var>7008</var> <i>/* mulq_rs.w */</i>, Mips::MULQ_RS_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7264">7264</th><td>  { <var>7008</var> <i>/* mulq_rs.w */</i>, Mips::MULQ_RS_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7265">7265</th><td>  { <var>7018</var> <i>/* mulq_s.ph */</i>, Mips::MULQ_S_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7266">7266</th><td>  { <var>7018</var> <i>/* mulq_s.ph */</i>, Mips::MULQ_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7267">7267</th><td>  { <var>7028</var> <i>/* mulq_s.w */</i>, Mips::MULQ_S_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7268">7268</th><td>  { <var>7028</var> <i>/* mulq_s.w */</i>, Mips::MULQ_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7269">7269</th><td>  { <var>7037</var> <i>/* mulr.ps */</i>, Mips::MULR_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7270">7270</th><td>  { <var>7045</var> <i>/* mulr_q.h */</i>, Mips::MULR_Q_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7271">7271</th><td>  { <var>7054</var> <i>/* mulr_q.w */</i>, Mips::MULR_Q_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7272">7272</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, Mips::MULSA_W_PH_MMR2, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7273">7273</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, Mips::MULSA_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7274">7274</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, Mips::MULSAQ_S_W_PH_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7275">7275</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, Mips::MULSAQ_S_W_PH, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7276">7276</th><td>  { <var>7088</var> <i>/* mult */</i>, Mips::MULT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7277">7277</th><td>  { <var>7088</var> <i>/* mult */</i>, Mips::MULT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7278">7278</th><td>  { <var>7088</var> <i>/* mult */</i>, Mips::MULT_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7279">7279</th><td>  { <var>7088</var> <i>/* mult */</i>, Mips::MULT_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7280">7280</th><td>  { <var>7093</var> <i>/* multu */</i>, Mips::MULTu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7281">7281</th><td>  { <var>7093</var> <i>/* multu */</i>, Mips::MULTu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7282">7282</th><td>  { <var>7093</var> <i>/* multu */</i>, Mips::MULTU_DSP_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7283">7283</th><td>  { <var>7093</var> <i>/* multu */</i>, Mips::MULTU_DSP, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7284">7284</th><td>  { <var>7099</var> <i>/* mulu */</i>, Mips::MULU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7285">7285</th><td>  { <var>7099</var> <i>/* mulu */</i>, Mips::MULU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7286">7286</th><td>  { <var>7099</var> <i>/* mulu */</i>, Mips::MULU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7287">7287</th><td>  { <var>7104</var> <i>/* mulv.b */</i>, Mips::MULV_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7288">7288</th><td>  { <var>7111</var> <i>/* mulv.d */</i>, Mips::MULV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7289">7289</th><td>  { <var>7118</var> <i>/* mulv.h */</i>, Mips::MULV_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7290">7290</th><td>  { <var>7125</var> <i>/* mulv.w */</i>, Mips::MULV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7291">7291</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7292">7292</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB_MM, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7293">7293</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB_MMR6, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7294">7294</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::NegRxRy16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7295">7295</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7296">7296</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB_MM, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7297">7297</th><td>  { <var>7132</var> <i>/* neg */</i>, Mips::SUB_MMR6, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7298">7298</th><td>  { <var>7136</var> <i>/* neg.d */</i>, Mips::FNEG_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7299">7299</th><td>  { <var>7136</var> <i>/* neg.d */</i>, Mips::FNEG_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7300">7300</th><td>  { <var>7136</var> <i>/* neg.d */</i>, Mips::FNEG_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7301">7301</th><td>  { <var>7136</var> <i>/* neg.d */</i>, Mips::FNEG_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7302">7302</th><td>  { <var>7142</var> <i>/* neg.s */</i>, Mips::FNEG_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7303">7303</th><td>  { <var>7142</var> <i>/* neg.s */</i>, Mips::FNEG_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7304">7304</th><td>  { <var>7142</var> <i>/* neg.s */</i>, Mips::FNEG_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7305">7305</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBu, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7306">7306</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBu_MM, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7307">7307</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBU_MMR6, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7308">7308</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBu, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7309">7309</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBu_MM, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7310">7310</th><td>  { <var>7148</var> <i>/* negu */</i>, Mips::SUBU_MMR6, Convert__GPR32AsmReg1_0__regZERO__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7311">7311</th><td>  { <var>7153</var> <i>/* nloc.b */</i>, Mips::NLOC_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7312">7312</th><td>  { <var>7160</var> <i>/* nloc.d */</i>, Mips::NLOC_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7313">7313</th><td>  { <var>7167</var> <i>/* nloc.h */</i>, Mips::NLOC_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7314">7314</th><td>  { <var>7174</var> <i>/* nloc.w */</i>, Mips::NLOC_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7315">7315</th><td>  { <var>7181</var> <i>/* nlzc.b */</i>, Mips::NLZC_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7316">7316</th><td>  { <var>7188</var> <i>/* nlzc.d */</i>, Mips::NLZC_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7317">7317</th><td>  { <var>7195</var> <i>/* nlzc.h */</i>, Mips::NLZC_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7318">7318</th><td>  { <var>7202</var> <i>/* nlzc.w */</i>, Mips::NLZC_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7319">7319</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, Mips::NMADD_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7320">7320</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, Mips::NMADD_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7321">7321</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, Mips::NMADD_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7322">7322</th><td>  { <var>7217</var> <i>/* nmadd.s */</i>, Mips::NMADD_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7323">7323</th><td>  { <var>7217</var> <i>/* nmadd.s */</i>, Mips::NMADD_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7324">7324</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, Mips::NMSUB_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7325">7325</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, Mips::NMSUB_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2__AFGR64AsmReg1_3, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7326">7326</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, Mips::NMSUB_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2__FGR64AsmReg1_3, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7327">7327</th><td>  { <var>7233</var> <i>/* nmsub.s */</i>, Mips::NMSUB_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7328">7328</th><td>  { <var>7233</var> <i>/* nmsub.s */</i>, Mips::NMSUB_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2__FGR32AsmReg1_3, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7329">7329</th><td>  { <var>7241</var> <i>/* nop */</i>, Mips::SLL, Convert__regZERO__regZERO__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7330">7330</th><td>  { <var>7241</var> <i>/* nop */</i>, Mips::SLL_MMR6, Convert__regZERO__regZERO__imm_95_0, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7331">7331</th><td>  { <var>7241</var> <i>/* nop */</i>, Mips::Move32R16, Convert__regZERO__regS0, AMFBS_InMips16Mode, {  }, },</td></tr>
<tr><th id="7332">7332</th><td>  { <var>7241</var> <i>/* nop */</i>, Mips::SLL_MM, Convert__regZERO__regZERO__imm_95_0, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7333">7333</th><td>  { <var>7241</var> <i>/* nop */</i>, Mips::MOVE16_MM, Convert__regZERO__regZERO, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7334">7334</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_IsGP32bit, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7335">7335</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NORImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7336">7336</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NOR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7337">7337</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NOR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7338">7338</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NOR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7339">7339</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_IsGP32bit, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7340">7340</th><td>  { <var>7245</var> <i>/* nor */</i>, Mips::NORImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7341">7341</th><td>  { <var>7249</var> <i>/* nor.v */</i>, Mips::NOR_V, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7342">7342</th><td>  { <var>7255</var> <i>/* nori.b */</i>, Mips::NORI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7343">7343</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__regZERO, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7344">7344</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__regZERO, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7345">7345</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__regZERO, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7346">7346</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NotRxRy16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7347">7347</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7348">7348</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7349">7349</th><td>  { <var>7262</var> <i>/* not */</i>, Mips::NOR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__regZERO, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7350">7350</th><td>  { <var>7266</var> <i>/* not16 */</i>, Mips::NOT16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7351">7351</th><td>  { <var>7266</var> <i>/* not16 */</i>, Mips::NOT16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7352">7352</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OrRxRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7353">7353</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7354">7354</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7355">7355</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7356">7356</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7357">7357</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7358">7358</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7359">7359</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7360">7360</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7361">7361</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7362">7362</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::OR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7363">7363</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7364">7364</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7365">7365</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7366">7366</th><td>  { <var>7272</var> <i>/* or */</i>, Mips::ORi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7367">7367</th><td>  { <var>7275</var> <i>/* or.v */</i>, Mips::OR_V, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7368">7368</th><td>  { <var>7280</var> <i>/* or16 */</i>, Mips::OR16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7369">7369</th><td>  { <var>7280</var> <i>/* or16 */</i>, Mips::OR16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7370">7370</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7371">7371</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7372">7372</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7373">7373</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7374">7374</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7375">7375</th><td>  { <var>7285</var> <i>/* ori */</i>, Mips::ORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="7376">7376</th><td>  { <var>7289</var> <i>/* ori.b */</i>, Mips::ORI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7377">7377</th><td>  { <var>7295</var> <i>/* packrl.ph */</i>, Mips::PACKRL_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7378">7378</th><td>  { <var>7295</var> <i>/* packrl.ph */</i>, Mips::PACKRL_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7379">7379</th><td>  { <var>7305</var> <i>/* pause */</i>, Mips::PAUSE, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7380">7380</th><td>  { <var>7305</var> <i>/* pause */</i>, Mips::PAUSE_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7381">7381</th><td>  { <var>7305</var> <i>/* pause */</i>, Mips::PAUSE_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7382">7382</th><td>  { <var>7311</var> <i>/* pckev.b */</i>, Mips::PCKEV_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7383">7383</th><td>  { <var>7319</var> <i>/* pckev.d */</i>, Mips::PCKEV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7384">7384</th><td>  { <var>7327</var> <i>/* pckev.h */</i>, Mips::PCKEV_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7385">7385</th><td>  { <var>7335</var> <i>/* pckev.w */</i>, Mips::PCKEV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7386">7386</th><td>  { <var>7343</var> <i>/* pckod.b */</i>, Mips::PCKOD_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7387">7387</th><td>  { <var>7351</var> <i>/* pckod.d */</i>, Mips::PCKOD_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7388">7388</th><td>  { <var>7359</var> <i>/* pckod.h */</i>, Mips::PCKOD_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7389">7389</th><td>  { <var>7367</var> <i>/* pckod.w */</i>, Mips::PCKOD_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7390">7390</th><td>  { <var>7375</var> <i>/* pcnt.b */</i>, Mips::PCNT_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7391">7391</th><td>  { <var>7382</var> <i>/* pcnt.d */</i>, Mips::PCNT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7392">7392</th><td>  { <var>7389</var> <i>/* pcnt.h */</i>, Mips::PCNT_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7393">7393</th><td>  { <var>7396</var> <i>/* pcnt.w */</i>, Mips::PCNT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7394">7394</th><td>  { <var>7403</var> <i>/* pick.ph */</i>, Mips::PICK_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7395">7395</th><td>  { <var>7403</var> <i>/* pick.ph */</i>, Mips::PICK_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7396">7396</th><td>  { <var>7411</var> <i>/* pick.qb */</i>, Mips::PICK_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7397">7397</th><td>  { <var>7411</var> <i>/* pick.qb */</i>, Mips::PICK_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7398">7398</th><td>  { <var>7419</var> <i>/* pll.ps */</i>, Mips::PLL_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7399">7399</th><td>  { <var>7426</var> <i>/* plu.ps */</i>, Mips::PLU_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7400">7400</th><td>  { <var>7433</var> <i>/* pop */</i>, Mips::POP, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7401">7401</th><td>  { <var>7433</var> <i>/* pop */</i>, Mips::POP, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7402">7402</th><td>  { <var>7437</var> <i>/* preceq.w.phl */</i>, Mips::PRECEQ_W_PHL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7403">7403</th><td>  { <var>7437</var> <i>/* preceq.w.phl */</i>, Mips::PRECEQ_W_PHL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7404">7404</th><td>  { <var>7450</var> <i>/* preceq.w.phr */</i>, Mips::PRECEQ_W_PHR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7405">7405</th><td>  { <var>7450</var> <i>/* preceq.w.phr */</i>, Mips::PRECEQ_W_PHR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7406">7406</th><td>  { <var>7463</var> <i>/* precequ.ph.qbl */</i>, Mips::PRECEQU_PH_QBL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7407">7407</th><td>  { <var>7463</var> <i>/* precequ.ph.qbl */</i>, Mips::PRECEQU_PH_QBL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7408">7408</th><td>  { <var>7478</var> <i>/* precequ.ph.qbla */</i>, Mips::PRECEQU_PH_QBLA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7409">7409</th><td>  { <var>7478</var> <i>/* precequ.ph.qbla */</i>, Mips::PRECEQU_PH_QBLA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7410">7410</th><td>  { <var>7494</var> <i>/* precequ.ph.qbr */</i>, Mips::PRECEQU_PH_QBR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7411">7411</th><td>  { <var>7494</var> <i>/* precequ.ph.qbr */</i>, Mips::PRECEQU_PH_QBR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7412">7412</th><td>  { <var>7509</var> <i>/* precequ.ph.qbra */</i>, Mips::PRECEQU_PH_QBRA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7413">7413</th><td>  { <var>7509</var> <i>/* precequ.ph.qbra */</i>, Mips::PRECEQU_PH_QBRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7414">7414</th><td>  { <var>7525</var> <i>/* preceu.ph.qbl */</i>, Mips::PRECEU_PH_QBL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7415">7415</th><td>  { <var>7525</var> <i>/* preceu.ph.qbl */</i>, Mips::PRECEU_PH_QBL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7416">7416</th><td>  { <var>7539</var> <i>/* preceu.ph.qbla */</i>, Mips::PRECEU_PH_QBLA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7417">7417</th><td>  { <var>7539</var> <i>/* preceu.ph.qbla */</i>, Mips::PRECEU_PH_QBLA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7418">7418</th><td>  { <var>7554</var> <i>/* preceu.ph.qbr */</i>, Mips::PRECEU_PH_QBR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7419">7419</th><td>  { <var>7554</var> <i>/* preceu.ph.qbr */</i>, Mips::PRECEU_PH_QBR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7420">7420</th><td>  { <var>7568</var> <i>/* preceu.ph.qbra */</i>, Mips::PRECEU_PH_QBRA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7421">7421</th><td>  { <var>7568</var> <i>/* preceu.ph.qbra */</i>, Mips::PRECEU_PH_QBRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7422">7422</th><td>  { <var>7583</var> <i>/* precr.qb.ph */</i>, Mips::PRECR_QB_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7423">7423</th><td>  { <var>7583</var> <i>/* precr.qb.ph */</i>, Mips::PRECR_QB_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7424">7424</th><td>  { <var>7595</var> <i>/* precr_sra.ph.w */</i>, Mips::PRECR_SRA_PH_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7425">7425</th><td>  { <var>7595</var> <i>/* precr_sra.ph.w */</i>, Mips::PRECR_SRA_PH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7426">7426</th><td>  { <var>7610</var> <i>/* precr_sra_r.ph.w */</i>, Mips::PRECR_SRA_R_PH_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7427">7427</th><td>  { <var>7610</var> <i>/* precr_sra_r.ph.w */</i>, Mips::PRECR_SRA_R_PH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7428">7428</th><td>  { <var>7627</var> <i>/* precrq.ph.w */</i>, Mips::PRECRQ_PH_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7429">7429</th><td>  { <var>7627</var> <i>/* precrq.ph.w */</i>, Mips::PRECRQ_PH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7430">7430</th><td>  { <var>7639</var> <i>/* precrq.qb.ph */</i>, Mips::PRECRQ_QB_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7431">7431</th><td>  { <var>7639</var> <i>/* precrq.qb.ph */</i>, Mips::PRECRQ_QB_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7432">7432</th><td>  { <var>7652</var> <i>/* precrq_rs.ph.w */</i>, Mips::PRECRQ_RS_PH_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7433">7433</th><td>  { <var>7652</var> <i>/* precrq_rs.ph.w */</i>, Mips::PRECRQ_RS_PH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7434">7434</th><td>  { <var>7667</var> <i>/* precrqu_s.qb.ph */</i>, Mips::PRECRQU_S_QB_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7435">7435</th><td>  { <var>7667</var> <i>/* precrqu_s.qb.ph */</i>, Mips::PRECRQU_S_QB_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7436">7436</th><td>  { <var>7683</var> <i>/* pref */</i>, Mips::PREF_R6, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7437">7437</th><td>  { <var>7683</var> <i>/* pref */</i>, Mips::PREF, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="7438">7438</th><td>  { <var>7683</var> <i>/* pref */</i>, Mips::PREF_MM, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_InMicroMips_NotMips32r6, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="7439">7439</th><td>  { <var>7683</var> <i>/* pref */</i>, Mips::PREF_MMR6, Convert__Mem2_1__ConstantUImm5_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm5_0, MCK_Mem }, },</td></tr>
<tr><th id="7440">7440</th><td>  { <var>7688</var> <i>/* prefe */</i>, Mips::PREFE, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7441">7441</th><td>  { <var>7688</var> <i>/* prefe */</i>, Mips::PREFE_MM, Convert__MemOffsetSimm9_02_1__ConstantUImm5_01_0, AMFBS_InMicroMips_HasEVA, { MCK_ConstantUImm5_0, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7442">7442</th><td>  { <var>7694</var> <i>/* prefx */</i>, Mips::PREFX_MM, Convert__GPR32AsmReg1_3__GPR32AsmReg1_1__ConstantUImm5_01_0, AMFBS_InMicroMips_NotMips32r6, { MCK_ConstantUImm5_0, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7443">7443</th><td>  { <var>7700</var> <i>/* prepend */</i>, Mips::PREPEND_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7444">7444</th><td>  { <var>7700</var> <i>/* prepend */</i>, Mips::PREPEND, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2__Tie0_1_1, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7445">7445</th><td>  { <var>7708</var> <i>/* pul.ps */</i>, Mips::PUL_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7446">7446</th><td>  { <var>7715</var> <i>/* puu.ps */</i>, Mips::PUU_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7447">7447</th><td>  { <var>7722</var> <i>/* raddu.w.qb */</i>, Mips::RADDU_W_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7448">7448</th><td>  { <var>7722</var> <i>/* raddu.w.qb */</i>, Mips::RADDU_W_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7449">7449</th><td>  { <var>7733</var> <i>/* rddsp */</i>, Mips::RDDSP_MM, Convert__GPR32AsmReg1_0__ConstantUImm7_01_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantUImm7_0 }, },</td></tr>
<tr><th id="7450">7450</th><td>  { <var>7733</var> <i>/* rddsp */</i>, Mips::RDDSP, Convert__GPR32AsmReg1_0__ConstantUImm10_01_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="7451">7451</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg }, },</td></tr>
<tr><th id="7452">7452</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR_MM, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__imm_95_0, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg }, },</td></tr>
<tr><th id="7453">7453</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR_MMR6, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__imm_95_0, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg }, },</td></tr>
<tr><th id="7454">7454</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR64, Convert__GPR64AsmReg1_0__HWRegsAsmReg1_1__imm_95_0, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_HWRegsAsmReg }, },</td></tr>
<tr><th id="7455">7455</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR_MMR6, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7456">7456</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7457">7457</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, Mips::RDHWR_MM, Convert__GPR32AsmReg1_0__HWRegsAsmReg1_1__ConstantUImm8_01_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_HWRegsAsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7458">7458</th><td>  { <var>7745</var> <i>/* rdpgpr */</i>, Mips::RDPGPR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7459">7459</th><td>  { <var>7752</var> <i>/* recip.d */</i>, Mips::RECIP_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7460">7460</th><td>  { <var>7752</var> <i>/* recip.d */</i>, Mips::RECIP_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7461">7461</th><td>  { <var>7752</var> <i>/* recip.d */</i>, Mips::RECIP_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7462">7462</th><td>  { <var>7752</var> <i>/* recip.d */</i>, Mips::RECIP_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7463">7463</th><td>  { <var>7760</var> <i>/* recip.s */</i>, Mips::RECIP_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7464">7464</th><td>  { <var>7760</var> <i>/* recip.s */</i>, Mips::RECIP_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7465">7465</th><td>  { <var>7768</var> <i>/* rem */</i>, Mips::SRemMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7466">7466</th><td>  { <var>7768</var> <i>/* rem */</i>, Mips::SRemIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7467">7467</th><td>  { <var>7768</var> <i>/* rem */</i>, Mips::SRemMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7468">7468</th><td>  { <var>7768</var> <i>/* rem */</i>, Mips::SRemIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7469">7469</th><td>  { <var>7772</var> <i>/* remu */</i>, Mips::URemMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7470">7470</th><td>  { <var>7772</var> <i>/* remu */</i>, Mips::URemIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7471">7471</th><td>  { <var>7772</var> <i>/* remu */</i>, Mips::URemMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7472">7472</th><td>  { <var>7772</var> <i>/* remu */</i>, Mips::URemIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7473">7473</th><td>  { <var>7777</var> <i>/* repl.ph */</i>, Mips::REPL_PH_MM, Convert__GPR32AsmReg1_0__ConstantSImm10_01_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7474">7474</th><td>  { <var>7777</var> <i>/* repl.ph */</i>, Mips::REPL_PH, Convert__GPR32AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7475">7475</th><td>  { <var>7785</var> <i>/* repl.qb */</i>, Mips::REPL_QB_MM, Convert__GPR32AsmReg1_0__ConstantUImm8_01_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7476">7476</th><td>  { <var>7785</var> <i>/* repl.qb */</i>, Mips::REPL_QB, Convert__GPR32AsmReg1_0__ConstantUImm8_01_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7477">7477</th><td>  { <var>7793</var> <i>/* replv.ph */</i>, Mips::REPLV_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7478">7478</th><td>  { <var>7793</var> <i>/* replv.ph */</i>, Mips::REPLV_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7479">7479</th><td>  { <var>7802</var> <i>/* replv.qb */</i>, Mips::REPLV_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7480">7480</th><td>  { <var>7802</var> <i>/* replv.qb */</i>, Mips::REPLV_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7481">7481</th><td>  { <var>7811</var> <i>/* rint.d */</i>, Mips::RINT_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7482">7482</th><td>  { <var>7811</var> <i>/* rint.d */</i>, Mips::RINT_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7483">7483</th><td>  { <var>7818</var> <i>/* rint.s */</i>, Mips::RINT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7484">7484</th><td>  { <var>7818</var> <i>/* rint.s */</i>, Mips::RINT_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7485">7485</th><td>  { <var>7825</var> <i>/* rol */</i>, Mips::ROL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7486">7486</th><td>  { <var>7825</var> <i>/* rol */</i>, Mips::ROLImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7487">7487</th><td>  { <var>7825</var> <i>/* rol */</i>, Mips::ROL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7488">7488</th><td>  { <var>7825</var> <i>/* rol */</i>, Mips::ROLImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7489">7489</th><td>  { <var>7829</var> <i>/* ror */</i>, Mips::ROR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7490">7490</th><td>  { <var>7829</var> <i>/* ror */</i>, Mips::RORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm161_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7491">7491</th><td>  { <var>7829</var> <i>/* ror */</i>, Mips::ROR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7492">7492</th><td>  { <var>7829</var> <i>/* ror */</i>, Mips::RORImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7493">7493</th><td>  { <var>7833</var> <i>/* rotr */</i>, Mips::ROTR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7494">7494</th><td>  { <var>7833</var> <i>/* rotr */</i>, Mips::ROTR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7495">7495</th><td>  { <var>7833</var> <i>/* rotr */</i>, Mips::ROTR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7496">7496</th><td>  { <var>7833</var> <i>/* rotr */</i>, Mips::ROTR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7497">7497</th><td>  { <var>7833</var> <i>/* rotr */</i>, Mips::ROTR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7498">7498</th><td>  { <var>7838</var> <i>/* rotrv */</i>, Mips::ROTRV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7499">7499</th><td>  { <var>7838</var> <i>/* rotrv */</i>, Mips::ROTRV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7500">7500</th><td>  { <var>7844</var> <i>/* round.l.d */</i>, Mips::ROUND_L_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7501">7501</th><td>  { <var>7844</var> <i>/* round.l.d */</i>, Mips::ROUND_L_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7502">7502</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, Mips::ROUND_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7503">7503</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, Mips::ROUND_L_S_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7504">7504</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, Mips::ROUND_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7505">7505</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, Mips::ROUND_W_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7506">7506</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, Mips::ROUND_W_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7507">7507</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, Mips::ROUND_W_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7508">7508</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, Mips::ROUND_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7509">7509</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, Mips::ROUND_W_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7510">7510</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, Mips::ROUND_W_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7511">7511</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, Mips::RSQRT_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7512">7512</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, Mips::RSQRT_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7513">7513</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, Mips::RSQRT_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7514">7514</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, Mips::RSQRT_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7515">7515</th><td>  { <var>7892</var> <i>/* rsqrt.s */</i>, Mips::RSQRT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7516">7516</th><td>  { <var>7892</var> <i>/* rsqrt.s */</i>, Mips::RSQRT_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7517">7517</th><td>  { <var>7900</var> <i>/* s.d */</i>, Mips::SDC1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7518">7518</th><td>  { <var>7900</var> <i>/* s.d */</i>, Mips::SDC1_M1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7519">7519</th><td>  { <var>7900</var> <i>/* s.d */</i>, Mips::SDC1_M1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7520">7520</th><td>  { <var>7900</var> <i>/* s.d */</i>, Mips::SDC164, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7521">7521</th><td>  { <var>7904</var> <i>/* s.s */</i>, Mips::SWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7522">7522</th><td>  { <var>7908</var> <i>/* saa */</i>, Mips::SaaAddr, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_HasCnMipsP, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7523">7523</th><td>  { <var>7908</var> <i>/* saa */</i>, Mips::SAA, Convert__GPR64AsmReg1_0__GPR64AsmReg1_2, AMFBS_HasCnMipsP, { MCK_GPR64AsmReg, MCK__40_, MCK_GPR64AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7524">7524</th><td>  { <var>7912</var> <i>/* saad */</i>, Mips::SaadAddr, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_HasCnMipsP, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7525">7525</th><td>  { <var>7912</var> <i>/* saad */</i>, Mips::SAAD, Convert__GPR64AsmReg1_0__GPR64AsmReg1_2, AMFBS_HasCnMipsP, { MCK_GPR64AsmReg, MCK__40_, MCK_GPR64AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7526">7526</th><td>  { <var>7917</var> <i>/* sat_s.b */</i>, Mips::SAT_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7527">7527</th><td>  { <var>7925</var> <i>/* sat_s.d */</i>, Mips::SAT_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7528">7528</th><td>  { <var>7933</var> <i>/* sat_s.h */</i>, Mips::SAT_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7529">7529</th><td>  { <var>7941</var> <i>/* sat_s.w */</i>, Mips::SAT_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7530">7530</th><td>  { <var>7949</var> <i>/* sat_u.b */</i>, Mips::SAT_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7531">7531</th><td>  { <var>7957</var> <i>/* sat_u.d */</i>, Mips::SAT_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7532">7532</th><td>  { <var>7965</var> <i>/* sat_u.h */</i>, Mips::SAT_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7533">7533</th><td>  { <var>7973</var> <i>/* sat_u.w */</i>, Mips::SAT_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7534">7534</th><td>  { <var>7981</var> <i>/* sb */</i>, Mips::SB, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7535">7535</th><td>  { <var>7981</var> <i>/* sb */</i>, Mips::SB_MMR6, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7536">7536</th><td>  { <var>7981</var> <i>/* sb */</i>, Mips::SB_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7537">7537</th><td>  { <var>7981</var> <i>/* sb */</i>, Mips::SbRxRyOffMemX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="7538">7538</th><td>  { <var>7984</var> <i>/* sb16 */</i>, Mips::SB16_MM, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7539">7539</th><td>  { <var>7984</var> <i>/* sb16 */</i>, Mips::SB16_MMR6, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7540">7540</th><td>  { <var>7989</var> <i>/* sbe */</i>, Mips::SBE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7541">7541</th><td>  { <var>7989</var> <i>/* sbe */</i>, Mips::SBE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7542">7542</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC64_R6, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="7543">7543</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC_R6, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="7544">7544</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC_MMR6, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7545">7545</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC, Convert__GPR32AsmReg1_0__Tie0_1_1__Mem2_1, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7546">7546</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC64, Convert__GPR32AsmReg1_0__Tie0_1_1__Mem2_1, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7547">7547</th><td>  { <var>7993</var> <i>/* sc */</i>, Mips::SC_MM, Convert__GPR32AsmReg1_0__Tie0_1_1__Mem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7548">7548</th><td>  { <var>7996</var> <i>/* scd */</i>, Mips::SCD_R6, Convert__GPR64AsmReg1_0__Tie0_1_1__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_HasMips32r6, { MCK_GPR64AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="7549">7549</th><td>  { <var>7996</var> <i>/* scd */</i>, Mips::SCD, Convert__GPR64AsmReg1_0__Tie0_1_1__Mem2_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7550">7550</th><td>  { <var>8000</var> <i>/* sce */</i>, Mips::SCE, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7551">7551</th><td>  { <var>8000</var> <i>/* sce */</i>, Mips::SCE_MM, Convert__GPR32AsmReg1_0__Tie0_1_1__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7552">7552</th><td>  { <var>8004</var> <i>/* sd */</i>, Mips::SDMacro, Convert__GPR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotMips3, { MCK_GPR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7553">7553</th><td>  { <var>8004</var> <i>/* sd */</i>, Mips::SD, Convert__GPR64AsmReg1_0__MemOffsetSimmPtr2_1, AMFBS_HasStdEnc_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_MemOffsetSimmPtr }, },</td></tr>
<tr><th id="7554">7554</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP, Convert__imm_95_0, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6, {  }, },</td></tr>
<tr><th id="7555">7555</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP_R6, Convert__imm_95_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7556">7556</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP_MMR6, Convert__imm_95_0, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7557">7557</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP_MM, Convert__ConstantUImm10_01_0, AMFBS_InMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="7558">7558</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP, Convert__ConstantUImm20_01_0, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_ConstantUImm20_0 }, },</td></tr>
<tr><th id="7559">7559</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP_R6, Convert__ConstantUImm20_01_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_ConstantUImm20_0 }, },</td></tr>
<tr><th id="7560">7560</th><td>  { <var>8007</var> <i>/* sdbbp */</i>, Mips::SDBBP_MMR6, Convert__ConstantUImm20_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm20_0 }, },</td></tr>
<tr><th id="7561">7561</th><td>  { <var>8013</var> <i>/* sdbbp16 */</i>, Mips::SDBBP16_MM, Convert__ConstantUImm4_01_0, AMFBS_InMicroMips_NotMips32r6, { MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7562">7562</th><td>  { <var>8013</var> <i>/* sdbbp16 */</i>, Mips::SDBBP16_MMR6, Convert__ConstantUImm4_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7563">7563</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, Mips::SDC1, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7564">7564</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, Mips::SDC1_MM, Convert__AFGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7565">7565</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, Mips::SDC164, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7566">7566</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, Mips::SDC1_D64_MMR6, Convert__FGR64AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7567">7567</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, Mips::SDC2_R6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="7568">7568</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, Mips::SDC2_MMR6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="7569">7569</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, Mips::SDC2, Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7570">7570</th><td>  { <var>8031</var> <i>/* sdc3 */</i>, Mips::SDC3, Convert__COP3AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips, { MCK_COP3AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7571">7571</th><td>  { <var>8036</var> <i>/* sdl */</i>, Mips::SDL, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7572">7572</th><td>  { <var>8040</var> <i>/* sdr */</i>, Mips::SDR, Convert__GPR64AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6, { MCK_GPR64AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7573">7573</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, Mips::SDXC1, Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7574">7574</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, Mips::SDXC164, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7575">7575</th><td>  { <var>8050</var> <i>/* seb */</i>, Mips::SebRx16, Convert__Reg1_0__Tie0_1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="7576">7576</th><td>  { <var>8050</var> <i>/* seb */</i>, Mips::SEB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7577">7577</th><td>  { <var>8050</var> <i>/* seb */</i>, Mips::SEB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7578">7578</th><td>  { <var>8050</var> <i>/* seb */</i>, Mips::SEB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7579">7579</th><td>  { <var>8050</var> <i>/* seb */</i>, Mips::SEB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7580">7580</th><td>  { <var>8054</var> <i>/* seh */</i>, Mips::SehRx16, Convert__Reg1_0__Tie0_1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs }, },</td></tr>
<tr><th id="7581">7581</th><td>  { <var>8054</var> <i>/* seh */</i>, Mips::SEH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7582">7582</th><td>  { <var>8054</var> <i>/* seh */</i>, Mips::SEH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7583">7583</th><td>  { <var>8054</var> <i>/* seh */</i>, Mips::SEH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7584">7584</th><td>  { <var>8054</var> <i>/* seh */</i>, Mips::SEH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7585">7585</th><td>  { <var>8058</var> <i>/* sel.d */</i>, Mips::SEL_D, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7586">7586</th><td>  { <var>8058</var> <i>/* sel.d */</i>, Mips::SEL_D_MMR6, Convert__FGR64AsmReg1_0__Tie0_1_1__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7587">7587</th><td>  { <var>8064</var> <i>/* sel.s */</i>, Mips::SEL_S, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7588">7588</th><td>  { <var>8064</var> <i>/* sel.s */</i>, Mips::SEL_S_MMR6, Convert__FGR32AsmReg1_0__Tie0_1_1__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7589">7589</th><td>  { <var>8070</var> <i>/* seleqz */</i>, Mips::SELEQZ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7590">7590</th><td>  { <var>8070</var> <i>/* seleqz */</i>, Mips::SELEQZ_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7591">7591</th><td>  { <var>8070</var> <i>/* seleqz */</i>, Mips::SELEQZ64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips32r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7592">7592</th><td>  { <var>8077</var> <i>/* seleqz.d */</i>, Mips::SELEQZ_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7593">7593</th><td>  { <var>8077</var> <i>/* seleqz.d */</i>, Mips::SELEQZ_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7594">7594</th><td>  { <var>8086</var> <i>/* seleqz.s */</i>, Mips::SELEQZ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7595">7595</th><td>  { <var>8086</var> <i>/* seleqz.s */</i>, Mips::SELEQZ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7596">7596</th><td>  { <var>8095</var> <i>/* selnez */</i>, Mips::SELNEZ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7597">7597</th><td>  { <var>8095</var> <i>/* selnez */</i>, Mips::SELNEZ_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7598">7598</th><td>  { <var>8095</var> <i>/* selnez */</i>, Mips::SELNEZ64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips32r6, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7599">7599</th><td>  { <var>8102</var> <i>/* selnez.d */</i>, Mips::SELNEZ_D, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7600">7600</th><td>  { <var>8102</var> <i>/* selnez.d */</i>, Mips::SELNEZ_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7601">7601</th><td>  { <var>8111</var> <i>/* selnez.s */</i>, Mips::SELNEZ_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7602">7602</th><td>  { <var>8111</var> <i>/* selnez.s */</i>, Mips::SELNEZ_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7603">7603</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7604">7604</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7605">7605</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQ, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7606">7606</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7607">7607</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7608">7608</th><td>  { <var>8120</var> <i>/* seq */</i>, Mips::SEQ, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7609">7609</th><td>  { <var>8124</var> <i>/* seqi */</i>, Mips::SEQi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7610">7610</th><td>  { <var>8124</var> <i>/* seqi */</i>, Mips::SEQi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantSImm10_01_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7611">7611</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7612">7612</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGEImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7613">7613</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGEImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7614">7614</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7615">7615</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGEImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7616">7616</th><td>  { <var>8129</var> <i>/* sge */</i>, Mips::SGEImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7617">7617</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7618">7618</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm32_Coerced1_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7619">7619</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7620">7620</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7621">7621</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm32_Coerced1_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7622">7622</th><td>  { <var>8133</var> <i>/* sgeu */</i>, Mips::SGEUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7623">7623</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7624">7624</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SLT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7625">7625</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SGTImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7626">7626</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SGTImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7627">7627</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7628">7628</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SLT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7629">7629</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SGTImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7630">7630</th><td>  { <var>8138</var> <i>/* sgt */</i>, Mips::SGTImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7631">7631</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SLTu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7632">7632</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SLTu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7633">7633</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SGTUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm32_Coerced1_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7634">7634</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SGTUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7635">7635</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SLTu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7636">7636</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SLTu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_2__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7637">7637</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SGTUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm32_Coerced1_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7638">7638</th><td>  { <var>8142</var> <i>/* sgtu */</i>, Mips::SGTUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7639">7639</th><td>  { <var>8147</var> <i>/* sh */</i>, Mips::SH, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7640">7640</th><td>  { <var>8147</var> <i>/* sh */</i>, Mips::SH_MMR6, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7641">7641</th><td>  { <var>8147</var> <i>/* sh */</i>, Mips::SH_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7642">7642</th><td>  { <var>8147</var> <i>/* sh */</i>, Mips::ShRxRyOffMemX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="7643">7643</th><td>  { <var>8150</var> <i>/* sh16 */</i>, Mips::SH16_MM, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7644">7644</th><td>  { <var>8150</var> <i>/* sh16 */</i>, Mips::SH16_MMR6, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7645">7645</th><td>  { <var>8155</var> <i>/* she */</i>, Mips::SHE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7646">7646</th><td>  { <var>8155</var> <i>/* she */</i>, Mips::SHE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7647">7647</th><td>  { <var>8159</var> <i>/* shf.b */</i>, Mips::SHF_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7648">7648</th><td>  { <var>8165</var> <i>/* shf.h */</i>, Mips::SHF_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7649">7649</th><td>  { <var>8171</var> <i>/* shf.w */</i>, Mips::SHF_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="7650">7650</th><td>  { <var>8177</var> <i>/* shilo */</i>, Mips::SHILO_MM, Convert__ACC64DSPAsmReg1_0__ConstantSImm6_01_1__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_ConstantSImm6_0 }, },</td></tr>
<tr><th id="7651">7651</th><td>  { <var>8177</var> <i>/* shilo */</i>, Mips::SHILO, Convert__ACC64DSPAsmReg1_0__ConstantSImm6_01_1__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_ConstantSImm6_0 }, },</td></tr>
<tr><th id="7652">7652</th><td>  { <var>8183</var> <i>/* shilov */</i>, Mips::SHILOV_MM, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7653">7653</th><td>  { <var>8183</var> <i>/* shilov */</i>, Mips::SHILOV, Convert__ACC64DSPAsmReg1_0__GPR32AsmReg1_1__Tie0_1_1, AMFBS_HasDSP, { MCK_ACC64DSPAsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7654">7654</th><td>  { <var>8190</var> <i>/* shll.ph */</i>, Mips::SHLL_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7655">7655</th><td>  { <var>8190</var> <i>/* shll.ph */</i>, Mips::SHLL_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7656">7656</th><td>  { <var>8198</var> <i>/* shll.qb */</i>, Mips::SHLL_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7657">7657</th><td>  { <var>8198</var> <i>/* shll.qb */</i>, Mips::SHLL_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7658">7658</th><td>  { <var>8206</var> <i>/* shll_s.ph */</i>, Mips::SHLL_S_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7659">7659</th><td>  { <var>8206</var> <i>/* shll_s.ph */</i>, Mips::SHLL_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7660">7660</th><td>  { <var>8216</var> <i>/* shll_s.w */</i>, Mips::SHLL_S_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7661">7661</th><td>  { <var>8216</var> <i>/* shll_s.w */</i>, Mips::SHLL_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7662">7662</th><td>  { <var>8225</var> <i>/* shllv.ph */</i>, Mips::SHLLV_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7663">7663</th><td>  { <var>8225</var> <i>/* shllv.ph */</i>, Mips::SHLLV_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7664">7664</th><td>  { <var>8234</var> <i>/* shllv.qb */</i>, Mips::SHLLV_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7665">7665</th><td>  { <var>8234</var> <i>/* shllv.qb */</i>, Mips::SHLLV_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7666">7666</th><td>  { <var>8243</var> <i>/* shllv_s.ph */</i>, Mips::SHLLV_S_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7667">7667</th><td>  { <var>8243</var> <i>/* shllv_s.ph */</i>, Mips::SHLLV_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7668">7668</th><td>  { <var>8254</var> <i>/* shllv_s.w */</i>, Mips::SHLLV_S_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7669">7669</th><td>  { <var>8254</var> <i>/* shllv_s.w */</i>, Mips::SHLLV_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7670">7670</th><td>  { <var>8264</var> <i>/* shra.ph */</i>, Mips::SHRA_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7671">7671</th><td>  { <var>8264</var> <i>/* shra.ph */</i>, Mips::SHRA_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7672">7672</th><td>  { <var>8272</var> <i>/* shra.qb */</i>, Mips::SHRA_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7673">7673</th><td>  { <var>8272</var> <i>/* shra.qb */</i>, Mips::SHRA_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7674">7674</th><td>  { <var>8280</var> <i>/* shra_r.ph */</i>, Mips::SHRA_R_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7675">7675</th><td>  { <var>8280</var> <i>/* shra_r.ph */</i>, Mips::SHRA_R_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7676">7676</th><td>  { <var>8290</var> <i>/* shra_r.qb */</i>, Mips::SHRA_R_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7677">7677</th><td>  { <var>8290</var> <i>/* shra_r.qb */</i>, Mips::SHRA_R_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7678">7678</th><td>  { <var>8300</var> <i>/* shra_r.w */</i>, Mips::SHRA_R_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7679">7679</th><td>  { <var>8300</var> <i>/* shra_r.w */</i>, Mips::SHRA_R_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7680">7680</th><td>  { <var>8309</var> <i>/* shrav.ph */</i>, Mips::SHRAV_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7681">7681</th><td>  { <var>8309</var> <i>/* shrav.ph */</i>, Mips::SHRAV_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7682">7682</th><td>  { <var>8318</var> <i>/* shrav.qb */</i>, Mips::SHRAV_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7683">7683</th><td>  { <var>8318</var> <i>/* shrav.qb */</i>, Mips::SHRAV_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7684">7684</th><td>  { <var>8327</var> <i>/* shrav_r.ph */</i>, Mips::SHRAV_R_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7685">7685</th><td>  { <var>8327</var> <i>/* shrav_r.ph */</i>, Mips::SHRAV_R_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7686">7686</th><td>  { <var>8338</var> <i>/* shrav_r.qb */</i>, Mips::SHRAV_R_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7687">7687</th><td>  { <var>8338</var> <i>/* shrav_r.qb */</i>, Mips::SHRAV_R_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7688">7688</th><td>  { <var>8349</var> <i>/* shrav_r.w */</i>, Mips::SHRAV_R_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7689">7689</th><td>  { <var>8349</var> <i>/* shrav_r.w */</i>, Mips::SHRAV_R_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7690">7690</th><td>  { <var>8359</var> <i>/* shrl.ph */</i>, Mips::SHRL_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7691">7691</th><td>  { <var>8359</var> <i>/* shrl.ph */</i>, Mips::SHRL_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7692">7692</th><td>  { <var>8367</var> <i>/* shrl.qb */</i>, Mips::SHRL_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7693">7693</th><td>  { <var>8367</var> <i>/* shrl.qb */</i>, Mips::SHRL_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7694">7694</th><td>  { <var>8375</var> <i>/* shrlv.ph */</i>, Mips::SHRLV_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7695">7695</th><td>  { <var>8375</var> <i>/* shrlv.ph */</i>, Mips::SHRLV_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7696">7696</th><td>  { <var>8384</var> <i>/* shrlv.qb */</i>, Mips::SHRLV_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7697">7697</th><td>  { <var>8384</var> <i>/* shrlv.qb */</i>, Mips::SHRLV_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7698">7698</th><td>  { <var>8393</var> <i>/* sigrie */</i>, Mips::SIGRIE, Convert__imm_95_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7699">7699</th><td>  { <var>8393</var> <i>/* sigrie */</i>, Mips::SIGRIE_MMR6, Convert__imm_95_0, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7700">7700</th><td>  { <var>8393</var> <i>/* sigrie */</i>, Mips::SIGRIE, Convert__UImm161_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_UImm16 }, },</td></tr>
<tr><th id="7701">7701</th><td>  { <var>8393</var> <i>/* sigrie */</i>, Mips::SIGRIE_MMR6, Convert__UImm161_0, AMFBS_InMicroMips_HasMips32r6, { MCK_UImm16 }, },</td></tr>
<tr><th id="7702">7702</th><td>  { <var>8400</var> <i>/* sld.b */</i>, Mips::SLD_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7703">7703</th><td>  { <var>8406</var> <i>/* sld.d */</i>, Mips::SLD_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7704">7704</th><td>  { <var>8412</var> <i>/* sld.h */</i>, Mips::SLD_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7705">7705</th><td>  { <var>8418</var> <i>/* sld.w */</i>, Mips::SLD_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7706">7706</th><td>  { <var>8424</var> <i>/* sldi.b */</i>, Mips::SLDI_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm4_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_ }, },</td></tr>
<tr><th id="7707">7707</th><td>  { <var>8431</var> <i>/* sldi.d */</i>, Mips::SLDI_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm1_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm1_0, MCK__93_ }, },</td></tr>
<tr><th id="7708">7708</th><td>  { <var>8438</var> <i>/* sldi.h */</i>, Mips::SLDI_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm3_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_ }, },</td></tr>
<tr><th id="7709">7709</th><td>  { <var>8445</var> <i>/* sldi.w */</i>, Mips::SLDI_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__ConstantUImm2_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_ }, },</td></tr>
<tr><th id="7710">7710</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7711">7711</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLEImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7712">7712</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLEImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7713">7713</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7714">7714</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLEImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm321_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7715">7715</th><td>  { <var>8452</var> <i>/* sle */</i>, Mips::SLEImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7716">7716</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7717">7717</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm32_Coerced1_1, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7718">7718</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7719">7719</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7720">7720</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEUImm, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm32_Coerced1_2, AMFBS_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm32_Coerced }, },</td></tr>
<tr><th id="7721">7721</th><td>  { <var>8456</var> <i>/* sleu */</i>, Mips::SLEUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7722">7722</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7723">7723</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7724">7724</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7725">7725</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7726">7726</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7727">7727</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7728">7728</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SllX16, Convert__Reg1_0__Reg1_1__ConstantUImm5_01_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7729">7729</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7730">7730</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7731">7731</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7732">7732</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7733">7733</th><td>  { <var>8461</var> <i>/* sll */</i>, Mips::SLL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7734">7734</th><td>  { <var>8465</var> <i>/* sll.b */</i>, Mips::SLL_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7735">7735</th><td>  { <var>8471</var> <i>/* sll.d */</i>, Mips::SLL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7736">7736</th><td>  { <var>8477</var> <i>/* sll.h */</i>, Mips::SLL_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7737">7737</th><td>  { <var>8483</var> <i>/* sll.w */</i>, Mips::SLL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7738">7738</th><td>  { <var>8489</var> <i>/* sll16 */</i>, Mips::SLL16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7739">7739</th><td>  { <var>8489</var> <i>/* sll16 */</i>, Mips::SLL16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7740">7740</th><td>  { <var>8495</var> <i>/* slli.b */</i>, Mips::SLLI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7741">7741</th><td>  { <var>8502</var> <i>/* slli.d */</i>, Mips::SLLI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7742">7742</th><td>  { <var>8509</var> <i>/* slli.h */</i>, Mips::SLLI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7743">7743</th><td>  { <var>8516</var> <i>/* slli.w */</i>, Mips::SLLI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7744">7744</th><td>  { <var>8523</var> <i>/* sllv */</i>, Mips::SllvRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7745">7745</th><td>  { <var>8523</var> <i>/* sllv */</i>, Mips::SLLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7746">7746</th><td>  { <var>8523</var> <i>/* sllv */</i>, Mips::SLLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7747">7747</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SltRxRy16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7748">7748</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7749">7749</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7750">7750</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7751">7751</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7752">7752</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7753">7753</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7754">7754</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7755">7755</th><td>  { <var>8528</var> <i>/* slt */</i>, Mips::SLTImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7756">7756</th><td>  { <var>8532</var> <i>/* slti */</i>, Mips::SltiRxImmX16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="7757">7757</th><td>  { <var>8532</var> <i>/* slti */</i>, Mips::SLTi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7758">7758</th><td>  { <var>8532</var> <i>/* slti */</i>, Mips::SLTi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7759">7759</th><td>  { <var>8532</var> <i>/* slti */</i>, Mips::SltiRxImm16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="7760">7760</th><td>  { <var>8537</var> <i>/* sltiu */</i>, Mips::SltiuRxImmX16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="7761">7761</th><td>  { <var>8537</var> <i>/* sltiu */</i>, Mips::SLTiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7762">7762</th><td>  { <var>8537</var> <i>/* sltiu */</i>, Mips::SLTiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm161_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7763">7763</th><td>  { <var>8537</var> <i>/* sltiu */</i>, Mips::SltiuRxImm16, Convert__Reg1_0__SImm161_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_SImm16, MCK__HASH_, MCK_16, MCK_bit, MCK_inst }, },</td></tr>
<tr><th id="7764">7764</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SltuRxRy16, Convert__Reg1_0__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7765">7765</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7766">7766</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7767">7767</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7768">7768</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7769">7769</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7770">7770</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7771">7771</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTiu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7772">7772</th><td>  { <var>8543</var> <i>/* sltu */</i>, Mips::SLTUImm64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_IsGP64bit, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7773">7773</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNEMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7774">7774</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNEIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm321_1, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_SImm32 }, },</td></tr>
<tr><th id="7775">7775</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNE, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7776">7776</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNEMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7777">7777</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNEIMacro, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_NotCnMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="7778">7778</th><td>  { <var>8548</var> <i>/* sne */</i>, Mips::SNE, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="7779">7779</th><td>  { <var>8552</var> <i>/* snei */</i>, Mips::SNEi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__ConstantSImm10_01_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7780">7780</th><td>  { <var>8552</var> <i>/* snei */</i>, Mips::SNEi, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__ConstantSImm10_01_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_ConstantSImm10_0 }, },</td></tr>
<tr><th id="7781">7781</th><td>  { <var>8557</var> <i>/* splat.b */</i>, Mips::SPLAT_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7782">7782</th><td>  { <var>8565</var> <i>/* splat.d */</i>, Mips::SPLAT_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7783">7783</th><td>  { <var>8573</var> <i>/* splat.h */</i>, Mips::SPLAT_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7784">7784</th><td>  { <var>8581</var> <i>/* splat.w */</i>, Mips::SPLAT_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__GPR32AsmReg1_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_GPR32AsmReg, MCK__93_ }, },</td></tr>
<tr><th id="7785">7785</th><td>  { <var>8589</var> <i>/* splati.b */</i>, Mips::SPLATI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm4_0, MCK__93_ }, },</td></tr>
<tr><th id="7786">7786</th><td>  { <var>8598</var> <i>/* splati.d */</i>, Mips::SPLATI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm1_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm1_0, MCK__93_ }, },</td></tr>
<tr><th id="7787">7787</th><td>  { <var>8607</var> <i>/* splati.h */</i>, Mips::SPLATI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm3_0, MCK__93_ }, },</td></tr>
<tr><th id="7788">7788</th><td>  { <var>8616</var> <i>/* splati.w */</i>, Mips::SPLATI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm2_01_3, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK__91_, MCK_ConstantUImm2_0, MCK__93_ }, },</td></tr>
<tr><th id="7789">7789</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, Mips::FSQRT_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7790">7790</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, Mips::FSQRT_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7791">7791</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, Mips::FSQRT_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7792">7792</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, Mips::FSQRT_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7793">7793</th><td>  { <var>8632</var> <i>/* sqrt.s */</i>, Mips::FSQRT_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7794">7794</th><td>  { <var>8632</var> <i>/* sqrt.s */</i>, Mips::FSQRT_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7795">7795</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRAV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7796">7796</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRAV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7797">7797</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7798">7798</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7799">7799</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7800">7800</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SraX16, Convert__Reg1_0__Reg1_1__ConstantUImm5_01_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7801">7801</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRAV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7802">7802</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRAV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7803">7803</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRA, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7804">7804</th><td>  { <var>8639</var> <i>/* sra */</i>, Mips::SRA_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7805">7805</th><td>  { <var>8643</var> <i>/* sra.b */</i>, Mips::SRA_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7806">7806</th><td>  { <var>8649</var> <i>/* sra.d */</i>, Mips::SRA_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7807">7807</th><td>  { <var>8655</var> <i>/* sra.h */</i>, Mips::SRA_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7808">7808</th><td>  { <var>8661</var> <i>/* sra.w */</i>, Mips::SRA_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7809">7809</th><td>  { <var>8667</var> <i>/* srai.b */</i>, Mips::SRAI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7810">7810</th><td>  { <var>8674</var> <i>/* srai.d */</i>, Mips::SRAI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7811">7811</th><td>  { <var>8681</var> <i>/* srai.h */</i>, Mips::SRAI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7812">7812</th><td>  { <var>8688</var> <i>/* srai.w */</i>, Mips::SRAI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7813">7813</th><td>  { <var>8695</var> <i>/* srar.b */</i>, Mips::SRAR_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7814">7814</th><td>  { <var>8702</var> <i>/* srar.d */</i>, Mips::SRAR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7815">7815</th><td>  { <var>8709</var> <i>/* srar.h */</i>, Mips::SRAR_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7816">7816</th><td>  { <var>8716</var> <i>/* srar.w */</i>, Mips::SRAR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7817">7817</th><td>  { <var>8723</var> <i>/* srari.b */</i>, Mips::SRARI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7818">7818</th><td>  { <var>8731</var> <i>/* srari.d */</i>, Mips::SRARI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7819">7819</th><td>  { <var>8739</var> <i>/* srari.h */</i>, Mips::SRARI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7820">7820</th><td>  { <var>8747</var> <i>/* srari.w */</i>, Mips::SRARI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7821">7821</th><td>  { <var>8755</var> <i>/* srav */</i>, Mips::SravRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7822">7822</th><td>  { <var>8755</var> <i>/* srav */</i>, Mips::SRAV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7823">7823</th><td>  { <var>8755</var> <i>/* srav */</i>, Mips::SRAV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7824">7824</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7825">7825</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7826">7826</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7827">7827</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7828">7828</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__ConstantUImm5_01_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7829">7829</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SrlX16, Convert__Reg1_0__Reg1_1__ConstantUImm5_01_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7830">7830</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7831">7831</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7832">7832</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRL, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7833">7833</th><td>  { <var>8760</var> <i>/* srl */</i>, Mips::SRL_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm5_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7834">7834</th><td>  { <var>8764</var> <i>/* srl.b */</i>, Mips::SRL_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7835">7835</th><td>  { <var>8770</var> <i>/* srl.d */</i>, Mips::SRL_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7836">7836</th><td>  { <var>8776</var> <i>/* srl.h */</i>, Mips::SRL_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7837">7837</th><td>  { <var>8782</var> <i>/* srl.w */</i>, Mips::SRL_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7838">7838</th><td>  { <var>8788</var> <i>/* srl16 */</i>, Mips::SRL16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7839">7839</th><td>  { <var>8788</var> <i>/* srl16 */</i>, Mips::SRL16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Imm1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="7840">7840</th><td>  { <var>8794</var> <i>/* srli.b */</i>, Mips::SRLI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7841">7841</th><td>  { <var>8801</var> <i>/* srli.d */</i>, Mips::SRLI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7842">7842</th><td>  { <var>8808</var> <i>/* srli.h */</i>, Mips::SRLI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7843">7843</th><td>  { <var>8815</var> <i>/* srli.w */</i>, Mips::SRLI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7844">7844</th><td>  { <var>8822</var> <i>/* srlr.b */</i>, Mips::SRLR_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7845">7845</th><td>  { <var>8829</var> <i>/* srlr.d */</i>, Mips::SRLR_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7846">7846</th><td>  { <var>8836</var> <i>/* srlr.h */</i>, Mips::SRLR_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7847">7847</th><td>  { <var>8843</var> <i>/* srlr.w */</i>, Mips::SRLR_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7848">7848</th><td>  { <var>8850</var> <i>/* srlri.b */</i>, Mips::SRLRI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm3_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm3_0 }, },</td></tr>
<tr><th id="7849">7849</th><td>  { <var>8858</var> <i>/* srlri.d */</i>, Mips::SRLRI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm6_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm6_0 }, },</td></tr>
<tr><th id="7850">7850</th><td>  { <var>8866</var> <i>/* srlri.h */</i>, Mips::SRLRI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm4_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7851">7851</th><td>  { <var>8874</var> <i>/* srlri.w */</i>, Mips::SRLRI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7852">7852</th><td>  { <var>8882</var> <i>/* srlv */</i>, Mips::SrlvRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7853">7853</th><td>  { <var>8882</var> <i>/* srlv */</i>, Mips::SRLV, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7854">7854</th><td>  { <var>8882</var> <i>/* srlv */</i>, Mips::SRLV_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7855">7855</th><td>  { <var>8887</var> <i>/* ssnop */</i>, Mips::SSNOP, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7856">7856</th><td>  { <var>8887</var> <i>/* ssnop */</i>, Mips::SSNOP_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7857">7857</th><td>  { <var>8887</var> <i>/* ssnop */</i>, Mips::SSNOP_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7858">7858</th><td>  { <var>8893</var> <i>/* st.b */</i>, Mips::ST_B, Convert__MSA128AsmReg1_0__MemOffsetSimm10_02_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_0 }, },</td></tr>
<tr><th id="7859">7859</th><td>  { <var>8898</var> <i>/* st.d */</i>, Mips::ST_D, Convert__MSA128AsmReg1_0__MemOffsetSimm10_32_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_3 }, },</td></tr>
<tr><th id="7860">7860</th><td>  { <var>8903</var> <i>/* st.h */</i>, Mips::ST_H, Convert__MSA128AsmReg1_0__MemOffsetSimm10_12_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_1 }, },</td></tr>
<tr><th id="7861">7861</th><td>  { <var>8908</var> <i>/* st.w */</i>, Mips::ST_W, Convert__MSA128AsmReg1_0__MemOffsetSimm10_22_1, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MemOffsetSimm10_2 }, },</td></tr>
<tr><th id="7862">7862</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7863">7863</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7864">7864</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7865">7865</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__InvNum1_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="7866">7866</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7867">7867</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7868">7868</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::SUB_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7869">7869</th><td>  { <var>8913</var> <i>/* sub */</i>, Mips::ADDi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__InvNum1_2, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="7870">7870</th><td>  { <var>8917</var> <i>/* sub.d */</i>, Mips::FSUB_D32, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7871">7871</th><td>  { <var>8917</var> <i>/* sub.d */</i>, Mips::FSUB_D32_MM, Convert__AFGR64AsmReg1_0__AFGR64AsmReg1_1__AFGR64AsmReg1_2, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_AFGR64AsmReg, MCK_AFGR64AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="7872">7872</th><td>  { <var>8917</var> <i>/* sub.d */</i>, Mips::FSUB_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7873">7873</th><td>  { <var>8917</var> <i>/* sub.d */</i>, Mips::FSUB_D64_MM, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7874">7874</th><td>  { <var>8923</var> <i>/* sub.ps */</i>, Mips::FSUB_PS64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1__FGR64AsmReg1_2, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="7875">7875</th><td>  { <var>8930</var> <i>/* sub.s */</i>, Mips::FSUB_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7876">7876</th><td>  { <var>8930</var> <i>/* sub.s */</i>, Mips::FSUB_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_2__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7877">7877</th><td>  { <var>8930</var> <i>/* sub.s */</i>, Mips::FSUB_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__FGR32AsmReg1_2, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="7878">7878</th><td>  { <var>8936</var> <i>/* subq.ph */</i>, Mips::SUBQ_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7879">7879</th><td>  { <var>8936</var> <i>/* subq.ph */</i>, Mips::SUBQ_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7880">7880</th><td>  { <var>8944</var> <i>/* subq_s.ph */</i>, Mips::SUBQ_S_PH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7881">7881</th><td>  { <var>8944</var> <i>/* subq_s.ph */</i>, Mips::SUBQ_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7882">7882</th><td>  { <var>8954</var> <i>/* subq_s.w */</i>, Mips::SUBQ_S_W_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7883">7883</th><td>  { <var>8954</var> <i>/* subq_s.w */</i>, Mips::SUBQ_S_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7884">7884</th><td>  { <var>8963</var> <i>/* subqh.ph */</i>, Mips::SUBQH_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7885">7885</th><td>  { <var>8963</var> <i>/* subqh.ph */</i>, Mips::SUBQH_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7886">7886</th><td>  { <var>8972</var> <i>/* subqh.w */</i>, Mips::SUBQH_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7887">7887</th><td>  { <var>8972</var> <i>/* subqh.w */</i>, Mips::SUBQH_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7888">7888</th><td>  { <var>8980</var> <i>/* subqh_r.ph */</i>, Mips::SUBQH_R_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7889">7889</th><td>  { <var>8980</var> <i>/* subqh_r.ph */</i>, Mips::SUBQH_R_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7890">7890</th><td>  { <var>8991</var> <i>/* subqh_r.w */</i>, Mips::SUBQH_R_W_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7891">7891</th><td>  { <var>8991</var> <i>/* subqh_r.w */</i>, Mips::SUBQH_R_W, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7892">7892</th><td>  { <var>9001</var> <i>/* subs_s.b */</i>, Mips::SUBS_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7893">7893</th><td>  { <var>9010</var> <i>/* subs_s.d */</i>, Mips::SUBS_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7894">7894</th><td>  { <var>9019</var> <i>/* subs_s.h */</i>, Mips::SUBS_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7895">7895</th><td>  { <var>9028</var> <i>/* subs_s.w */</i>, Mips::SUBS_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7896">7896</th><td>  { <var>9037</var> <i>/* subs_u.b */</i>, Mips::SUBS_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7897">7897</th><td>  { <var>9046</var> <i>/* subs_u.d */</i>, Mips::SUBS_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7898">7898</th><td>  { <var>9055</var> <i>/* subs_u.h */</i>, Mips::SUBS_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7899">7899</th><td>  { <var>9064</var> <i>/* subs_u.w */</i>, Mips::SUBS_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7900">7900</th><td>  { <var>9073</var> <i>/* subsus_u.b */</i>, Mips::SUBSUS_U_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7901">7901</th><td>  { <var>9084</var> <i>/* subsus_u.d */</i>, Mips::SUBSUS_U_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7902">7902</th><td>  { <var>9095</var> <i>/* subsus_u.h */</i>, Mips::SUBSUS_U_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7903">7903</th><td>  { <var>9106</var> <i>/* subsus_u.w */</i>, Mips::SUBSUS_U_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7904">7904</th><td>  { <var>9117</var> <i>/* subsuu_s.b */</i>, Mips::SUBSUU_S_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7905">7905</th><td>  { <var>9128</var> <i>/* subsuu_s.d */</i>, Mips::SUBSUU_S_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7906">7906</th><td>  { <var>9139</var> <i>/* subsuu_s.h */</i>, Mips::SUBSUU_S_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7907">7907</th><td>  { <var>9150</var> <i>/* subsuu_s.w */</i>, Mips::SUBSUU_S_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7908">7908</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7909">7909</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7910">7910</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7911">7911</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__InvNum1_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="7912">7912</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SubuRxRyRz16, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="7913">7913</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBU_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7914">7914</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7915">7915</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::SUBu_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7916">7916</th><td>  { <var>9161</var> <i>/* subu */</i>, Mips::ADDiu, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__InvNum1_2, AMFBS_None, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_InvNum }, },</td></tr>
<tr><th id="7917">7917</th><td>  { <var>9166</var> <i>/* subu.ph */</i>, Mips::SUBU_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7918">7918</th><td>  { <var>9166</var> <i>/* subu.ph */</i>, Mips::SUBU_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7919">7919</th><td>  { <var>9174</var> <i>/* subu.qb */</i>, Mips::SUBU_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7920">7920</th><td>  { <var>9174</var> <i>/* subu.qb */</i>, Mips::SUBU_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7921">7921</th><td>  { <var>9182</var> <i>/* subu16 */</i>, Mips::SUBU16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7922">7922</th><td>  { <var>9182</var> <i>/* subu16 */</i>, Mips::SUBU16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__GPRMM16AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="7923">7923</th><td>  { <var>9189</var> <i>/* subu_s.ph */</i>, Mips::SUBU_S_PH_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7924">7924</th><td>  { <var>9189</var> <i>/* subu_s.ph */</i>, Mips::SUBU_S_PH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7925">7925</th><td>  { <var>9199</var> <i>/* subu_s.qb */</i>, Mips::SUBU_S_QB_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7926">7926</th><td>  { <var>9199</var> <i>/* subu_s.qb */</i>, Mips::SUBU_S_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSP, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7927">7927</th><td>  { <var>9209</var> <i>/* subuh.qb */</i>, Mips::SUBUH_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7928">7928</th><td>  { <var>9209</var> <i>/* subuh.qb */</i>, Mips::SUBUH_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7929">7929</th><td>  { <var>9218</var> <i>/* subuh_r.qb */</i>, Mips::SUBUH_R_QB_MMR2, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7930">7930</th><td>  { <var>9218</var> <i>/* subuh_r.qb */</i>, Mips::SUBUH_R_QB, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasDSPR2, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7931">7931</th><td>  { <var>9229</var> <i>/* subv.b */</i>, Mips::SUBV_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7932">7932</th><td>  { <var>9236</var> <i>/* subv.d */</i>, Mips::SUBV_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7933">7933</th><td>  { <var>9243</var> <i>/* subv.h */</i>, Mips::SUBV_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7934">7934</th><td>  { <var>9250</var> <i>/* subv.w */</i>, Mips::SUBV_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="7935">7935</th><td>  { <var>9257</var> <i>/* subvi.b */</i>, Mips::SUBVI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7936">7936</th><td>  { <var>9265</var> <i>/* subvi.d */</i>, Mips::SUBVI_D, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7937">7937</th><td>  { <var>9273</var> <i>/* subvi.h */</i>, Mips::SUBVI_H, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7938">7938</th><td>  { <var>9281</var> <i>/* subvi.w */</i>, Mips::SUBVI_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm5_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7939">7939</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, Mips::SUXC1, Convert__AFGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_AFGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7940">7940</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, Mips::SUXC164, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7941">7941</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, Mips::SUXC1_MM, Convert__FGR64AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7942">7942</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SWSP_MMR6, Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_MicroMipsMemSP }, },</td></tr>
<tr><th id="7943">7943</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SWSP_MM, Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MicroMipsMemSP }, },</td></tr>
<tr><th id="7944">7944</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SW, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7945">7945</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SWDSP, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_NotInMips16Mode_HasDSP, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7946">7946</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SWDSP_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7947">7947</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SW_MMR6, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7948">7948</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SW_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7949">7949</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SwRxRyOffMemX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs, MCK_SImm16 }, },</td></tr>
<tr><th id="7950">7950</th><td>  { <var>9295</var> <i>/* sw */</i>, Mips::SwRxSpImmX16, Convert__Reg1_0__Reg1_1__SImm161_2, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16RegsPlusSP, MCK_SImm16 }, },</td></tr>
<tr><th id="7951">7951</th><td>  { <var>9298</var> <i>/* sw16 */</i>, Mips::SW16_MM, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7952">7952</th><td>  { <var>9298</var> <i>/* sw16 */</i>, Mips::SW16_MMR6, Convert__GPRMM16AsmRegZero1_0__MicroMipsMem2_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmRegZero, MCK_MicroMipsMem }, },</td></tr>
<tr><th id="7953">7953</th><td>  { <var>9303</var> <i>/* swc1 */</i>, Mips::SWC1, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7954">7954</th><td>  { <var>9303</var> <i>/* swc1 */</i>, Mips::SWC1_MM, Convert__FGR32AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7955">7955</th><td>  { <var>9308</var> <i>/* swc2 */</i>, Mips::SWC2_R6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="7956">7956</th><td>  { <var>9308</var> <i>/* swc2 */</i>, Mips::SWC2_MMR6, Convert__COP2AsmReg1_0__MemOffsetSimm11_02_1, AMFBS_InMicroMips_HasMips32r6, { MCK_COP2AsmReg, MCK_MemOffsetSimm11_0 }, },</td></tr>
<tr><th id="7957">7957</th><td>  { <var>9308</var> <i>/* swc2 */</i>, Mips::SWC2, Convert__COP2AsmReg1_0__MemOffsetSimm16_02_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_COP2AsmReg, MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7958">7958</th><td>  { <var>9313</var> <i>/* swc3 */</i>, Mips::SWC3, Convert__COP3AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips, { MCK_COP3AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7959">7959</th><td>  { <var>9318</var> <i>/* swe */</i>, Mips::SWE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7960">7960</th><td>  { <var>9318</var> <i>/* swe */</i>, Mips::SWE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7961">7961</th><td>  { <var>9322</var> <i>/* swl */</i>, Mips::SWL, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7962">7962</th><td>  { <var>9322</var> <i>/* swl */</i>, Mips::SWL_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7963">7963</th><td>  { <var>9326</var> <i>/* swle */</i>, Mips::SWLE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7964">7964</th><td>  { <var>9326</var> <i>/* swle */</i>, Mips::SWLE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_NotMips32r6_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7965">7965</th><td>  { <var>9331</var> <i>/* swm */</i>, Mips::SWM_MM, Convert__RegList1_0__Mem2_1, AMFBS_InMicroMips, { MCK_RegList, MCK_Mem }, },</td></tr>
<tr><th id="7966">7966</th><td>  { <var>9335</var> <i>/* swm16 */</i>, Mips::SWM16_MM, Convert__RegList161_0__MemOffsetUimm42_1, AMFBS_InMicroMips_NotMips32r6, { MCK_RegList16, MCK_MemOffsetUimm4 }, },</td></tr>
<tr><th id="7967">7967</th><td>  { <var>9335</var> <i>/* swm16 */</i>, Mips::SWM16_MMR6, Convert__RegList161_0__MemOffsetUimm42_1, AMFBS_InMicroMips_HasMips32r6, { MCK_RegList16, MCK_MemOffsetUimm4 }, },</td></tr>
<tr><th id="7968">7968</th><td>  { <var>9341</var> <i>/* swm32 */</i>, Mips::SWM32_MM, Convert__RegList1_0__Mem2_1, AMFBS_InMicroMips, { MCK_RegList, MCK_Mem }, },</td></tr>
<tr><th id="7969">7969</th><td>  { <var>9347</var> <i>/* swp */</i>, Mips::SWP_MM, ConvertCustom_ConvertXWPOperands, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm12_0 }, },</td></tr>
<tr><th id="7970">7970</th><td>  { <var>9351</var> <i>/* swr */</i>, Mips::SWR, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7971">7971</th><td>  { <var>9351</var> <i>/* swr */</i>, Mips::SWR_MM, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="7972">7972</th><td>  { <var>9355</var> <i>/* swre */</i>, Mips::SWRE, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7973">7973</th><td>  { <var>9355</var> <i>/* swre */</i>, Mips::SWRE_MM, Convert__GPR32AsmReg1_0__MemOffsetSimm9_02_1, AMFBS_InMicroMips_NotMips32r6_HasEVA, { MCK_GPR32AsmReg, MCK_MemOffsetSimm9_0 }, },</td></tr>
<tr><th id="7974">7974</th><td>  { <var>9360</var> <i>/* swsp */</i>, Mips::SWSP_MM, Convert__GPR32AsmReg1_0__MicroMipsMemSP2_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_MicroMipsMemSP }, },</td></tr>
<tr><th id="7975">7975</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, Mips::SWXC1, Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7976">7976</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, Mips::SWXC1_MM, Convert__FGR32AsmReg1_0__GPR32AsmReg1_3__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_GPR32AsmReg, MCK__40_, MCK_GPR32AsmReg, MCK__41_ }, },</td></tr>
<tr><th id="7977">7977</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC, Convert__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7978">7978</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC_MMR6, Convert__imm_95_0, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="7979">7979</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC_MM, Convert__imm_95_0, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7980">7980</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC, Convert__ConstantUImm5_01_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7981">7981</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC_MMR6, Convert__ConstantUImm5_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7982">7982</th><td>  { <var>9371</var> <i>/* sync */</i>, Mips::SYNC_MM, Convert__ConstantUImm5_01_0, AMFBS_InMicroMips, { MCK_ConstantUImm5_0 }, },</td></tr>
<tr><th id="7983">7983</th><td>  { <var>9376</var> <i>/* synci */</i>, Mips::SYNCI, Convert__MemOffsetSimm16_02_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7984">7984</th><td>  { <var>9376</var> <i>/* synci */</i>, Mips::SYNCI_MM, Convert__MemOffsetSimm16_02_0, AMFBS_InMicroMips_NotMips32r6, { MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7985">7985</th><td>  { <var>9376</var> <i>/* synci */</i>, Mips::SYNCI_MMR6, Convert__MemOffsetSimm16_02_0, AMFBS_InMicroMips_HasMips32r6, { MCK_MemOffsetSimm16_0 }, },</td></tr>
<tr><th id="7986">7986</th><td>  { <var>9382</var> <i>/* synciobdma */</i>, Mips::SYNC, Convert__imm_95_2, AMFBS_HasMips64_HasCnMips, {  }, },</td></tr>
<tr><th id="7987">7987</th><td>  { <var>9393</var> <i>/* syncs */</i>, Mips::SYNC, Convert__imm_95_6, AMFBS_HasMips64_HasCnMips, {  }, },</td></tr>
<tr><th id="7988">7988</th><td>  { <var>9399</var> <i>/* syncw */</i>, Mips::SYNC, Convert__imm_95_4, AMFBS_HasMips64_HasCnMips, {  }, },</td></tr>
<tr><th id="7989">7989</th><td>  { <var>9405</var> <i>/* syncws */</i>, Mips::SYNC, Convert__imm_95_5, AMFBS_HasMips64_HasCnMips, {  }, },</td></tr>
<tr><th id="7990">7990</th><td>  { <var>9412</var> <i>/* syscall */</i>, Mips::SYSCALL, Convert__imm_95_0, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="7991">7991</th><td>  { <var>9412</var> <i>/* syscall */</i>, Mips::SYSCALL_MM, Convert__imm_95_0, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="7992">7992</th><td>  { <var>9412</var> <i>/* syscall */</i>, Mips::SYSCALL_MM, Convert__ConstantUImm10_01_0, AMFBS_InMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="7993">7993</th><td>  { <var>9412</var> <i>/* syscall */</i>, Mips::SYSCALL, Convert__ConstantUImm20_01_0, AMFBS_HasStdEnc_NotInMicroMips, { MCK_ConstantUImm20_0 }, },</td></tr>
<tr><th id="7994">7994</th><td>  { <var>9420</var> <i>/* teq */</i>, Mips::TEQ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7995">7995</th><td>  { <var>9420</var> <i>/* teq */</i>, Mips::TEQ_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="7996">7996</th><td>  { <var>9420</var> <i>/* teq */</i>, Mips::TEQ_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="7997">7997</th><td>  { <var>9420</var> <i>/* teq */</i>, Mips::TEQ, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="7998">7998</th><td>  { <var>9424</var> <i>/* teqi */</i>, Mips::TEQI, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="7999">7999</th><td>  { <var>9424</var> <i>/* teqi */</i>, Mips::TEQI_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8000">8000</th><td>  { <var>9429</var> <i>/* tge */</i>, Mips::TGE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8001">8001</th><td>  { <var>9429</var> <i>/* tge */</i>, Mips::TGE_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8002">8002</th><td>  { <var>9429</var> <i>/* tge */</i>, Mips::TGE_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="8003">8003</th><td>  { <var>9429</var> <i>/* tge */</i>, Mips::TGE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8004">8004</th><td>  { <var>9433</var> <i>/* tgei */</i>, Mips::TGEI, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8005">8005</th><td>  { <var>9433</var> <i>/* tgei */</i>, Mips::TGEI_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8006">8006</th><td>  { <var>9438</var> <i>/* tgeiu */</i>, Mips::TGEIU, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8007">8007</th><td>  { <var>9438</var> <i>/* tgeiu */</i>, Mips::TGEIU_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8008">8008</th><td>  { <var>9444</var> <i>/* tgeu */</i>, Mips::TGEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8009">8009</th><td>  { <var>9444</var> <i>/* tgeu */</i>, Mips::TGEU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8010">8010</th><td>  { <var>9444</var> <i>/* tgeu */</i>, Mips::TGEU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="8011">8011</th><td>  { <var>9444</var> <i>/* tgeu */</i>, Mips::TGEU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8012">8012</th><td>  { <var>9449</var> <i>/* tlbginv */</i>, Mips::TLBGINV, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8013">8013</th><td>  { <var>9449</var> <i>/* tlbginv */</i>, Mips::TLBGINV_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8014">8014</th><td>  { <var>9457</var> <i>/* tlbginvf */</i>, Mips::TLBGINVF, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8015">8015</th><td>  { <var>9457</var> <i>/* tlbginvf */</i>, Mips::TLBGINVF_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8016">8016</th><td>  { <var>9466</var> <i>/* tlbgp */</i>, Mips::TLBGP, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8017">8017</th><td>  { <var>9466</var> <i>/* tlbgp */</i>, Mips::TLBGP_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8018">8018</th><td>  { <var>9472</var> <i>/* tlbgr */</i>, Mips::TLBGR, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8019">8019</th><td>  { <var>9472</var> <i>/* tlbgr */</i>, Mips::TLBGR_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8020">8020</th><td>  { <var>9478</var> <i>/* tlbgwi */</i>, Mips::TLBGWI, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8021">8021</th><td>  { <var>9478</var> <i>/* tlbgwi */</i>, Mips::TLBGWI_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8022">8022</th><td>  { <var>9485</var> <i>/* tlbgwr */</i>, Mips::TLBGWR, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8023">8023</th><td>  { <var>9485</var> <i>/* tlbgwr */</i>, Mips::TLBGWR_MM, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r5_HasVirt, {  }, },</td></tr>
<tr><th id="8024">8024</th><td>  { <var>9492</var> <i>/* tlbinv */</i>, Mips::TLBINV, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8025">8025</th><td>  { <var>9492</var> <i>/* tlbinv */</i>, Mips::TLBINV_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="8026">8026</th><td>  { <var>9499</var> <i>/* tlbinvf */</i>, Mips::TLBINVF, Convert_NoOperands, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8027">8027</th><td>  { <var>9499</var> <i>/* tlbinvf */</i>, Mips::TLBINVF_MMR6, Convert_NoOperands, AMFBS_InMicroMips_HasMips32r6, {  }, },</td></tr>
<tr><th id="8028">8028</th><td>  { <var>9507</var> <i>/* tlbp */</i>, Mips::TLBP, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8029">8029</th><td>  { <var>9507</var> <i>/* tlbp */</i>, Mips::TLBP_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="8030">8030</th><td>  { <var>9512</var> <i>/* tlbr */</i>, Mips::TLBR, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8031">8031</th><td>  { <var>9512</var> <i>/* tlbr */</i>, Mips::TLBR_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="8032">8032</th><td>  { <var>9517</var> <i>/* tlbwi */</i>, Mips::TLBWI, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8033">8033</th><td>  { <var>9517</var> <i>/* tlbwi */</i>, Mips::TLBWI_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="8034">8034</th><td>  { <var>9523</var> <i>/* tlbwr */</i>, Mips::TLBWR, Convert_NoOperands, AMFBS_HasStdEnc_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8035">8035</th><td>  { <var>9523</var> <i>/* tlbwr */</i>, Mips::TLBWR_MM, Convert_NoOperands, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="8036">8036</th><td>  { <var>9529</var> <i>/* tlt */</i>, Mips::TLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8037">8037</th><td>  { <var>9529</var> <i>/* tlt */</i>, Mips::TLT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8038">8038</th><td>  { <var>9529</var> <i>/* tlt */</i>, Mips::TLT_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="8039">8039</th><td>  { <var>9529</var> <i>/* tlt */</i>, Mips::TLT, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8040">8040</th><td>  { <var>9533</var> <i>/* tlti */</i>, Mips::TLTI, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8041">8041</th><td>  { <var>9533</var> <i>/* tlti */</i>, Mips::TLTI_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8042">8042</th><td>  { <var>9538</var> <i>/* tltiu */</i>, Mips::TTLTIU, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8043">8043</th><td>  { <var>9538</var> <i>/* tltiu */</i>, Mips::TLTIU_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8044">8044</th><td>  { <var>9544</var> <i>/* tltu */</i>, Mips::TLTU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8045">8045</th><td>  { <var>9544</var> <i>/* tltu */</i>, Mips::TLTU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8046">8046</th><td>  { <var>9544</var> <i>/* tltu */</i>, Mips::TLTU_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="8047">8047</th><td>  { <var>9544</var> <i>/* tltu */</i>, Mips::TLTU, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8048">8048</th><td>  { <var>9549</var> <i>/* tne */</i>, Mips::TNE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8049">8049</th><td>  { <var>9549</var> <i>/* tne */</i>, Mips::TNE_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__imm_95_0, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8050">8050</th><td>  { <var>9549</var> <i>/* tne */</i>, Mips::TNE_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm4_01_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm4_0 }, },</td></tr>
<tr><th id="8051">8051</th><td>  { <var>9549</var> <i>/* tne */</i>, Mips::TNE, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__ConstantUImm10_01_2, AMFBS_HasStdEnc_HasMips2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8052">8052</th><td>  { <var>9553</var> <i>/* tnei */</i>, Mips::TNEI, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8053">8053</th><td>  { <var>9553</var> <i>/* tnei */</i>, Mips::TNEI_MM, Convert__GPR32AsmReg1_0__SImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_SImm16 }, },</td></tr>
<tr><th id="8054">8054</th><td>  { <var>9558</var> <i>/* trunc.l.d */</i>, Mips::TRUNC_L_D64, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="8055">8055</th><td>  { <var>9558</var> <i>/* trunc.l.d */</i>, Mips::TRUNC_L_D_MMR6, Convert__FGR64AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="8056">8056</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, Mips::TRUNC_L_S, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="8057">8057</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, Mips::TRUNC_L_S_MMR6, Convert__FGR64AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR64AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="8058">8058</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::TRUNC_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="8059">8059</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::TRUNC_W_MM, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg }, },</td></tr>
<tr><th id="8060">8060</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::TRUNC_W_D64, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="8061">8061</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::TRUNC_W_D_MMR6, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg }, },</td></tr>
<tr><th id="8062">8062</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::PseudoTRUNC_W_D32, Convert__FGR32AsmReg1_0__AFGR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_NotFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_AFGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8063">8063</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, Mips::PseudoTRUNC_W_D, Convert__FGR32AsmReg1_0__FGR64AsmReg1_1__GPR32AsmReg1_2, AMFBS_IsFP64bit_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR64AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8064">8064</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, Mips::TRUNC_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="8065">8065</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, Mips::TRUNC_W_S_MMR6, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="8066">8066</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, Mips::TRUNC_W_S_MM, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1, AMFBS_InMicroMips_IsNotSoftFloat, { MCK_FGR32AsmReg, MCK_FGR32AsmReg }, },</td></tr>
<tr><th id="8067">8067</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, Mips::PseudoTRUNC_W_S, Convert__FGR32AsmReg1_0__FGR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_None, { MCK_FGR32AsmReg, MCK_FGR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8068">8068</th><td>  { <var>9598</var> <i>/* ulh */</i>, Mips::Ulh, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="8069">8069</th><td>  { <var>9602</var> <i>/* ulhu */</i>, Mips::Ulhu, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="8070">8070</th><td>  { <var>9607</var> <i>/* ulw */</i>, Mips::Ulw, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="8071">8071</th><td>  { <var>9611</var> <i>/* ush */</i>, Mips::Ush, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="8072">8072</th><td>  { <var>9615</var> <i>/* usw */</i>, Mips::Usw, Convert__GPR32AsmReg1_0__Mem2_1, AMFBS_None, { MCK_GPR32AsmReg, MCK_Mem }, },</td></tr>
<tr><th id="8073">8073</th><td>  { <var>9619</var> <i>/* v3mulu */</i>, Mips::V3MULU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8074">8074</th><td>  { <var>9619</var> <i>/* v3mulu */</i>, Mips::V3MULU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8075">8075</th><td>  { <var>9626</var> <i>/* vmm0 */</i>, Mips::VMM0, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8076">8076</th><td>  { <var>9626</var> <i>/* vmm0 */</i>, Mips::VMM0, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8077">8077</th><td>  { <var>9631</var> <i>/* vmulu */</i>, Mips::VMULU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8078">8078</th><td>  { <var>9631</var> <i>/* vmulu */</i>, Mips::VMULU, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__GPR64AsmReg1_2, AMFBS_HasCnMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_GPR64AsmReg }, },</td></tr>
<tr><th id="8079">8079</th><td>  { <var>9637</var> <i>/* vshf.b */</i>, Mips::VSHF_B, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="8080">8080</th><td>  { <var>9644</var> <i>/* vshf.d */</i>, Mips::VSHF_D, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="8081">8081</th><td>  { <var>9651</var> <i>/* vshf.h */</i>, Mips::VSHF_H, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="8082">8082</th><td>  { <var>9658</var> <i>/* vshf.w */</i>, Mips::VSHF_W, Convert__MSA128AsmReg1_0__Tie0_1_1__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="8083">8083</th><td>  { <var>9665</var> <i>/* wait */</i>, Mips::WAIT, Convert_NoOperands, AMFBS_HasStdEnc_HasMips3_32_NotInMicroMips, {  }, },</td></tr>
<tr><th id="8084">8084</th><td>  { <var>9665</var> <i>/* wait */</i>, Mips::WAIT_MM, Convert__imm_95_0, AMFBS_InMicroMips, {  }, },</td></tr>
<tr><th id="8085">8085</th><td>  { <var>9665</var> <i>/* wait */</i>, Mips::WAIT_MMR6, Convert__ConstantUImm10_01_0, AMFBS_InMicroMips_HasMips32r6, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8086">8086</th><td>  { <var>9665</var> <i>/* wait */</i>, Mips::WAIT_MM, Convert__ConstantUImm10_01_0, AMFBS_InMicroMips, { MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8087">8087</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, Mips::WRDSP, Convert__GPR32AsmReg1_0__imm_95_31, AMFBS_HasDSP_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8088">8088</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, Mips::WRDSP_MM, Convert__GPR32AsmReg1_0__imm_95_31, AMFBS_HasDSP_InMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8089">8089</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, Mips::WRDSP_MM, Convert__GPR32AsmReg1_0__ConstantUImm7_01_1, AMFBS_InMicroMips_HasDSP, { MCK_GPR32AsmReg, MCK_ConstantUImm7_0 }, },</td></tr>
<tr><th id="8090">8090</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, Mips::WRDSP, Convert__GPR32AsmReg1_0__ConstantUImm10_01_1, AMFBS_HasDSP_NotInMicroMips, { MCK_GPR32AsmReg, MCK_ConstantUImm10_0 }, },</td></tr>
<tr><th id="8091">8091</th><td>  { <var>9676</var> <i>/* wrpgpr */</i>, Mips::WRPGPR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8092">8092</th><td>  { <var>9683</var> <i>/* wsbh */</i>, Mips::WSBH, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8093">8093</th><td>  { <var>9683</var> <i>/* wsbh */</i>, Mips::WSBH_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8094">8094</th><td>  { <var>9683</var> <i>/* wsbh */</i>, Mips::WSBH_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8095">8095</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XorRxRxRy16, Convert__Reg1_0__Tie0_1_1__Reg1_1, AMFBS_InMips16Mode, { MCK_CPU16Regs, MCK_CPU16Regs }, },</td></tr>
<tr><th id="8096">8096</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8097">8097</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8098">8098</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8099">8099</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8100">8100</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="8101">8101</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__SImm32_Relaxed1_1, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="8102">8102</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0__Imm1_1, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="8103">8103</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8104">8104</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8105">8105</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XOR_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__GPR32AsmReg1_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8106">8106</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8107">8107</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="8108">8108</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__SImm32_Relaxed1_2, AMFBS_InMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_SImm32_Relaxed }, },</td></tr>
<tr><th id="8109">8109</th><td>  { <var>9688</var> <i>/* xor */</i>, Mips::XORi64, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1__Imm1_2, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips, { MCK_GPR64AsmReg, MCK_GPR64AsmReg, MCK_Imm }, },</td></tr>
<tr><th id="8110">8110</th><td>  { <var>9692</var> <i>/* xor.v */</i>, Mips::XOR_V, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__MSA128AsmReg1_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_MSA128AsmReg }, },</td></tr>
<tr><th id="8111">8111</th><td>  { <var>9698</var> <i>/* xor16 */</i>, Mips::XOR16_MM, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="8112">8112</th><td>  { <var>9698</var> <i>/* xor16 */</i>, Mips::XOR16_MMR6, Convert__GPRMM16AsmReg1_0__GPRMM16AsmReg1_1__Tie0_1_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPRMM16AsmReg, MCK_GPRMM16AsmReg }, },</td></tr>
<tr><th id="8113">8113</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8114">8114</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8115">8115</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_0__UImm161_1, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8116">8116</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORI_MMR6, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_HasMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8117">8117</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORi, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_HasStdEnc_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8118">8118</th><td>  { <var>9704</var> <i>/* xori */</i>, Mips::XORi_MM, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1__UImm161_2, AMFBS_InMicroMips_NotMips32r6, { MCK_GPR32AsmReg, MCK_GPR32AsmReg, MCK_UImm16 }, },</td></tr>
<tr><th id="8119">8119</th><td>  { <var>9709</var> <i>/* xori.b */</i>, Mips::XORI_B, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },</td></tr>
<tr><th id="8120">8120</th><td>  { <var>9716</var> <i>/* yield */</i>, Mips::YIELD, Convert__regZERO__GPR32AsmReg1_0, AMFBS_HasMT_NotInMicroMips, { MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8121">8121</th><td>  { <var>9716</var> <i>/* yield */</i>, Mips::YIELD, Convert__GPR32AsmReg1_0__GPR32AsmReg1_1, AMFBS_HasStdEnc_HasMT_NotInMicroMips, { MCK_GPR32AsmReg, MCK_GPR32AsmReg }, },</td></tr>
<tr><th id="8122">8122</th><td>};</td></tr>
<tr><th id="8123">8123</th><td></td></tr>
<tr><th id="8124">8124</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="8125">8125</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="8126">8126</th><td></td></tr>
<tr><th id="8127">8127</th><td><em>unsigned</em> MipsAsmParser::</td></tr>
<tr><th id="8128">8128</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="8129">8129</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="8130">8130</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="8131">8131</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="8132">8132</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="8133">8133</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="8134">8134</th><td>  <b>if</b> (Operands.size() &gt; <var>9</var>) {</td></tr>
<tr><th id="8135">8135</th><td>    ErrorInfo = <var>9</var>;</td></tr>
<tr><th id="8136">8136</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="8137">8137</th><td>  }</td></tr>
<tr><th id="8138">8138</th><td></td></tr>
<tr><th id="8139">8139</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="8140">8140</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="8141">8141</th><td></td></tr>
<tr><th id="8142">8142</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="8143">8143</th><td>  StringRef Mnemonic = ((MipsOperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="8144">8144</th><td></td></tr>
<tr><th id="8145">8145</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="8146">8146</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="8147">8147</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="8148">8148</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="8149">8149</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="8150">8150</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="8151">8151</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="8152">8152</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="8153">8153</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="8154">8154</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="8155">8155</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="8156">8156</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="8157">8157</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="8158">8158</th><td>  }</td></tr>
<tr><th id="8159">8159</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="8160">8160</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="8161">8161</th><td></td></tr>
<tr><th id="8162">8162</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="8163">8163</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="8164">8164</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="8165">8165</th><td></td></tr>
<tr><th id="8166">8166</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="8167">8167</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="8168">8168</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="8169">8169</th><td></td></tr>
<tr><th id="8170">8170</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="8171">8171</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="8172">8172</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="8173">8173</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="8174">8174</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="8175">8175</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="8176">8176</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="8177">8177</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="8178">8178</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="8179">8179</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="8180">8180</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>8</var>; ++FormalIdx) {</td></tr>
<tr><th id="8181">8181</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="8182">8182</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="8183">8183</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="8184">8184</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="8185">8185</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="8186">8186</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="8187">8187</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="8188">8188</th><td>      <b>else</b></td></tr>
<tr><th id="8189">8189</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="8190">8190</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="8191">8191</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="8192">8192</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="8193">8193</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="8194">8194</th><td>        <b>break</b>;</td></tr>
<tr><th id="8195">8195</th><td>      }</td></tr>
<tr><th id="8196">8196</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="8197">8197</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="8198">8198</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="8199">8199</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="8200">8200</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="8201">8201</th><td>        ++ActualIdx;</td></tr>
<tr><th id="8202">8202</th><td>        <b>continue</b>;</td></tr>
<tr><th id="8203">8203</th><td>      }</td></tr>
<tr><th id="8204">8204</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="8205">8205</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="8206">8206</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="8207">8207</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="8208">8208</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="8209">8209</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="8210">8210</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="8211">8211</th><td>          ++ActualIdx;</td></tr>
<tr><th id="8212">8212</th><td>          <b>continue</b>;</td></tr>
<tr><th id="8213">8213</th><td>        }</td></tr>
<tr><th id="8214">8214</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="8215">8215</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="8216">8216</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="8217">8217</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="8218">8218</th><td>      }</td></tr>
<tr><th id="8219">8219</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="8220">8220</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="8221">8221</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="8222">8222</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="8223">8223</th><td>        <b>continue</b>;</td></tr>
<tr><th id="8224">8224</th><td>      }</td></tr>
<tr><th id="8225">8225</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="8226">8226</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="8227">8227</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="8228">8228</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="8229">8229</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="8230">8230</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="8231">8231</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="8232">8232</th><td>          RetCode = Diag;</td></tr>
<tr><th id="8233">8233</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="8234">8234</th><td>      }</td></tr>
<tr><th id="8235">8235</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="8236">8236</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="8237">8237</th><td>      <b>break</b>;</td></tr>
<tr><th id="8238">8238</th><td>    }</td></tr>
<tr><th id="8239">8239</th><td></td></tr>
<tr><th id="8240">8240</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="8241">8241</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="8242">8242</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="8243">8243</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="8244">8244</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8245">8245</th><td>    }</td></tr>
<tr><th id="8246">8246</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="8247">8247</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="8248">8248</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="8249">8249</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="8250">8250</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="8251">8251</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="8252">8252</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="8253">8253</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="8254">8254</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="8255">8255</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="8256">8256</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="8257">8257</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8258">8258</th><td>    }</td></tr>
<tr><th id="8259">8259</th><td></td></tr>
<tr><th id="8260">8260</th><td>    Inst.clear();</td></tr>
<tr><th id="8261">8261</th><td></td></tr>
<tr><th id="8262">8262</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="8263">8263</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="8264">8264</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="8265">8265</th><td><i>    // constraints.</i></td></tr>
<tr><th id="8266">8266</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="8267">8267</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="8268">8268</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="8269">8269</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="8270">8270</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="8271">8271</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="8272">8272</th><td>      Inst.clear();</td></tr>
<tr><th id="8273">8273</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="8274">8274</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="8275">8275</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="8276">8276</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="8277">8277</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="8278">8278</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="8279">8279</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8280">8280</th><td>    }</td></tr>
<tr><th id="8281">8281</th><td></td></tr>
<tr><th id="8282">8282</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="8283">8283</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="8284">8284</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="8285">8285</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="8286">8286</th><td></td></tr>
<tr><th id="8287">8287</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="8288">8288</th><td>    }</td></tr>
<tr><th id="8289">8289</th><td></td></tr>
<tr><th id="8290">8290</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="8291">8291</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="8292">8292</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="8293">8293</th><td></td></tr>
<tr><th id="8294">8294</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="8295">8295</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="8296">8296</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="8297">8297</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="8298">8298</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="8299">8299</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="8300">8300</th><td>      Inst.clear();</td></tr>
<tr><th id="8301">8301</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="8302">8302</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="8303">8303</th><td>      <b>continue</b>;</td></tr>
<tr><th id="8304">8304</th><td>    }</td></tr>
<tr><th id="8305">8305</th><td></td></tr>
<tr><th id="8306">8306</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="8307">8307</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="8308">8308</th><td></td></tr>
<tr><th id="8309">8309</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="8310">8310</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="8311">8311</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="8312">8312</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="8313">8313</th><td>  }</td></tr>
<tr><th id="8314">8314</th><td></td></tr>
<tr><th id="8315">8315</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="8316">8316</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="8317">8317</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="8318">8318</th><td></td></tr>
<tr><th id="8319">8319</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="8320">8320</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="8321">8321</th><td>}</td></tr>
<tr><th id="8322">8322</th><td></td></tr>
<tr><th id="8323">8323</th><td><b>namespace</b> {</td></tr>
<tr><th id="8324">8324</th><td>  <b>struct</b> OperandMatchEntry {</td></tr>
<tr><th id="8325">8325</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="8326">8326</th><td>    uint8_t OperandMask;</td></tr>
<tr><th id="8327">8327</th><td>    uint8_t Class;</td></tr>
<tr><th id="8328">8328</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="8329">8329</th><td></td></tr>
<tr><th id="8330">8330</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="8331">8331</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="8332">8332</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="8333">8333</th><td>    }</td></tr>
<tr><th id="8334">8334</th><td>  };</td></tr>
<tr><th id="8335">8335</th><td></td></tr>
<tr><th id="8336">8336</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="8337">8337</th><td>  <b>struct</b> LessOpcodeOperand {</td></tr>
<tr><th id="8338">8338</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="8339">8339</th><td>      <b>return</b> LHS.getMnemonic()  &lt; RHS;</td></tr>
<tr><th id="8340">8340</th><td>    }</td></tr>
<tr><th id="8341">8341</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="8342">8342</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="8343">8343</th><td>    }</td></tr>
<tr><th id="8344">8344</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="8345">8345</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="8346">8346</th><td>    }</td></tr>
<tr><th id="8347">8347</th><td>  };</td></tr>
<tr><th id="8348">8348</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="8349">8349</th><td></td></tr>
<tr><th id="8350">8350</th><td><em>static</em> <em>const</em> OperandMatchEntry OperandMatchTable[<var>3309</var>] = {</td></tr>
<tr><th id="8351">8351</th><td>  <i>/* Operand List Mnemonic, Mask, Operand Class, Features */</i></td></tr>
<tr><th id="8352">8352</th><td>  { <var>0</var> <i>/* abs */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8353">8353</th><td>  { <var>4</var> <i>/* abs.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8354">8354</th><td>  { <var>4</var> <i>/* abs.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="8355">8355</th><td>  { <var>4</var> <i>/* abs.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8356">8356</th><td>  { <var>4</var> <i>/* abs.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="8357">8357</th><td>  { <var>10</var> <i>/* abs.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8358">8358</th><td>  { <var>10</var> <i>/* abs.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="8359">8359</th><td>  { <var>16</var> <i>/* absq_s.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8360">8360</th><td>  { <var>16</var> <i>/* absq_s.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8361">8361</th><td>  { <var>26</var> <i>/* absq_s.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8362">8362</th><td>  { <var>26</var> <i>/* absq_s.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8363">8363</th><td>  { <var>36</var> <i>/* absq_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8364">8364</th><td>  { <var>36</var> <i>/* absq_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8365">8365</th><td>  { <var>45</var> <i>/* add */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8366">8366</th><td>  { <var>45</var> <i>/* add */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8367">8367</th><td>  { <var>45</var> <i>/* add */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8368">8368</th><td>  { <var>45</var> <i>/* add */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8369">8369</th><td>  { <var>45</var> <i>/* add */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8370">8370</th><td>  { <var>45</var> <i>/* add */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8371">8371</th><td>  { <var>45</var> <i>/* add */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8372">8372</th><td>  { <var>45</var> <i>/* add */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8373">8373</th><td>  { <var>45</var> <i>/* add */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8374">8374</th><td>  { <var>45</var> <i>/* add */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8375">8375</th><td>  { <var>49</var> <i>/* add.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8376">8376</th><td>  { <var>49</var> <i>/* add.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="8377">8377</th><td>  { <var>49</var> <i>/* add.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8378">8378</th><td>  { <var>49</var> <i>/* add.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="8379">8379</th><td>  { <var>55</var> <i>/* add.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8380">8380</th><td>  { <var>62</var> <i>/* add.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8381">8381</th><td>  { <var>62</var> <i>/* add.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8382">8382</th><td>  { <var>62</var> <i>/* add.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="8383">8383</th><td>  { <var>68</var> <i>/* add_a.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8384">8384</th><td>  { <var>76</var> <i>/* add_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8385">8385</th><td>  { <var>84</var> <i>/* add_a.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8386">8386</th><td>  { <var>92</var> <i>/* add_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8387">8387</th><td>  { <var>100</var> <i>/* addi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8388">8388</th><td>  { <var>100</var> <i>/* addi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8389">8389</th><td>  { <var>100</var> <i>/* addi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8390">8390</th><td>  { <var>100</var> <i>/* addi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8391">8391</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8392">8392</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8393">8393</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8394">8394</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8395">8395</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8396">8396</th><td>  { <var>105</var> <i>/* addiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8397">8397</th><td>  { <var>111</var> <i>/* addiupc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8398">8398</th><td>  { <var>111</var> <i>/* addiupc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8399">8399</th><td>  { <var>111</var> <i>/* addiupc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8400">8400</th><td>  { <var>119</var> <i>/* addiur1sp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8401">8401</th><td>  { <var>129</var> <i>/* addiur2 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8402">8402</th><td>  { <var>137</var> <i>/* addius5 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8403">8403</th><td>  { <var>153</var> <i>/* addq.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8404">8404</th><td>  { <var>153</var> <i>/* addq.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8405">8405</th><td>  { <var>161</var> <i>/* addq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8406">8406</th><td>  { <var>161</var> <i>/* addq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8407">8407</th><td>  { <var>171</var> <i>/* addq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8408">8408</th><td>  { <var>171</var> <i>/* addq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8409">8409</th><td>  { <var>180</var> <i>/* addqh.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8410">8410</th><td>  { <var>180</var> <i>/* addqh.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8411">8411</th><td>  { <var>189</var> <i>/* addqh.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8412">8412</th><td>  { <var>189</var> <i>/* addqh.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8413">8413</th><td>  { <var>197</var> <i>/* addqh_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8414">8414</th><td>  { <var>197</var> <i>/* addqh_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8415">8415</th><td>  { <var>208</var> <i>/* addqh_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8416">8416</th><td>  { <var>208</var> <i>/* addqh_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8417">8417</th><td>  { <var>218</var> <i>/* addr.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D },</td></tr>
<tr><th id="8418">8418</th><td>  { <var>226</var> <i>/* adds_a.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8419">8419</th><td>  { <var>235</var> <i>/* adds_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8420">8420</th><td>  { <var>244</var> <i>/* adds_a.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8421">8421</th><td>  { <var>253</var> <i>/* adds_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8422">8422</th><td>  { <var>262</var> <i>/* adds_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8423">8423</th><td>  { <var>271</var> <i>/* adds_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8424">8424</th><td>  { <var>280</var> <i>/* adds_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8425">8425</th><td>  { <var>289</var> <i>/* adds_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8426">8426</th><td>  { <var>298</var> <i>/* adds_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8427">8427</th><td>  { <var>307</var> <i>/* adds_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8428">8428</th><td>  { <var>316</var> <i>/* adds_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8429">8429</th><td>  { <var>325</var> <i>/* adds_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8430">8430</th><td>  { <var>334</var> <i>/* addsc */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8431">8431</th><td>  { <var>334</var> <i>/* addsc */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8432">8432</th><td>  { <var>340</var> <i>/* addu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8433">8433</th><td>  { <var>340</var> <i>/* addu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8434">8434</th><td>  { <var>340</var> <i>/* addu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8435">8435</th><td>  { <var>340</var> <i>/* addu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8436">8436</th><td>  { <var>340</var> <i>/* addu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8437">8437</th><td>  { <var>340</var> <i>/* addu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8438">8438</th><td>  { <var>340</var> <i>/* addu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8439">8439</th><td>  { <var>340</var> <i>/* addu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8440">8440</th><td>  { <var>340</var> <i>/* addu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8441">8441</th><td>  { <var>340</var> <i>/* addu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8442">8442</th><td>  { <var>345</var> <i>/* addu.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8443">8443</th><td>  { <var>345</var> <i>/* addu.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8444">8444</th><td>  { <var>353</var> <i>/* addu.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8445">8445</th><td>  { <var>353</var> <i>/* addu.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8446">8446</th><td>  { <var>361</var> <i>/* addu16 */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8447">8447</th><td>  { <var>361</var> <i>/* addu16 */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8448">8448</th><td>  { <var>368</var> <i>/* addu_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8449">8449</th><td>  { <var>368</var> <i>/* addu_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8450">8450</th><td>  { <var>378</var> <i>/* addu_s.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8451">8451</th><td>  { <var>378</var> <i>/* addu_s.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8452">8452</th><td>  { <var>388</var> <i>/* adduh.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8453">8453</th><td>  { <var>388</var> <i>/* adduh.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8454">8454</th><td>  { <var>397</var> <i>/* adduh_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8455">8455</th><td>  { <var>397</var> <i>/* adduh_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8456">8456</th><td>  { <var>408</var> <i>/* addv.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8457">8457</th><td>  { <var>415</var> <i>/* addv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8458">8458</th><td>  { <var>422</var> <i>/* addv.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8459">8459</th><td>  { <var>429</var> <i>/* addv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8460">8460</th><td>  { <var>436</var> <i>/* addvi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8461">8461</th><td>  { <var>444</var> <i>/* addvi.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8462">8462</th><td>  { <var>452</var> <i>/* addvi.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8463">8463</th><td>  { <var>460</var> <i>/* addvi.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8464">8464</th><td>  { <var>468</var> <i>/* addwc */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8465">8465</th><td>  { <var>468</var> <i>/* addwc */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8466">8466</th><td>  { <var>474</var> <i>/* align */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8467">8467</th><td>  { <var>474</var> <i>/* align */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8468">8468</th><td>  { <var>480</var> <i>/* aluipc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8469">8469</th><td>  { <var>480</var> <i>/* aluipc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8470">8470</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8471">8471</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8472">8472</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8473">8473</th><td>  { <var>487</var> <i>/* and */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8474">8474</th><td>  { <var>487</var> <i>/* and */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="8475">8475</th><td>  { <var>487</var> <i>/* and */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8476">8476</th><td>  { <var>487</var> <i>/* and */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="8477">8477</th><td>  { <var>487</var> <i>/* and */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8478">8478</th><td>  { <var>487</var> <i>/* and */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8479">8479</th><td>  { <var>487</var> <i>/* and */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8480">8480</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8481">8481</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="8482">8482</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8483">8483</th><td>  { <var>487</var> <i>/* and */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="8484">8484</th><td>  { <var>491</var> <i>/* and.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8485">8485</th><td>  { <var>497</var> <i>/* and16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8486">8486</th><td>  { <var>497</var> <i>/* and16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8487">8487</th><td>  { <var>503</var> <i>/* andi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8488">8488</th><td>  { <var>503</var> <i>/* andi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8489">8489</th><td>  { <var>503</var> <i>/* andi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8490">8490</th><td>  { <var>503</var> <i>/* andi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8491">8491</th><td>  { <var>503</var> <i>/* andi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8492">8492</th><td>  { <var>503</var> <i>/* andi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8493">8493</th><td>  { <var>508</var> <i>/* andi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8494">8494</th><td>  { <var>515</var> <i>/* andi16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8495">8495</th><td>  { <var>515</var> <i>/* andi16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8496">8496</th><td>  { <var>522</var> <i>/* append */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8497">8497</th><td>  { <var>522</var> <i>/* append */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8498">8498</th><td>  { <var>529</var> <i>/* asub_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8499">8499</th><td>  { <var>538</var> <i>/* asub_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8500">8500</th><td>  { <var>547</var> <i>/* asub_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8501">8501</th><td>  { <var>556</var> <i>/* asub_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8502">8502</th><td>  { <var>565</var> <i>/* asub_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8503">8503</th><td>  { <var>574</var> <i>/* asub_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8504">8504</th><td>  { <var>583</var> <i>/* asub_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8505">8505</th><td>  { <var>592</var> <i>/* asub_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8506">8506</th><td>  { <var>601</var> <i>/* aui */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8507">8507</th><td>  { <var>601</var> <i>/* aui */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8508">8508</th><td>  { <var>605</var> <i>/* auipc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8509">8509</th><td>  { <var>605</var> <i>/* auipc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8510">8510</th><td>  { <var>611</var> <i>/* ave_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8511">8511</th><td>  { <var>619</var> <i>/* ave_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8512">8512</th><td>  { <var>627</var> <i>/* ave_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8513">8513</th><td>  { <var>635</var> <i>/* ave_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8514">8514</th><td>  { <var>643</var> <i>/* ave_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8515">8515</th><td>  { <var>651</var> <i>/* ave_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8516">8516</th><td>  { <var>659</var> <i>/* ave_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8517">8517</th><td>  { <var>667</var> <i>/* ave_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8518">8518</th><td>  { <var>675</var> <i>/* aver_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8519">8519</th><td>  { <var>684</var> <i>/* aver_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8520">8520</th><td>  { <var>693</var> <i>/* aver_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8521">8521</th><td>  { <var>702</var> <i>/* aver_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8522">8522</th><td>  { <var>711</var> <i>/* aver_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8523">8523</th><td>  { <var>720</var> <i>/* aver_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8524">8524</th><td>  { <var>729</var> <i>/* aver_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8525">8525</th><td>  { <var>738</var> <i>/* aver_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8526">8526</th><td>  { <var>747</var> <i>/* b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8527">8527</th><td>  { <var>747</var> <i>/* b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips },</td></tr>
<tr><th id="8528">8528</th><td>  { <var>747</var> <i>/* b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8529">8529</th><td>  { <var>747</var> <i>/* b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8530">8530</th><td>  { <var>747</var> <i>/* b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8531">8531</th><td>  { <var>749</var> <i>/* b16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8532">8532</th><td>  { <var>749</var> <i>/* b16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips },</td></tr>
<tr><th id="8533">8533</th><td>  { <var>753</var> <i>/* baddu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8534">8534</th><td>  { <var>753</var> <i>/* baddu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8535">8535</th><td>  { <var>759</var> <i>/* bal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8536">8536</th><td>  { <var>759</var> <i>/* bal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8537">8537</th><td>  { <var>759</var> <i>/* bal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8538">8538</th><td>  { <var>763</var> <i>/* balc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8539">8539</th><td>  { <var>763</var> <i>/* balc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8540">8540</th><td>  { <var>768</var> <i>/* balign */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="8541">8541</th><td>  { <var>768</var> <i>/* balign */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="8542">8542</th><td>  { <var>775</var> <i>/* bbit0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8543">8543</th><td>  { <var>775</var> <i>/* bbit0 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8544">8544</th><td>  { <var>775</var> <i>/* bbit0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8545">8545</th><td>  { <var>775</var> <i>/* bbit0 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8546">8546</th><td>  { <var>781</var> <i>/* bbit032 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8547">8547</th><td>  { <var>781</var> <i>/* bbit032 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8548">8548</th><td>  { <var>789</var> <i>/* bbit1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8549">8549</th><td>  { <var>789</var> <i>/* bbit1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8550">8550</th><td>  { <var>789</var> <i>/* bbit1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8551">8551</th><td>  { <var>789</var> <i>/* bbit1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8552">8552</th><td>  { <var>795</var> <i>/* bbit132 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="8553">8553</th><td>  { <var>795</var> <i>/* bbit132 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasCnMips },</td></tr>
<tr><th id="8554">8554</th><td>  { <var>803</var> <i>/* bc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8555">8555</th><td>  { <var>803</var> <i>/* bc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8556">8556</th><td>  { <var>806</var> <i>/* bc16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8557">8557</th><td>  { <var>811</var> <i>/* bc1eqz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8558">8558</th><td>  { <var>811</var> <i>/* bc1eqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8559">8559</th><td>  { <var>818</var> <i>/* bc1eqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8560">8560</th><td>  { <var>818</var> <i>/* bc1eqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8561">8561</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8562">8562</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8563">8563</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8564">8564</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8565">8565</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8566">8566</th><td>  { <var>826</var> <i>/* bc1f */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8567">8567</th><td>  { <var>831</var> <i>/* bc1fl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8568">8568</th><td>  { <var>831</var> <i>/* bc1fl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8569">8569</th><td>  { <var>831</var> <i>/* bc1fl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8570">8570</th><td>  { <var>837</var> <i>/* bc1nez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8571">8571</th><td>  { <var>837</var> <i>/* bc1nez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8572">8572</th><td>  { <var>844</var> <i>/* bc1nezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8573">8573</th><td>  { <var>844</var> <i>/* bc1nezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8574">8574</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8575">8575</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8576">8576</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8577">8577</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8578">8578</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8579">8579</th><td>  { <var>852</var> <i>/* bc1t */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8580">8580</th><td>  { <var>857</var> <i>/* bc1tl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8581">8581</th><td>  { <var>857</var> <i>/* bc1tl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8582">8582</th><td>  { <var>857</var> <i>/* bc1tl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8583">8583</th><td>  { <var>863</var> <i>/* bc2eqz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8584">8584</th><td>  { <var>863</var> <i>/* bc2eqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8585">8585</th><td>  { <var>870</var> <i>/* bc2eqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8586">8586</th><td>  { <var>870</var> <i>/* bc2eqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8587">8587</th><td>  { <var>878</var> <i>/* bc2nez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8588">8588</th><td>  { <var>878</var> <i>/* bc2nez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8589">8589</th><td>  { <var>885</var> <i>/* bc2nezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8590">8590</th><td>  { <var>885</var> <i>/* bc2nezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8591">8591</th><td>  { <var>893</var> <i>/* bclr.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8592">8592</th><td>  { <var>900</var> <i>/* bclr.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8593">8593</th><td>  { <var>907</var> <i>/* bclr.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8594">8594</th><td>  { <var>914</var> <i>/* bclr.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8595">8595</th><td>  { <var>921</var> <i>/* bclri.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8596">8596</th><td>  { <var>929</var> <i>/* bclri.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8597">8597</th><td>  { <var>937</var> <i>/* bclri.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8598">8598</th><td>  { <var>945</var> <i>/* bclri.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8599">8599</th><td>  { <var>953</var> <i>/* beq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8600">8600</th><td>  { <var>953</var> <i>/* beq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8601">8601</th><td>  { <var>953</var> <i>/* beq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8602">8602</th><td>  { <var>953</var> <i>/* beq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8603">8603</th><td>  { <var>953</var> <i>/* beq */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8604">8604</th><td>  { <var>953</var> <i>/* beq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8605">8605</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8606">8606</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8607">8607</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8608">8608</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8609">8609</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8610">8610</th><td>  { <var>957</var> <i>/* beqc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8611">8611</th><td>  { <var>962</var> <i>/* beql */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8612">8612</th><td>  { <var>962</var> <i>/* beql */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8613">8613</th><td>  { <var>962</var> <i>/* beql */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8614">8614</th><td>  { <var>962</var> <i>/* beql */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8615">8615</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8616">8616</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8617">8617</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8618">8618</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8619">8619</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips },</td></tr>
<tr><th id="8620">8620</th><td>  { <var>967</var> <i>/* beqz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8621">8621</th><td>  { <var>972</var> <i>/* beqz16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8622">8622</th><td>  { <var>972</var> <i>/* beqz16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8623">8623</th><td>  { <var>972</var> <i>/* beqz16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8624">8624</th><td>  { <var>972</var> <i>/* beqz16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8625">8625</th><td>  { <var>979</var> <i>/* beqzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8626">8626</th><td>  { <var>979</var> <i>/* beqzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8627">8627</th><td>  { <var>979</var> <i>/* beqzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8628">8628</th><td>  { <var>979</var> <i>/* beqzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8629">8629</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8630">8630</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8631">8631</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8632">8632</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8633">8633</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8634">8634</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8635">8635</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8636">8636</th><td>  { <var>987</var> <i>/* beqzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8637">8637</th><td>  { <var>993</var> <i>/* beqzc16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8638">8638</th><td>  { <var>993</var> <i>/* beqzc16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8639">8639</th><td>  { <var>1001</var> <i>/* beqzl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="8640">8640</th><td>  { <var>1001</var> <i>/* beqzl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="8641">8641</th><td>  { <var>1007</var> <i>/* bge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8642">8642</th><td>  { <var>1007</var> <i>/* bge */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8643">8643</th><td>  { <var>1007</var> <i>/* bge */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8644">8644</th><td>  { <var>1007</var> <i>/* bge */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8645">8645</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8646">8646</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8647">8647</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8648">8648</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8649">8649</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8650">8650</th><td>  { <var>1011</var> <i>/* bgec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8651">8651</th><td>  { <var>1016</var> <i>/* bgel */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8652">8652</th><td>  { <var>1016</var> <i>/* bgel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8653">8653</th><td>  { <var>1016</var> <i>/* bgel */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8654">8654</th><td>  { <var>1016</var> <i>/* bgel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8655">8655</th><td>  { <var>1021</var> <i>/* bgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8656">8656</th><td>  { <var>1021</var> <i>/* bgeu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8657">8657</th><td>  { <var>1021</var> <i>/* bgeu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8658">8658</th><td>  { <var>1021</var> <i>/* bgeu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8659">8659</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8660">8660</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8661">8661</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8662">8662</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8663">8663</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8664">8664</th><td>  { <var>1026</var> <i>/* bgeuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8665">8665</th><td>  { <var>1032</var> <i>/* bgeul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8666">8666</th><td>  { <var>1032</var> <i>/* bgeul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8667">8667</th><td>  { <var>1032</var> <i>/* bgeul */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8668">8668</th><td>  { <var>1032</var> <i>/* bgeul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8669">8669</th><td>  { <var>1038</var> <i>/* bgez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8670">8670</th><td>  { <var>1038</var> <i>/* bgez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8671">8671</th><td>  { <var>1038</var> <i>/* bgez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8672">8672</th><td>  { <var>1038</var> <i>/* bgez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8673">8673</th><td>  { <var>1043</var> <i>/* bgezal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8674">8674</th><td>  { <var>1043</var> <i>/* bgezal */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8675">8675</th><td>  { <var>1043</var> <i>/* bgezal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8676">8676</th><td>  { <var>1043</var> <i>/* bgezal */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8677">8677</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8678">8678</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8679">8679</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8680">8680</th><td>  { <var>1050</var> <i>/* bgezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8681">8681</th><td>  { <var>1058</var> <i>/* bgezall */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8682">8682</th><td>  { <var>1058</var> <i>/* bgezall */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8683">8683</th><td>  { <var>1066</var> <i>/* bgezals */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8684">8684</th><td>  { <var>1066</var> <i>/* bgezals */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8685">8685</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8686">8686</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8687">8687</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8688">8688</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8689">8689</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8690">8690</th><td>  { <var>1074</var> <i>/* bgezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8691">8691</th><td>  { <var>1080</var> <i>/* bgezl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8692">8692</th><td>  { <var>1080</var> <i>/* bgezl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8693">8693</th><td>  { <var>1086</var> <i>/* bgt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8694">8694</th><td>  { <var>1086</var> <i>/* bgt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8695">8695</th><td>  { <var>1086</var> <i>/* bgt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8696">8696</th><td>  { <var>1086</var> <i>/* bgt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8697">8697</th><td>  { <var>1090</var> <i>/* bgtl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8698">8698</th><td>  { <var>1090</var> <i>/* bgtl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8699">8699</th><td>  { <var>1090</var> <i>/* bgtl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8700">8700</th><td>  { <var>1090</var> <i>/* bgtl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8701">8701</th><td>  { <var>1095</var> <i>/* bgtu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8702">8702</th><td>  { <var>1095</var> <i>/* bgtu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8703">8703</th><td>  { <var>1095</var> <i>/* bgtu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8704">8704</th><td>  { <var>1095</var> <i>/* bgtu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8705">8705</th><td>  { <var>1100</var> <i>/* bgtul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8706">8706</th><td>  { <var>1100</var> <i>/* bgtul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8707">8707</th><td>  { <var>1100</var> <i>/* bgtul */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8708">8708</th><td>  { <var>1100</var> <i>/* bgtul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8709">8709</th><td>  { <var>1106</var> <i>/* bgtz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8710">8710</th><td>  { <var>1106</var> <i>/* bgtz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8711">8711</th><td>  { <var>1106</var> <i>/* bgtz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8712">8712</th><td>  { <var>1106</var> <i>/* bgtz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8713">8713</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8714">8714</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8715">8715</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8716">8716</th><td>  { <var>1111</var> <i>/* bgtzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8717">8717</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8718">8718</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8719">8719</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8720">8720</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8721">8721</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8722">8722</th><td>  { <var>1119</var> <i>/* bgtzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8723">8723</th><td>  { <var>1125</var> <i>/* bgtzl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8724">8724</th><td>  { <var>1125</var> <i>/* bgtzl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8725">8725</th><td>  { <var>1131</var> <i>/* binsl.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8726">8726</th><td>  { <var>1139</var> <i>/* binsl.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8727">8727</th><td>  { <var>1147</var> <i>/* binsl.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8728">8728</th><td>  { <var>1155</var> <i>/* binsl.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8729">8729</th><td>  { <var>1163</var> <i>/* binsli.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8730">8730</th><td>  { <var>1172</var> <i>/* binsli.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8731">8731</th><td>  { <var>1181</var> <i>/* binsli.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8732">8732</th><td>  { <var>1190</var> <i>/* binsli.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8733">8733</th><td>  { <var>1199</var> <i>/* binsr.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8734">8734</th><td>  { <var>1207</var> <i>/* binsr.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8735">8735</th><td>  { <var>1215</var> <i>/* binsr.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8736">8736</th><td>  { <var>1223</var> <i>/* binsr.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8737">8737</th><td>  { <var>1231</var> <i>/* binsri.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8738">8738</th><td>  { <var>1240</var> <i>/* binsri.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8739">8739</th><td>  { <var>1249</var> <i>/* binsri.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8740">8740</th><td>  { <var>1258</var> <i>/* binsri.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8741">8741</th><td>  { <var>1267</var> <i>/* bitrev */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="8742">8742</th><td>  { <var>1267</var> <i>/* bitrev */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="8743">8743</th><td>  { <var>1274</var> <i>/* bitswap */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="8744">8744</th><td>  { <var>1274</var> <i>/* bitswap */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8745">8745</th><td>  { <var>1282</var> <i>/* ble */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8746">8746</th><td>  { <var>1282</var> <i>/* ble */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8747">8747</th><td>  { <var>1282</var> <i>/* ble */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8748">8748</th><td>  { <var>1282</var> <i>/* ble */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8749">8749</th><td>  { <var>1286</var> <i>/* blel */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8750">8750</th><td>  { <var>1286</var> <i>/* blel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8751">8751</th><td>  { <var>1286</var> <i>/* blel */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8752">8752</th><td>  { <var>1286</var> <i>/* blel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8753">8753</th><td>  { <var>1291</var> <i>/* bleu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8754">8754</th><td>  { <var>1291</var> <i>/* bleu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8755">8755</th><td>  { <var>1291</var> <i>/* bleu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8756">8756</th><td>  { <var>1291</var> <i>/* bleu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8757">8757</th><td>  { <var>1296</var> <i>/* bleul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8758">8758</th><td>  { <var>1296</var> <i>/* bleul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8759">8759</th><td>  { <var>1296</var> <i>/* bleul */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8760">8760</th><td>  { <var>1296</var> <i>/* bleul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8761">8761</th><td>  { <var>1302</var> <i>/* blez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8762">8762</th><td>  { <var>1302</var> <i>/* blez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8763">8763</th><td>  { <var>1302</var> <i>/* blez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8764">8764</th><td>  { <var>1302</var> <i>/* blez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8765">8765</th><td>  { <var>1307</var> <i>/* blezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8766">8766</th><td>  { <var>1307</var> <i>/* blezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8767">8767</th><td>  { <var>1307</var> <i>/* blezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8768">8768</th><td>  { <var>1307</var> <i>/* blezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8769">8769</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8770">8770</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8771">8771</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8772">8772</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8773">8773</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8774">8774</th><td>  { <var>1315</var> <i>/* blezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8775">8775</th><td>  { <var>1321</var> <i>/* blezl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8776">8776</th><td>  { <var>1321</var> <i>/* blezl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8777">8777</th><td>  { <var>1327</var> <i>/* blt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8778">8778</th><td>  { <var>1327</var> <i>/* blt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8779">8779</th><td>  { <var>1327</var> <i>/* blt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8780">8780</th><td>  { <var>1327</var> <i>/* blt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8781">8781</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8782">8782</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8783">8783</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8784">8784</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8785">8785</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8786">8786</th><td>  { <var>1331</var> <i>/* bltc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8787">8787</th><td>  { <var>1336</var> <i>/* bltl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8788">8788</th><td>  { <var>1336</var> <i>/* bltl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8789">8789</th><td>  { <var>1336</var> <i>/* bltl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8790">8790</th><td>  { <var>1336</var> <i>/* bltl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8791">8791</th><td>  { <var>1341</var> <i>/* bltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8792">8792</th><td>  { <var>1341</var> <i>/* bltu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8793">8793</th><td>  { <var>1341</var> <i>/* bltu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8794">8794</th><td>  { <var>1341</var> <i>/* bltu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8795">8795</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8796">8796</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8797">8797</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8798">8798</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8799">8799</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8800">8800</th><td>  { <var>1346</var> <i>/* bltuc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8801">8801</th><td>  { <var>1352</var> <i>/* bltul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8802">8802</th><td>  { <var>1352</var> <i>/* bltul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8803">8803</th><td>  { <var>1352</var> <i>/* bltul */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8804">8804</th><td>  { <var>1352</var> <i>/* bltul */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8805">8805</th><td>  { <var>1358</var> <i>/* bltz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8806">8806</th><td>  { <var>1358</var> <i>/* bltz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8807">8807</th><td>  { <var>1358</var> <i>/* bltz */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8808">8808</th><td>  { <var>1358</var> <i>/* bltz */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8809">8809</th><td>  { <var>1363</var> <i>/* bltzal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8810">8810</th><td>  { <var>1363</var> <i>/* bltzal */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8811">8811</th><td>  { <var>1363</var> <i>/* bltzal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8812">8812</th><td>  { <var>1363</var> <i>/* bltzal */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8813">8813</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8814">8814</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8815">8815</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8816">8816</th><td>  { <var>1370</var> <i>/* bltzalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8817">8817</th><td>  { <var>1378</var> <i>/* bltzall */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8818">8818</th><td>  { <var>1378</var> <i>/* bltzall */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8819">8819</th><td>  { <var>1386</var> <i>/* bltzals */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8820">8820</th><td>  { <var>1386</var> <i>/* bltzals */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8821">8821</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8822">8822</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8823">8823</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8824">8824</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8825">8825</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8826">8826</th><td>  { <var>1394</var> <i>/* bltzc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8827">8827</th><td>  { <var>1400</var> <i>/* bltzl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8828">8828</th><td>  { <var>1400</var> <i>/* bltzl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8829">8829</th><td>  { <var>1406</var> <i>/* bmnz.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8830">8830</th><td>  { <var>1413</var> <i>/* bmnzi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8831">8831</th><td>  { <var>1421</var> <i>/* bmz.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8832">8832</th><td>  { <var>1427</var> <i>/* bmzi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8833">8833</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8834">8834</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8835">8835</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8836">8836</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8837">8837</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="8838">8838</th><td>  { <var>1434</var> <i>/* bne */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_None },</td></tr>
<tr><th id="8839">8839</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8840">8840</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8841">8841</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8842">8842</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8843">8843</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8844">8844</th><td>  { <var>1438</var> <i>/* bnec */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8845">8845</th><td>  { <var>1443</var> <i>/* bneg.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8846">8846</th><td>  { <var>1450</var> <i>/* bneg.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8847">8847</th><td>  { <var>1457</var> <i>/* bneg.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8848">8848</th><td>  { <var>1464</var> <i>/* bneg.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8849">8849</th><td>  { <var>1471</var> <i>/* bnegi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8850">8850</th><td>  { <var>1479</var> <i>/* bnegi.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8851">8851</th><td>  { <var>1487</var> <i>/* bnegi.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8852">8852</th><td>  { <var>1495</var> <i>/* bnegi.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8853">8853</th><td>  { <var>1503</var> <i>/* bnel */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8854">8854</th><td>  { <var>1503</var> <i>/* bnel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="8855">8855</th><td>  { <var>1503</var> <i>/* bnel */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8856">8856</th><td>  { <var>1503</var> <i>/* bnel */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="8857">8857</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8858">8858</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8859">8859</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="8860">8860</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="8861">8861</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips },</td></tr>
<tr><th id="8862">8862</th><td>  { <var>1508</var> <i>/* bnez */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMips16Mode },</td></tr>
<tr><th id="8863">8863</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8864">8864</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8865">8865</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8866">8866</th><td>  { <var>1513</var> <i>/* bnez16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8867">8867</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8868">8868</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8869">8869</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8870">8870</th><td>  { <var>1520</var> <i>/* bnezalc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8871">8871</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8872">8872</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8873">8873</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8874">8874</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="8875">8875</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8876">8876</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8877">8877</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8878">8878</th><td>  { <var>1528</var> <i>/* bnezc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="8879">8879</th><td>  { <var>1534</var> <i>/* bnezc16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8880">8880</th><td>  { <var>1534</var> <i>/* bnezc16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8881">8881</th><td>  { <var>1542</var> <i>/* bnezl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="8882">8882</th><td>  { <var>1542</var> <i>/* bnezl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="8883">8883</th><td>  { <var>1548</var> <i>/* bnvc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8884">8884</th><td>  { <var>1548</var> <i>/* bnvc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8885">8885</th><td>  { <var>1548</var> <i>/* bnvc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8886">8886</th><td>  { <var>1548</var> <i>/* bnvc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8887">8887</th><td>  { <var>1553</var> <i>/* bnz.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8888">8888</th><td>  { <var>1553</var> <i>/* bnz.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8889">8889</th><td>  { <var>1559</var> <i>/* bnz.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8890">8890</th><td>  { <var>1559</var> <i>/* bnz.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8891">8891</th><td>  { <var>1565</var> <i>/* bnz.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8892">8892</th><td>  { <var>1565</var> <i>/* bnz.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8893">8893</th><td>  { <var>1571</var> <i>/* bnz.v */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8894">8894</th><td>  { <var>1571</var> <i>/* bnz.v */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8895">8895</th><td>  { <var>1577</var> <i>/* bnz.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8896">8896</th><td>  { <var>1577</var> <i>/* bnz.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8897">8897</th><td>  { <var>1583</var> <i>/* bovc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8898">8898</th><td>  { <var>1583</var> <i>/* bovc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="8899">8899</th><td>  { <var>1583</var> <i>/* bovc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8900">8900</th><td>  { <var>1583</var> <i>/* bovc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="8901">8901</th><td>  { <var>1588</var> <i>/* bposge32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6_HasDSP },</td></tr>
<tr><th id="8902">8902</th><td>  { <var>1588</var> <i>/* bposge32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasDSP_NotInMicroMips },</td></tr>
<tr><th id="8903">8903</th><td>  { <var>1597</var> <i>/* bposge32c */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasDSPR3 },</td></tr>
<tr><th id="8904">8904</th><td>  { <var>1621</var> <i>/* bsel.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8905">8905</th><td>  { <var>1628</var> <i>/* bseli.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8906">8906</th><td>  { <var>1636</var> <i>/* bset.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8907">8907</th><td>  { <var>1643</var> <i>/* bset.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8908">8908</th><td>  { <var>1650</var> <i>/* bset.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8909">8909</th><td>  { <var>1657</var> <i>/* bset.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8910">8910</th><td>  { <var>1664</var> <i>/* bseti.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8911">8911</th><td>  { <var>1672</var> <i>/* bseti.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8912">8912</th><td>  { <var>1680</var> <i>/* bseti.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8913">8913</th><td>  { <var>1688</var> <i>/* bseti.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8914">8914</th><td>  { <var>1708</var> <i>/* bz.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8915">8915</th><td>  { <var>1708</var> <i>/* bz.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8916">8916</th><td>  { <var>1713</var> <i>/* bz.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8917">8917</th><td>  { <var>1713</var> <i>/* bz.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8918">8918</th><td>  { <var>1718</var> <i>/* bz.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8919">8919</th><td>  { <var>1718</var> <i>/* bz.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8920">8920</th><td>  { <var>1723</var> <i>/* bz.v */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8921">8921</th><td>  { <var>1723</var> <i>/* bz.v */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8922">8922</th><td>  { <var>1728</var> <i>/* bz.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8923">8923</th><td>  { <var>1728</var> <i>/* bz.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="8924">8924</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8925">8925</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8926">8926</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8927">8927</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8928">8928</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8929">8929</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8930">8930</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8931">8931</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8932">8932</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8933">8933</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8934">8934</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8935">8935</th><td>  { <var>1733</var> <i>/* c.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8936">8936</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8937">8937</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8938">8938</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8939">8939</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8940">8940</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8941">8941</th><td>  { <var>1740</var> <i>/* c.eq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8942">8942</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8943">8943</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8944">8944</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8945">8945</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8946">8946</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8947">8947</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8948">8948</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8949">8949</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8950">8950</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8951">8951</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8952">8952</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8953">8953</th><td>  { <var>1747</var> <i>/* c.f.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8954">8954</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8955">8955</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8956">8956</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8957">8957</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8958">8958</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8959">8959</th><td>  { <var>1753</var> <i>/* c.f.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8960">8960</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8961">8961</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8962">8962</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8963">8963</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8964">8964</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8965">8965</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8966">8966</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8967">8967</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8968">8968</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8969">8969</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8970">8970</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8971">8971</th><td>  { <var>1759</var> <i>/* c.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8972">8972</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8973">8973</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8974">8974</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8975">8975</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8976">8976</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8977">8977</th><td>  { <var>1766</var> <i>/* c.le.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8978">8978</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8979">8979</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8980">8980</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8981">8981</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8982">8982</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8983">8983</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8984">8984</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8985">8985</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8986">8986</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8987">8987</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8988">8988</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8989">8989</th><td>  { <var>1773</var> <i>/* c.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8990">8990</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8991">8991</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8992">8992</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8993">8993</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8994">8994</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8995">8995</th><td>  { <var>1780</var> <i>/* c.lt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8996">8996</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8997">8997</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="8998">8998</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="8999">8999</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9000">9000</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9001">9001</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9002">9002</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9003">9003</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9004">9004</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9005">9005</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9006">9006</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9007">9007</th><td>  { <var>1787</var> <i>/* c.nge.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9008">9008</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9009">9009</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9010">9010</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9011">9011</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9012">9012</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9013">9013</th><td>  { <var>1795</var> <i>/* c.nge.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9014">9014</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9015">9015</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9016">9016</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9017">9017</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9018">9018</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9019">9019</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9020">9020</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9021">9021</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9022">9022</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9023">9023</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9024">9024</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9025">9025</th><td>  { <var>1803</var> <i>/* c.ngl.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9026">9026</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9027">9027</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9028">9028</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9029">9029</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9030">9030</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9031">9031</th><td>  { <var>1811</var> <i>/* c.ngl.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9032">9032</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9033">9033</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9034">9034</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9035">9035</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9036">9036</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9037">9037</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9038">9038</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9039">9039</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9040">9040</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9041">9041</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9042">9042</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9043">9043</th><td>  { <var>1819</var> <i>/* c.ngle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9044">9044</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9045">9045</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9046">9046</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9047">9047</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9048">9048</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9049">9049</th><td>  { <var>1828</var> <i>/* c.ngle.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9050">9050</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9051">9051</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9052">9052</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9053">9053</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9054">9054</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9055">9055</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9056">9056</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9057">9057</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9058">9058</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9059">9059</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9060">9060</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9061">9061</th><td>  { <var>1837</var> <i>/* c.ngt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9062">9062</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9063">9063</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9064">9064</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9065">9065</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9066">9066</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9067">9067</th><td>  { <var>1845</var> <i>/* c.ngt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9068">9068</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9069">9069</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9070">9070</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9071">9071</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9072">9072</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9073">9073</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9074">9074</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9075">9075</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9076">9076</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9077">9077</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9078">9078</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9079">9079</th><td>  { <var>1853</var> <i>/* c.ole.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9080">9080</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9081">9081</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9082">9082</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9083">9083</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9084">9084</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9085">9085</th><td>  { <var>1861</var> <i>/* c.ole.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9086">9086</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9087">9087</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9088">9088</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9089">9089</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9090">9090</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9091">9091</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9092">9092</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9093">9093</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9094">9094</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9095">9095</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9096">9096</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9097">9097</th><td>  { <var>1869</var> <i>/* c.olt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9098">9098</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9099">9099</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9100">9100</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9101">9101</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9102">9102</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9103">9103</th><td>  { <var>1877</var> <i>/* c.olt.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9104">9104</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9105">9105</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9106">9106</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9107">9107</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9108">9108</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9109">9109</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9110">9110</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9111">9111</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9112">9112</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9113">9113</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9114">9114</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9115">9115</th><td>  { <var>1885</var> <i>/* c.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9116">9116</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9117">9117</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9118">9118</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9119">9119</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9120">9120</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9121">9121</th><td>  { <var>1893</var> <i>/* c.seq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9122">9122</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9123">9123</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9124">9124</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9125">9125</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9126">9126</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9127">9127</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9128">9128</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9129">9129</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9130">9130</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9131">9131</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9132">9132</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9133">9133</th><td>  { <var>1901</var> <i>/* c.sf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9134">9134</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9135">9135</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9136">9136</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9137">9137</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9138">9138</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9139">9139</th><td>  { <var>1908</var> <i>/* c.sf.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9140">9140</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9141">9141</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9142">9142</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9143">9143</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9144">9144</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9145">9145</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9146">9146</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9147">9147</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9148">9148</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9149">9149</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9150">9150</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9151">9151</th><td>  { <var>1915</var> <i>/* c.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9152">9152</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9153">9153</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9154">9154</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9155">9155</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9156">9156</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9157">9157</th><td>  { <var>1923</var> <i>/* c.ueq.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9158">9158</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9159">9159</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9160">9160</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9161">9161</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9162">9162</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9163">9163</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9164">9164</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9165">9165</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9166">9166</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9167">9167</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9168">9168</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9169">9169</th><td>  { <var>1931</var> <i>/* c.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9170">9170</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9171">9171</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9172">9172</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9173">9173</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9174">9174</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9175">9175</th><td>  { <var>1939</var> <i>/* c.ule.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9176">9176</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9177">9177</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9178">9178</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9179">9179</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9180">9180</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9181">9181</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9182">9182</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9183">9183</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9184">9184</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9185">9185</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9186">9186</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9187">9187</th><td>  { <var>1947</var> <i>/* c.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9188">9188</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9189">9189</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9190">9190</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9191">9191</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9192">9192</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9193">9193</th><td>  { <var>1955</var> <i>/* c.ult.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9194">9194</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9195">9195</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9196">9196</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9197">9197</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9198">9198</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9199">9199</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9200">9200</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9201">9201</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9202">9202</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9203">9203</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9204">9204</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9205">9205</th><td>  { <var>1963</var> <i>/* c.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9206">9206</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9207">9207</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9208">9208</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9209">9209</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9210">9210</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9211">9211</th><td>  { <var>1970</var> <i>/* c.un.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9212">9212</th><td>  { <var>1977</var> <i>/* cache */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="9213">9213</th><td>  { <var>1977</var> <i>/* cache */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9214">9214</th><td>  { <var>1977</var> <i>/* cache */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="9215">9215</th><td>  { <var>1977</var> <i>/* cache */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9216">9216</th><td>  { <var>1983</var> <i>/* cachee */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="9217">9217</th><td>  { <var>1983</var> <i>/* cachee */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="9218">9218</th><td>  { <var>1990</var> <i>/* ceil.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9219">9219</th><td>  { <var>1990</var> <i>/* ceil.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9220">9220</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9221">9221</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9222">9222</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9223">9223</th><td>  { <var>1999</var> <i>/* ceil.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9224">9224</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9225">9225</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9226">9226</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9227">9227</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9228">9228</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9229">9229</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9230">9230</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9231">9231</th><td>  { <var>2008</var> <i>/* ceil.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9232">9232</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9233">9233</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9234">9234</th><td>  { <var>2017</var> <i>/* ceil.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9235">9235</th><td>  { <var>2026</var> <i>/* ceq.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9236">9236</th><td>  { <var>2032</var> <i>/* ceq.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9237">9237</th><td>  { <var>2038</var> <i>/* ceq.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9238">9238</th><td>  { <var>2044</var> <i>/* ceq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9239">9239</th><td>  { <var>2050</var> <i>/* ceqi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9240">9240</th><td>  { <var>2057</var> <i>/* ceqi.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9241">9241</th><td>  { <var>2064</var> <i>/* ceqi.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9242">9242</th><td>  { <var>2071</var> <i>/* ceqi.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9243">9243</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CCRAsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9244">9244</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9245">9245</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CCRAsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9246">9246</th><td>  { <var>2078</var> <i>/* cfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9247">9247</th><td>  { <var>2083</var> <i>/* cfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9248">9248</th><td>  { <var>2083</var> <i>/* cfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9249">9249</th><td>  { <var>2088</var> <i>/* cfcmsa */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9250">9250</th><td>  { <var>2088</var> <i>/* cfcmsa */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSACtrlAsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9251">9251</th><td>  { <var>2095</var> <i>/* cftc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="9252">9252</th><td>  { <var>2095</var> <i>/* cftc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="9253">9253</th><td>  { <var>2101</var> <i>/* cins */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9254">9254</th><td>  { <var>2101</var> <i>/* cins */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips },</td></tr>
<tr><th id="9255">9255</th><td>  { <var>2101</var> <i>/* cins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9256">9256</th><td>  { <var>2101</var> <i>/* cins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips },</td></tr>
<tr><th id="9257">9257</th><td>  { <var>2106</var> <i>/* cins32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9258">9258</th><td>  { <var>2106</var> <i>/* cins32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9259">9259</th><td>  { <var>2113</var> <i>/* class.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9260">9260</th><td>  { <var>2113</var> <i>/* class.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9261">9261</th><td>  { <var>2121</var> <i>/* class.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9262">9262</th><td>  { <var>2121</var> <i>/* class.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9263">9263</th><td>  { <var>2129</var> <i>/* cle_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9264">9264</th><td>  { <var>2137</var> <i>/* cle_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9265">9265</th><td>  { <var>2145</var> <i>/* cle_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9266">9266</th><td>  { <var>2153</var> <i>/* cle_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9267">9267</th><td>  { <var>2161</var> <i>/* cle_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9268">9268</th><td>  { <var>2169</var> <i>/* cle_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9269">9269</th><td>  { <var>2177</var> <i>/* cle_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9270">9270</th><td>  { <var>2185</var> <i>/* cle_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9271">9271</th><td>  { <var>2193</var> <i>/* clei_s.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9272">9272</th><td>  { <var>2202</var> <i>/* clei_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9273">9273</th><td>  { <var>2211</var> <i>/* clei_s.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9274">9274</th><td>  { <var>2220</var> <i>/* clei_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9275">9275</th><td>  { <var>2229</var> <i>/* clei_u.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9276">9276</th><td>  { <var>2238</var> <i>/* clei_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9277">9277</th><td>  { <var>2247</var> <i>/* clei_u.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9278">9278</th><td>  { <var>2256</var> <i>/* clei_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9279">9279</th><td>  { <var>2265</var> <i>/* clo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9280">9280</th><td>  { <var>2265</var> <i>/* clo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9281">9281</th><td>  { <var>2265</var> <i>/* clo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9282">9282</th><td>  { <var>2265</var> <i>/* clo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9283">9283</th><td>  { <var>2269</var> <i>/* clt_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9284">9284</th><td>  { <var>2277</var> <i>/* clt_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9285">9285</th><td>  { <var>2285</var> <i>/* clt_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9286">9286</th><td>  { <var>2293</var> <i>/* clt_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9287">9287</th><td>  { <var>2301</var> <i>/* clt_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9288">9288</th><td>  { <var>2309</var> <i>/* clt_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9289">9289</th><td>  { <var>2317</var> <i>/* clt_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9290">9290</th><td>  { <var>2325</var> <i>/* clt_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9291">9291</th><td>  { <var>2333</var> <i>/* clti_s.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9292">9292</th><td>  { <var>2342</var> <i>/* clti_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9293">9293</th><td>  { <var>2351</var> <i>/* clti_s.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9294">9294</th><td>  { <var>2360</var> <i>/* clti_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9295">9295</th><td>  { <var>2369</var> <i>/* clti_u.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9296">9296</th><td>  { <var>2378</var> <i>/* clti_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9297">9297</th><td>  { <var>2387</var> <i>/* clti_u.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9298">9298</th><td>  { <var>2396</var> <i>/* clti_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9299">9299</th><td>  { <var>2405</var> <i>/* clz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9300">9300</th><td>  { <var>2405</var> <i>/* clz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9301">9301</th><td>  { <var>2405</var> <i>/* clz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9302">9302</th><td>  { <var>2405</var> <i>/* clz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9303">9303</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9304">9304</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9305">9305</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9306">9306</th><td>  { <var>2413</var> <i>/* cmp.af.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9307">9307</th><td>  { <var>2422</var> <i>/* cmp.af.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9308">9308</th><td>  { <var>2422</var> <i>/* cmp.af.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9309">9309</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9310">9310</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9311">9311</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9312">9312</th><td>  { <var>2431</var> <i>/* cmp.eq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9313">9313</th><td>  { <var>2440</var> <i>/* cmp.eq.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9314">9314</th><td>  { <var>2440</var> <i>/* cmp.eq.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9315">9315</th><td>  { <var>2450</var> <i>/* cmp.eq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9316">9316</th><td>  { <var>2450</var> <i>/* cmp.eq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9317">9317</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9318">9318</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9319">9319</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9320">9320</th><td>  { <var>2459</var> <i>/* cmp.le.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9321">9321</th><td>  { <var>2468</var> <i>/* cmp.le.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9322">9322</th><td>  { <var>2468</var> <i>/* cmp.le.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9323">9323</th><td>  { <var>2478</var> <i>/* cmp.le.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9324">9324</th><td>  { <var>2478</var> <i>/* cmp.le.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9325">9325</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9326">9326</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9327">9327</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9328">9328</th><td>  { <var>2487</var> <i>/* cmp.lt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9329">9329</th><td>  { <var>2496</var> <i>/* cmp.lt.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9330">9330</th><td>  { <var>2496</var> <i>/* cmp.lt.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9331">9331</th><td>  { <var>2506</var> <i>/* cmp.lt.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9332">9332</th><td>  { <var>2506</var> <i>/* cmp.lt.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9333">9333</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9334">9334</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9335">9335</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9336">9336</th><td>  { <var>2515</var> <i>/* cmp.saf.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9337">9337</th><td>  { <var>2525</var> <i>/* cmp.saf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9338">9338</th><td>  { <var>2525</var> <i>/* cmp.saf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9339">9339</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9340">9340</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9341">9341</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9342">9342</th><td>  { <var>2535</var> <i>/* cmp.seq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9343">9343</th><td>  { <var>2545</var> <i>/* cmp.seq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9344">9344</th><td>  { <var>2545</var> <i>/* cmp.seq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9345">9345</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9346">9346</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9347">9347</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9348">9348</th><td>  { <var>2555</var> <i>/* cmp.sle.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9349">9349</th><td>  { <var>2565</var> <i>/* cmp.sle.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9350">9350</th><td>  { <var>2565</var> <i>/* cmp.sle.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9351">9351</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9352">9352</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9353">9353</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9354">9354</th><td>  { <var>2575</var> <i>/* cmp.slt.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9355">9355</th><td>  { <var>2585</var> <i>/* cmp.slt.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9356">9356</th><td>  { <var>2585</var> <i>/* cmp.slt.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9357">9357</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9358">9358</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9359">9359</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9360">9360</th><td>  { <var>2595</var> <i>/* cmp.sueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9361">9361</th><td>  { <var>2606</var> <i>/* cmp.sueq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9362">9362</th><td>  { <var>2606</var> <i>/* cmp.sueq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9363">9363</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9364">9364</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9365">9365</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9366">9366</th><td>  { <var>2617</var> <i>/* cmp.sule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9367">9367</th><td>  { <var>2628</var> <i>/* cmp.sule.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9368">9368</th><td>  { <var>2628</var> <i>/* cmp.sule.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9369">9369</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9370">9370</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9371">9371</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9372">9372</th><td>  { <var>2639</var> <i>/* cmp.sult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9373">9373</th><td>  { <var>2650</var> <i>/* cmp.sult.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9374">9374</th><td>  { <var>2650</var> <i>/* cmp.sult.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9375">9375</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9376">9376</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9377">9377</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9378">9378</th><td>  { <var>2661</var> <i>/* cmp.sun.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9379">9379</th><td>  { <var>2671</var> <i>/* cmp.sun.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9380">9380</th><td>  { <var>2671</var> <i>/* cmp.sun.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9381">9381</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9382">9382</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9383">9383</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9384">9384</th><td>  { <var>2681</var> <i>/* cmp.ueq.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9385">9385</th><td>  { <var>2691</var> <i>/* cmp.ueq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9386">9386</th><td>  { <var>2691</var> <i>/* cmp.ueq.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9387">9387</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9388">9388</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9389">9389</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9390">9390</th><td>  { <var>2701</var> <i>/* cmp.ule.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9391">9391</th><td>  { <var>2711</var> <i>/* cmp.ule.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9392">9392</th><td>  { <var>2711</var> <i>/* cmp.ule.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9393">9393</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9394">9394</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9395">9395</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9396">9396</th><td>  { <var>2721</var> <i>/* cmp.ult.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9397">9397</th><td>  { <var>2731</var> <i>/* cmp.ult.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9398">9398</th><td>  { <var>2731</var> <i>/* cmp.ult.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9399">9399</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9400">9400</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9401">9401</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9402">9402</th><td>  { <var>2741</var> <i>/* cmp.un.d */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9403">9403</th><td>  { <var>2750</var> <i>/* cmp.un.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9404">9404</th><td>  { <var>2750</var> <i>/* cmp.un.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9405">9405</th><td>  { <var>2759</var> <i>/* cmpgdu.eq.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9406">9406</th><td>  { <var>2759</var> <i>/* cmpgdu.eq.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9407">9407</th><td>  { <var>2772</var> <i>/* cmpgdu.le.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9408">9408</th><td>  { <var>2772</var> <i>/* cmpgdu.le.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9409">9409</th><td>  { <var>2785</var> <i>/* cmpgdu.lt.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9410">9410</th><td>  { <var>2785</var> <i>/* cmpgdu.lt.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9411">9411</th><td>  { <var>2798</var> <i>/* cmpgu.eq.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9412">9412</th><td>  { <var>2798</var> <i>/* cmpgu.eq.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9413">9413</th><td>  { <var>2810</var> <i>/* cmpgu.le.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9414">9414</th><td>  { <var>2810</var> <i>/* cmpgu.le.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9415">9415</th><td>  { <var>2822</var> <i>/* cmpgu.lt.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9416">9416</th><td>  { <var>2822</var> <i>/* cmpgu.lt.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9417">9417</th><td>  { <var>2839</var> <i>/* cmpu.eq.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9418">9418</th><td>  { <var>2839</var> <i>/* cmpu.eq.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9419">9419</th><td>  { <var>2850</var> <i>/* cmpu.le.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9420">9420</th><td>  { <var>2850</var> <i>/* cmpu.le.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9421">9421</th><td>  { <var>2861</var> <i>/* cmpu.lt.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9422">9422</th><td>  { <var>2861</var> <i>/* cmpu.lt.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9423">9423</th><td>  { <var>2872</var> <i>/* copy_s.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9424">9424</th><td>  { <var>2872</var> <i>/* copy_s.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9425">9425</th><td>  { <var>2881</var> <i>/* copy_s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9426">9426</th><td>  { <var>2881</var> <i>/* copy_s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9427">9427</th><td>  { <var>2890</var> <i>/* copy_s.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9428">9428</th><td>  { <var>2890</var> <i>/* copy_s.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9429">9429</th><td>  { <var>2899</var> <i>/* copy_s.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9430">9430</th><td>  { <var>2899</var> <i>/* copy_s.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9431">9431</th><td>  { <var>2908</var> <i>/* copy_u.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9432">9432</th><td>  { <var>2908</var> <i>/* copy_u.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9433">9433</th><td>  { <var>2917</var> <i>/* copy_u.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9434">9434</th><td>  { <var>2917</var> <i>/* copy_u.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9435">9435</th><td>  { <var>2926</var> <i>/* copy_u.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9436">9436</th><td>  { <var>2926</var> <i>/* copy_u.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9437">9437</th><td>  { <var>2935</var> <i>/* crc32b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9438">9438</th><td>  { <var>2942</var> <i>/* crc32cb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9439">9439</th><td>  { <var>2950</var> <i>/* crc32cd */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9440">9440</th><td>  { <var>2958</var> <i>/* crc32ch */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9441">9441</th><td>  { <var>2966</var> <i>/* crc32cw */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9442">9442</th><td>  { <var>2974</var> <i>/* crc32d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9443">9443</th><td>  { <var>2981</var> <i>/* crc32h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9444">9444</th><td>  { <var>2988</var> <i>/* crc32w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasCRC_NotInMicroMips },</td></tr>
<tr><th id="9445">9445</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CCRAsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9446">9446</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9447">9447</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CCRAsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9448">9448</th><td>  { <var>2995</var> <i>/* ctc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9449">9449</th><td>  { <var>3000</var> <i>/* ctc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9450">9450</th><td>  { <var>3000</var> <i>/* ctc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9451">9451</th><td>  { <var>3005</var> <i>/* ctcmsa */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9452">9452</th><td>  { <var>3005</var> <i>/* ctcmsa */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSACtrlAsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9453">9453</th><td>  { <var>3012</var> <i>/* cttc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="9454">9454</th><td>  { <var>3012</var> <i>/* cttc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="9455">9455</th><td>  { <var>3018</var> <i>/* cvt.d.l */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9456">9456</th><td>  { <var>3018</var> <i>/* cvt.d.l */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9457">9457</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9458">9458</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9459">9459</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9460">9460</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9461">9461</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9462">9462</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9463">9463</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9464">9464</th><td>  { <var>3026</var> <i>/* cvt.d.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9465">9465</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9466">9466</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9467">9467</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9468">9468</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9469">9469</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9470">9470</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9471">9471</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9472">9472</th><td>  { <var>3034</var> <i>/* cvt.d.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9473">9473</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9474">9474</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9475">9475</th><td>  { <var>3042</var> <i>/* cvt.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9476">9476</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9477">9477</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9478">9478</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9479">9479</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9480">9480</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9481">9481</th><td>  { <var>3050</var> <i>/* cvt.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9482">9482</th><td>  { <var>3058</var> <i>/* cvt.ps.pw */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D },</td></tr>
<tr><th id="9483">9483</th><td>  { <var>3068</var> <i>/* cvt.ps.s */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9484">9484</th><td>  { <var>3068</var> <i>/* cvt.ps.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9485">9485</th><td>  { <var>3077</var> <i>/* cvt.pw.ps */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D },</td></tr>
<tr><th id="9486">9486</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9487">9487</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9488">9488</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9489">9489</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9490">9490</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9491">9491</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9492">9492</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9493">9493</th><td>  { <var>3087</var> <i>/* cvt.s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9494">9494</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9495">9495</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9496">9496</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9497">9497</th><td>  { <var>3095</var> <i>/* cvt.s.l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9498">9498</th><td>  { <var>3103</var> <i>/* cvt.s.pl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9499">9499</th><td>  { <var>3103</var> <i>/* cvt.s.pl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9500">9500</th><td>  { <var>3112</var> <i>/* cvt.s.pu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9501">9501</th><td>  { <var>3112</var> <i>/* cvt.s.pu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9502">9502</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9503">9503</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9504">9504</th><td>  { <var>3121</var> <i>/* cvt.s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9505">9505</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9506">9506</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9507">9507</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9508">9508</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9509">9509</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9510">9510</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9511">9511</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9512">9512</th><td>  { <var>3129</var> <i>/* cvt.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9513">9513</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9514">9514</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9515">9515</th><td>  { <var>3137</var> <i>/* cvt.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9516">9516</th><td>  { <var>3145</var> <i>/* dadd */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9517">9517</th><td>  { <var>3145</var> <i>/* dadd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9518">9518</th><td>  { <var>3145</var> <i>/* dadd */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9519">9519</th><td>  { <var>3145</var> <i>/* dadd */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9520">9520</th><td>  { <var>3150</var> <i>/* daddi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9521">9521</th><td>  { <var>3150</var> <i>/* daddi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9522">9522</th><td>  { <var>3156</var> <i>/* daddiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9523">9523</th><td>  { <var>3156</var> <i>/* daddiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9524">9524</th><td>  { <var>3163</var> <i>/* daddu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9525">9525</th><td>  { <var>3163</var> <i>/* daddu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9526">9526</th><td>  { <var>3163</var> <i>/* daddu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9527">9527</th><td>  { <var>3163</var> <i>/* daddu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9528">9528</th><td>  { <var>3169</var> <i>/* dahi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9529">9529</th><td>  { <var>3174</var> <i>/* dalign */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9530">9530</th><td>  { <var>3181</var> <i>/* dati */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9531">9531</th><td>  { <var>3186</var> <i>/* daui */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9532">9532</th><td>  { <var>3191</var> <i>/* dbitswap */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9533">9533</th><td>  { <var>3200</var> <i>/* dclo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9534">9534</th><td>  { <var>3200</var> <i>/* dclo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9535">9535</th><td>  { <var>3205</var> <i>/* dclz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9536">9536</th><td>  { <var>3205</var> <i>/* dclz */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9537">9537</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9538">9538</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9539">9539</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9540">9540</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9541">9541</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9542">9542</th><td>  { <var>3210</var> <i>/* ddiv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9543">9543</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9544">9544</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9545">9545</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9546">9546</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9547">9547</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9548">9548</th><td>  { <var>3215</var> <i>/* ddivu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9549">9549</th><td>  { <var>3227</var> <i>/* dext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9550">9550</th><td>  { <var>3227</var> <i>/* dext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9551">9551</th><td>  { <var>3227</var> <i>/* dext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9552">9552</th><td>  { <var>3232</var> <i>/* dextm */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9553">9553</th><td>  { <var>3238</var> <i>/* dextu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9554">9554</th><td>  { <var>3244</var> <i>/* di */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="9555">9555</th><td>  { <var>3244</var> <i>/* di */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9556">9556</th><td>  { <var>3244</var> <i>/* di */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9557">9557</th><td>  { <var>3247</var> <i>/* dins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9558">9558</th><td>  { <var>3247</var> <i>/* dins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9559">9559</th><td>  { <var>3247</var> <i>/* dins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9560">9560</th><td>  { <var>3252</var> <i>/* dinsm */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9561">9561</th><td>  { <var>3258</var> <i>/* dinsu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9562">9562</th><td>  { <var>3264</var> <i>/* div */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9563">9563</th><td>  { <var>3264</var> <i>/* div */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9564">9564</th><td>  { <var>3264</var> <i>/* div */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9565">9565</th><td>  { <var>3264</var> <i>/* div */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32NonZeroAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9566">9566</th><td>  { <var>3264</var> <i>/* div */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9567">9567</th><td>  { <var>3264</var> <i>/* div */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32ZeroAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9568">9568</th><td>  { <var>3264</var> <i>/* div */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9569">9569</th><td>  { <var>3264</var> <i>/* div */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="9570">9570</th><td>  { <var>3264</var> <i>/* div */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="9571">9571</th><td>  { <var>3264</var> <i>/* div */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9572">9572</th><td>  { <var>3264</var> <i>/* div */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9573">9573</th><td>  { <var>3264</var> <i>/* div */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9574">9574</th><td>  { <var>3264</var> <i>/* div */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32NonZeroAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9575">9575</th><td>  { <var>3268</var> <i>/* div.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9576">9576</th><td>  { <var>3268</var> <i>/* div.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9577">9577</th><td>  { <var>3268</var> <i>/* div.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9578">9578</th><td>  { <var>3268</var> <i>/* div.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9579">9579</th><td>  { <var>3274</var> <i>/* div.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9580">9580</th><td>  { <var>3274</var> <i>/* div.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9581">9581</th><td>  { <var>3274</var> <i>/* div.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9582">9582</th><td>  { <var>3280</var> <i>/* div_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9583">9583</th><td>  { <var>3288</var> <i>/* div_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9584">9584</th><td>  { <var>3296</var> <i>/* div_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9585">9585</th><td>  { <var>3304</var> <i>/* div_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9586">9586</th><td>  { <var>3312</var> <i>/* div_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9587">9587</th><td>  { <var>3320</var> <i>/* div_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9588">9588</th><td>  { <var>3328</var> <i>/* div_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9589">9589</th><td>  { <var>3336</var> <i>/* div_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9590">9590</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9591">9591</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9592">9592</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9593">9593</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32NonZeroAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9594">9594</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9595">9595</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32ZeroAsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9596">9596</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9597">9597</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="9598">9598</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9599">9599</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="9600">9600</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9601">9601</th><td>  { <var>3344</var> <i>/* divu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9602">9602</th><td>  { <var>3349</var> <i>/* dla */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_None },</td></tr>
<tr><th id="9603">9603</th><td>  { <var>3349</var> <i>/* dla */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_None },</td></tr>
<tr><th id="9604">9604</th><td>  { <var>3349</var> <i>/* dla */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="9605">9605</th><td>  { <var>3353</var> <i>/* dli */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_None },</td></tr>
<tr><th id="9606">9606</th><td>  { <var>3357</var> <i>/* dlsa */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9607">9607</th><td>  { <var>3357</var> <i>/* dlsa */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9608">9608</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="9609">9609</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="9610">9610</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9611">9611</th><td>  { <var>3362</var> <i>/* dmfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9612">9612</th><td>  { <var>3368</var> <i>/* dmfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9613">9613</th><td>  { <var>3368</var> <i>/* dmfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9614">9614</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_None },</td></tr>
<tr><th id="9615">9615</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_None },</td></tr>
<tr><th id="9616">9616</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9617">9617</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9618">9618</th><td>  { <var>3374</var> <i>/* dmfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9619">9619</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="9620">9620</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="9621">9621</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt },</td></tr>
<tr><th id="9622">9622</th><td>  { <var>3380</var> <i>/* dmfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt },</td></tr>
<tr><th id="9623">9623</th><td>  { <var>3387</var> <i>/* dmod */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9624">9624</th><td>  { <var>3392</var> <i>/* dmodu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9625">9625</th><td>  { <var>3398</var> <i>/* dmt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="9626">9626</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="9627">9627</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="9628">9628</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9629">9629</th><td>  { <var>3402</var> <i>/* dmtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9630">9630</th><td>  { <var>3408</var> <i>/* dmtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9631">9631</th><td>  { <var>3408</var> <i>/* dmtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9632">9632</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_None },</td></tr>
<tr><th id="9633">9633</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_None },</td></tr>
<tr><th id="9634">9634</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9635">9635</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9636">9636</th><td>  { <var>3414</var> <i>/* dmtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3 },</td></tr>
<tr><th id="9637">9637</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="9638">9638</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="9639">9639</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt },</td></tr>
<tr><th id="9640">9640</th><td>  { <var>3420</var> <i>/* dmtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r5_HasVirt },</td></tr>
<tr><th id="9641">9641</th><td>  { <var>3427</var> <i>/* dmuh */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9642">9642</th><td>  { <var>3432</var> <i>/* dmuhu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9643">9643</th><td>  { <var>3438</var> <i>/* dmul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9644">9644</th><td>  { <var>3438</var> <i>/* dmul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips3_NotMips64r6_NotCnMips },</td></tr>
<tr><th id="9645">9645</th><td>  { <var>3438</var> <i>/* dmul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9646">9646</th><td>  { <var>3438</var> <i>/* dmul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9647">9647</th><td>  { <var>3438</var> <i>/* dmul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9648">9648</th><td>  { <var>3443</var> <i>/* dmulo */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9649">9649</th><td>  { <var>3449</var> <i>/* dmulou */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9650">9650</th><td>  { <var>3456</var> <i>/* dmult */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9651">9651</th><td>  { <var>3462</var> <i>/* dmultu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9652">9652</th><td>  { <var>3469</var> <i>/* dmulu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9653">9653</th><td>  { <var>3475</var> <i>/* dneg */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9654">9654</th><td>  { <var>3475</var> <i>/* dneg */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9655">9655</th><td>  { <var>3480</var> <i>/* dnegu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9656">9656</th><td>  { <var>3480</var> <i>/* dnegu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9657">9657</th><td>  { <var>3486</var> <i>/* dotp_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9658">9658</th><td>  { <var>3495</var> <i>/* dotp_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9659">9659</th><td>  { <var>3504</var> <i>/* dotp_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9660">9660</th><td>  { <var>3513</var> <i>/* dotp_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9661">9661</th><td>  { <var>3522</var> <i>/* dotp_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9662">9662</th><td>  { <var>3531</var> <i>/* dotp_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9663">9663</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9664">9664</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9665">9665</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9666">9666</th><td>  { <var>3540</var> <i>/* dpa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9667">9667</th><td>  { <var>3549</var> <i>/* dpadd_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9668">9668</th><td>  { <var>3559</var> <i>/* dpadd_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9669">9669</th><td>  { <var>3569</var> <i>/* dpadd_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9670">9670</th><td>  { <var>3579</var> <i>/* dpadd_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9671">9671</th><td>  { <var>3589</var> <i>/* dpadd_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9672">9672</th><td>  { <var>3599</var> <i>/* dpadd_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9673">9673</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9674">9674</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9675">9675</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9676">9676</th><td>  { <var>3609</var> <i>/* dpaq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9677">9677</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9678">9678</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9679">9679</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9680">9680</th><td>  { <var>3621</var> <i>/* dpaq_sa.l.w */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9681">9681</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9682">9682</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9683">9683</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9684">9684</th><td>  { <var>3633</var> <i>/* dpaqx_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9685">9685</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9686">9686</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9687">9687</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9688">9688</th><td>  { <var>3646</var> <i>/* dpaqx_sa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9689">9689</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9690">9690</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9691">9691</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9692">9692</th><td>  { <var>3660</var> <i>/* dpau.h.qbl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9693">9693</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9694">9694</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9695">9695</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9696">9696</th><td>  { <var>3671</var> <i>/* dpau.h.qbr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9697">9697</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9698">9698</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9699">9699</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9700">9700</th><td>  { <var>3682</var> <i>/* dpax.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9701">9701</th><td>  { <var>3692</var> <i>/* dpop */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9702">9702</th><td>  { <var>3692</var> <i>/* dpop */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="9703">9703</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9704">9704</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9705">9705</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9706">9706</th><td>  { <var>3697</var> <i>/* dps.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9707">9707</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9708">9708</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9709">9709</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9710">9710</th><td>  { <var>3706</var> <i>/* dpsq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9711">9711</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9712">9712</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9713">9713</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9714">9714</th><td>  { <var>3718</var> <i>/* dpsq_sa.l.w */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9715">9715</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9716">9716</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9717">9717</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9718">9718</th><td>  { <var>3730</var> <i>/* dpsqx_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9719">9719</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9720">9720</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9721">9721</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9722">9722</th><td>  { <var>3743</var> <i>/* dpsqx_sa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9723">9723</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9724">9724</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9725">9725</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9726">9726</th><td>  { <var>3757</var> <i>/* dpsu.h.qbl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9727">9727</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9728">9728</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9729">9729</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9730">9730</th><td>  { <var>3768</var> <i>/* dpsu.h.qbr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9731">9731</th><td>  { <var>3779</var> <i>/* dpsub_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9732">9732</th><td>  { <var>3789</var> <i>/* dpsub_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9733">9733</th><td>  { <var>3799</var> <i>/* dpsub_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9734">9734</th><td>  { <var>3809</var> <i>/* dpsub_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9735">9735</th><td>  { <var>3819</var> <i>/* dpsub_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9736">9736</th><td>  { <var>3829</var> <i>/* dpsub_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9737">9737</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9738">9738</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="9739">9739</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9740">9740</th><td>  { <var>3839</var> <i>/* dpsx.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="9741">9741</th><td>  { <var>3849</var> <i>/* drem */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9742">9742</th><td>  { <var>3849</var> <i>/* drem */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9743">9743</th><td>  { <var>3849</var> <i>/* drem */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9744">9744</th><td>  { <var>3849</var> <i>/* drem */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9745">9745</th><td>  { <var>3854</var> <i>/* dremu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9746">9746</th><td>  { <var>3854</var> <i>/* dremu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9747">9747</th><td>  { <var>3854</var> <i>/* dremu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9748">9748</th><td>  { <var>3854</var> <i>/* dremu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="9749">9749</th><td>  { <var>3860</var> <i>/* drol */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9750">9750</th><td>  { <var>3860</var> <i>/* drol */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9751">9751</th><td>  { <var>3860</var> <i>/* drol */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9752">9752</th><td>  { <var>3860</var> <i>/* drol */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9753">9753</th><td>  { <var>3865</var> <i>/* dror */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9754">9754</th><td>  { <var>3865</var> <i>/* dror */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9755">9755</th><td>  { <var>3865</var> <i>/* dror */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9756">9756</th><td>  { <var>3865</var> <i>/* dror */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64 },</td></tr>
<tr><th id="9757">9757</th><td>  { <var>3870</var> <i>/* drotr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9758">9758</th><td>  { <var>3870</var> <i>/* drotr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9759">9759</th><td>  { <var>3876</var> <i>/* drotr32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9760">9760</th><td>  { <var>3876</var> <i>/* drotr32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9761">9761</th><td>  { <var>3884</var> <i>/* drotrv */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9762">9762</th><td>  { <var>3884</var> <i>/* drotrv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9763">9763</th><td>  { <var>3891</var> <i>/* dsbh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9764">9764</th><td>  { <var>3896</var> <i>/* dshd */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="9765">9765</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9766">9766</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9767">9767</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9768">9768</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9769">9769</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9770">9770</th><td>  { <var>3901</var> <i>/* dsll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9771">9771</th><td>  { <var>3906</var> <i>/* dsll32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9772">9772</th><td>  { <var>3906</var> <i>/* dsll32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9773">9773</th><td>  { <var>3913</var> <i>/* dsllv */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9774">9774</th><td>  { <var>3913</var> <i>/* dsllv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9775">9775</th><td>  { <var>3919</var> <i>/* dsra */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9776">9776</th><td>  { <var>3919</var> <i>/* dsra */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3 },</td></tr>
<tr><th id="9777">9777</th><td>  { <var>3919</var> <i>/* dsra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3 },</td></tr>
<tr><th id="9778">9778</th><td>  { <var>3919</var> <i>/* dsra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9779">9779</th><td>  { <var>3924</var> <i>/* dsra32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9780">9780</th><td>  { <var>3924</var> <i>/* dsra32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9781">9781</th><td>  { <var>3931</var> <i>/* dsrav */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9782">9782</th><td>  { <var>3931</var> <i>/* dsrav */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9783">9783</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9784">9784</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9785">9785</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9786">9786</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9787">9787</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9788">9788</th><td>  { <var>3937</var> <i>/* dsrl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9789">9789</th><td>  { <var>3942</var> <i>/* dsrl32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9790">9790</th><td>  { <var>3942</var> <i>/* dsrl32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9791">9791</th><td>  { <var>3949</var> <i>/* dsrlv */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9792">9792</th><td>  { <var>3949</var> <i>/* dsrlv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9793">9793</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9794">9794</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9795">9795</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9796">9796</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9797">9797</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9798">9798</th><td>  { <var>3955</var> <i>/* dsub */</i>, <var>4</var> <i>/* 2 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9799">9799</th><td>  { <var>3960</var> <i>/* dsubi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9800">9800</th><td>  { <var>3960</var> <i>/* dsubi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9801">9801</th><td>  { <var>3960</var> <i>/* dsubi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9802">9802</th><td>  { <var>3960</var> <i>/* dsubi */</i>, <var>4</var> <i>/* 2 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="9803">9803</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9804">9804</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9805">9805</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9806">9806</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9807">9807</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9808">9808</th><td>  { <var>3966</var> <i>/* dsubu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_InvNum, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="9809">9809</th><td>  { <var>3972</var> <i>/* dvp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9810">9810</th><td>  { <var>3972</var> <i>/* dvp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9811">9811</th><td>  { <var>3976</var> <i>/* dvpe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="9812">9812</th><td>  { <var>3985</var> <i>/* ei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="9813">9813</th><td>  { <var>3985</var> <i>/* ei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9814">9814</th><td>  { <var>3985</var> <i>/* ei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="9815">9815</th><td>  { <var>3988</var> <i>/* emt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="9816">9816</th><td>  { <var>4004</var> <i>/* evp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="9817">9817</th><td>  { <var>4004</var> <i>/* evp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9818">9818</th><td>  { <var>4008</var> <i>/* evpe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="9819">9819</th><td>  { <var>4013</var> <i>/* ext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="9820">9820</th><td>  { <var>4013</var> <i>/* ext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="9821">9821</th><td>  { <var>4013</var> <i>/* ext */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="9822">9822</th><td>  { <var>4017</var> <i>/* extp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9823">9823</th><td>  { <var>4017</var> <i>/* extp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9824">9824</th><td>  { <var>4017</var> <i>/* extp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9825">9825</th><td>  { <var>4017</var> <i>/* extp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9826">9826</th><td>  { <var>4022</var> <i>/* extpdp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9827">9827</th><td>  { <var>4022</var> <i>/* extpdp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9828">9828</th><td>  { <var>4022</var> <i>/* extpdp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9829">9829</th><td>  { <var>4022</var> <i>/* extpdp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9830">9830</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9831">9831</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9832">9832</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9833">9833</th><td>  { <var>4029</var> <i>/* extpdpv */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9834">9834</th><td>  { <var>4037</var> <i>/* extpv */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9835">9835</th><td>  { <var>4037</var> <i>/* extpv */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9836">9836</th><td>  { <var>4037</var> <i>/* extpv */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9837">9837</th><td>  { <var>4037</var> <i>/* extpv */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9838">9838</th><td>  { <var>4043</var> <i>/* extr.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9839">9839</th><td>  { <var>4043</var> <i>/* extr.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9840">9840</th><td>  { <var>4043</var> <i>/* extr.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9841">9841</th><td>  { <var>4043</var> <i>/* extr.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9842">9842</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9843">9843</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9844">9844</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9845">9845</th><td>  { <var>4050</var> <i>/* extr_r.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9846">9846</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9847">9847</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9848">9848</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9849">9849</th><td>  { <var>4059</var> <i>/* extr_rs.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9850">9850</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9851">9851</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9852">9852</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9853">9853</th><td>  { <var>4069</var> <i>/* extr_s.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9854">9854</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9855">9855</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9856">9856</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9857">9857</th><td>  { <var>4078</var> <i>/* extrv.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9858">9858</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9859">9859</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9860">9860</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9861">9861</th><td>  { <var>4086</var> <i>/* extrv_r.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9862">9862</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9863">9863</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9864">9864</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9865">9865</th><td>  { <var>4096</var> <i>/* extrv_rs.w */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9866">9866</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9867">9867</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="9868">9868</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9869">9869</th><td>  { <var>4107</var> <i>/* extrv_s.h */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="9870">9870</th><td>  { <var>4117</var> <i>/* exts */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9871">9871</th><td>  { <var>4117</var> <i>/* exts */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips },</td></tr>
<tr><th id="9872">9872</th><td>  { <var>4117</var> <i>/* exts */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9873">9873</th><td>  { <var>4117</var> <i>/* exts */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips },</td></tr>
<tr><th id="9874">9874</th><td>  { <var>4122</var> <i>/* exts32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9875">9875</th><td>  { <var>4122</var> <i>/* exts32 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasMips64_HasCnMips_NotInMicroMips },</td></tr>
<tr><th id="9876">9876</th><td>  { <var>4129</var> <i>/* fadd.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9877">9877</th><td>  { <var>4136</var> <i>/* fadd.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9878">9878</th><td>  { <var>4143</var> <i>/* fcaf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9879">9879</th><td>  { <var>4150</var> <i>/* fcaf.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9880">9880</th><td>  { <var>4157</var> <i>/* fceq.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9881">9881</th><td>  { <var>4164</var> <i>/* fceq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9882">9882</th><td>  { <var>4171</var> <i>/* fclass.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9883">9883</th><td>  { <var>4180</var> <i>/* fclass.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9884">9884</th><td>  { <var>4189</var> <i>/* fcle.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9885">9885</th><td>  { <var>4196</var> <i>/* fcle.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9886">9886</th><td>  { <var>4203</var> <i>/* fclt.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9887">9887</th><td>  { <var>4210</var> <i>/* fclt.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9888">9888</th><td>  { <var>4217</var> <i>/* fcne.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9889">9889</th><td>  { <var>4224</var> <i>/* fcne.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9890">9890</th><td>  { <var>4231</var> <i>/* fcor.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9891">9891</th><td>  { <var>4238</var> <i>/* fcor.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9892">9892</th><td>  { <var>4245</var> <i>/* fcueq.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9893">9893</th><td>  { <var>4253</var> <i>/* fcueq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9894">9894</th><td>  { <var>4261</var> <i>/* fcule.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9895">9895</th><td>  { <var>4269</var> <i>/* fcule.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9896">9896</th><td>  { <var>4277</var> <i>/* fcult.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9897">9897</th><td>  { <var>4285</var> <i>/* fcult.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9898">9898</th><td>  { <var>4293</var> <i>/* fcun.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9899">9899</th><td>  { <var>4300</var> <i>/* fcun.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9900">9900</th><td>  { <var>4307</var> <i>/* fcune.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9901">9901</th><td>  { <var>4315</var> <i>/* fcune.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9902">9902</th><td>  { <var>4323</var> <i>/* fdiv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9903">9903</th><td>  { <var>4330</var> <i>/* fdiv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9904">9904</th><td>  { <var>4337</var> <i>/* fexdo.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9905">9905</th><td>  { <var>4345</var> <i>/* fexdo.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9906">9906</th><td>  { <var>4353</var> <i>/* fexp2.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9907">9907</th><td>  { <var>4361</var> <i>/* fexp2.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9908">9908</th><td>  { <var>4369</var> <i>/* fexupl.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9909">9909</th><td>  { <var>4378</var> <i>/* fexupl.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9910">9910</th><td>  { <var>4387</var> <i>/* fexupr.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9911">9911</th><td>  { <var>4396</var> <i>/* fexupr.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9912">9912</th><td>  { <var>4405</var> <i>/* ffint_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9913">9913</th><td>  { <var>4415</var> <i>/* ffint_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9914">9914</th><td>  { <var>4425</var> <i>/* ffint_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9915">9915</th><td>  { <var>4435</var> <i>/* ffint_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9916">9916</th><td>  { <var>4445</var> <i>/* ffql.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9917">9917</th><td>  { <var>4452</var> <i>/* ffql.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9918">9918</th><td>  { <var>4459</var> <i>/* ffqr.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9919">9919</th><td>  { <var>4466</var> <i>/* ffqr.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9920">9920</th><td>  { <var>4473</var> <i>/* fill.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9921">9921</th><td>  { <var>4473</var> <i>/* fill.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9922">9922</th><td>  { <var>4480</var> <i>/* fill.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9923">9923</th><td>  { <var>4480</var> <i>/* fill.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="9924">9924</th><td>  { <var>4487</var> <i>/* fill.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9925">9925</th><td>  { <var>4487</var> <i>/* fill.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9926">9926</th><td>  { <var>4494</var> <i>/* fill.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9927">9927</th><td>  { <var>4494</var> <i>/* fill.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9928">9928</th><td>  { <var>4501</var> <i>/* flog2.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9929">9929</th><td>  { <var>4509</var> <i>/* flog2.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9930">9930</th><td>  { <var>4517</var> <i>/* floor.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9931">9931</th><td>  { <var>4517</var> <i>/* floor.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9932">9932</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9933">9933</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9934">9934</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9935">9935</th><td>  { <var>4527</var> <i>/* floor.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9936">9936</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9937">9937</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9938">9938</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9939">9939</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9940">9940</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9941">9941</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="9942">9942</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9943">9943</th><td>  { <var>4537</var> <i>/* floor.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9944">9944</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="9945">9945</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="9946">9946</th><td>  { <var>4547</var> <i>/* floor.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="9947">9947</th><td>  { <var>4557</var> <i>/* fmadd.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9948">9948</th><td>  { <var>4565</var> <i>/* fmadd.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9949">9949</th><td>  { <var>4573</var> <i>/* fmax.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9950">9950</th><td>  { <var>4580</var> <i>/* fmax.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9951">9951</th><td>  { <var>4587</var> <i>/* fmax_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9952">9952</th><td>  { <var>4596</var> <i>/* fmax_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9953">9953</th><td>  { <var>4605</var> <i>/* fmin.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9954">9954</th><td>  { <var>4612</var> <i>/* fmin.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9955">9955</th><td>  { <var>4619</var> <i>/* fmin_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9956">9956</th><td>  { <var>4628</var> <i>/* fmin_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9957">9957</th><td>  { <var>4637</var> <i>/* fmsub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9958">9958</th><td>  { <var>4645</var> <i>/* fmsub.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9959">9959</th><td>  { <var>4653</var> <i>/* fmul.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9960">9960</th><td>  { <var>4660</var> <i>/* fmul.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9961">9961</th><td>  { <var>4667</var> <i>/* fork */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="9962">9962</th><td>  { <var>4672</var> <i>/* frcp.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9963">9963</th><td>  { <var>4679</var> <i>/* frcp.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9964">9964</th><td>  { <var>4686</var> <i>/* frint.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9965">9965</th><td>  { <var>4694</var> <i>/* frint.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9966">9966</th><td>  { <var>4702</var> <i>/* frsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9967">9967</th><td>  { <var>4711</var> <i>/* frsqrt.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9968">9968</th><td>  { <var>4720</var> <i>/* fsaf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9969">9969</th><td>  { <var>4727</var> <i>/* fsaf.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9970">9970</th><td>  { <var>4734</var> <i>/* fseq.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9971">9971</th><td>  { <var>4741</var> <i>/* fseq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9972">9972</th><td>  { <var>4748</var> <i>/* fsle.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9973">9973</th><td>  { <var>4755</var> <i>/* fsle.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9974">9974</th><td>  { <var>4762</var> <i>/* fslt.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9975">9975</th><td>  { <var>4769</var> <i>/* fslt.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9976">9976</th><td>  { <var>4776</var> <i>/* fsne.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9977">9977</th><td>  { <var>4783</var> <i>/* fsne.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9978">9978</th><td>  { <var>4790</var> <i>/* fsor.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9979">9979</th><td>  { <var>4797</var> <i>/* fsor.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9980">9980</th><td>  { <var>4804</var> <i>/* fsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9981">9981</th><td>  { <var>4812</var> <i>/* fsqrt.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9982">9982</th><td>  { <var>4820</var> <i>/* fsub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9983">9983</th><td>  { <var>4827</var> <i>/* fsub.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9984">9984</th><td>  { <var>4834</var> <i>/* fsueq.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9985">9985</th><td>  { <var>4842</var> <i>/* fsueq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9986">9986</th><td>  { <var>4850</var> <i>/* fsule.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9987">9987</th><td>  { <var>4858</var> <i>/* fsule.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9988">9988</th><td>  { <var>4866</var> <i>/* fsult.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9989">9989</th><td>  { <var>4874</var> <i>/* fsult.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9990">9990</th><td>  { <var>4882</var> <i>/* fsun.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9991">9991</th><td>  { <var>4889</var> <i>/* fsun.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9992">9992</th><td>  { <var>4896</var> <i>/* fsune.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9993">9993</th><td>  { <var>4904</var> <i>/* fsune.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9994">9994</th><td>  { <var>4912</var> <i>/* ftint_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9995">9995</th><td>  { <var>4922</var> <i>/* ftint_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9996">9996</th><td>  { <var>4932</var> <i>/* ftint_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9997">9997</th><td>  { <var>4942</var> <i>/* ftint_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9998">9998</th><td>  { <var>4952</var> <i>/* ftq.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="9999">9999</th><td>  { <var>4958</var> <i>/* ftq.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10000">10000</th><td>  { <var>4964</var> <i>/* ftrunc_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10001">10001</th><td>  { <var>4975</var> <i>/* ftrunc_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10002">10002</th><td>  { <var>4986</var> <i>/* ftrunc_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10003">10003</th><td>  { <var>4997</var> <i>/* ftrunc_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10004">10004</th><td>  { <var>5008</var> <i>/* ginvi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips },</td></tr>
<tr><th id="10005">10005</th><td>  { <var>5008</var> <i>/* ginvi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6_HasGINV },</td></tr>
<tr><th id="10006">10006</th><td>  { <var>5014</var> <i>/* ginvt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_HasGINV_NotInMicroMips },</td></tr>
<tr><th id="10007">10007</th><td>  { <var>5014</var> <i>/* ginvt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6_HasGINV },</td></tr>
<tr><th id="10008">10008</th><td>  { <var>5020</var> <i>/* hadd_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10009">10009</th><td>  { <var>5029</var> <i>/* hadd_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10010">10010</th><td>  { <var>5038</var> <i>/* hadd_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10011">10011</th><td>  { <var>5047</var> <i>/* hadd_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10012">10012</th><td>  { <var>5056</var> <i>/* hadd_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10013">10013</th><td>  { <var>5065</var> <i>/* hadd_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10014">10014</th><td>  { <var>5074</var> <i>/* hsub_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10015">10015</th><td>  { <var>5083</var> <i>/* hsub_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10016">10016</th><td>  { <var>5092</var> <i>/* hsub_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10017">10017</th><td>  { <var>5101</var> <i>/* hsub_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10018">10018</th><td>  { <var>5110</var> <i>/* hsub_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10019">10019</th><td>  { <var>5119</var> <i>/* hsub_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10020">10020</th><td>  { <var>5136</var> <i>/* ilvev.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10021">10021</th><td>  { <var>5144</var> <i>/* ilvev.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10022">10022</th><td>  { <var>5152</var> <i>/* ilvev.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10023">10023</th><td>  { <var>5160</var> <i>/* ilvev.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10024">10024</th><td>  { <var>5168</var> <i>/* ilvl.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10025">10025</th><td>  { <var>5175</var> <i>/* ilvl.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10026">10026</th><td>  { <var>5182</var> <i>/* ilvl.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10027">10027</th><td>  { <var>5189</var> <i>/* ilvl.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10028">10028</th><td>  { <var>5196</var> <i>/* ilvod.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10029">10029</th><td>  { <var>5204</var> <i>/* ilvod.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10030">10030</th><td>  { <var>5212</var> <i>/* ilvod.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10031">10031</th><td>  { <var>5220</var> <i>/* ilvod.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10032">10032</th><td>  { <var>5228</var> <i>/* ilvr.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10033">10033</th><td>  { <var>5235</var> <i>/* ilvr.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10034">10034</th><td>  { <var>5242</var> <i>/* ilvr.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10035">10035</th><td>  { <var>5249</var> <i>/* ilvr.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10036">10036</th><td>  { <var>5256</var> <i>/* ins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="10037">10037</th><td>  { <var>5256</var> <i>/* ins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10038">10038</th><td>  { <var>5256</var> <i>/* ins */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10039">10039</th><td>  { <var>5260</var> <i>/* insert.b */</i>, <var>16</var> <i>/* 4 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10040">10040</th><td>  { <var>5260</var> <i>/* insert.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10041">10041</th><td>  { <var>5269</var> <i>/* insert.d */</i>, <var>16</var> <i>/* 4 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="10042">10042</th><td>  { <var>5269</var> <i>/* insert.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA_HasMips64 },</td></tr>
<tr><th id="10043">10043</th><td>  { <var>5278</var> <i>/* insert.h */</i>, <var>16</var> <i>/* 4 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10044">10044</th><td>  { <var>5278</var> <i>/* insert.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10045">10045</th><td>  { <var>5287</var> <i>/* insert.w */</i>, <var>16</var> <i>/* 4 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10046">10046</th><td>  { <var>5287</var> <i>/* insert.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10047">10047</th><td>  { <var>5296</var> <i>/* insv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10048">10048</th><td>  { <var>5296</var> <i>/* insv */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10049">10049</th><td>  { <var>5301</var> <i>/* insve.b */</i>, <var>17</var> <i>/* 0, 4 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10050">10050</th><td>  { <var>5309</var> <i>/* insve.d */</i>, <var>17</var> <i>/* 0, 4 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10051">10051</th><td>  { <var>5317</var> <i>/* insve.h */</i>, <var>17</var> <i>/* 0, 4 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10052">10052</th><td>  { <var>5325</var> <i>/* insve.w */</i>, <var>17</var> <i>/* 0, 4 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10053">10053</th><td>  { <var>5333</var> <i>/* j */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10054">10054</th><td>  { <var>5333</var> <i>/* j */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10055">10055</th><td>  { <var>5333</var> <i>/* j */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10056">10056</th><td>  { <var>5335</var> <i>/* jal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10057">10057</th><td>  { <var>5335</var> <i>/* jal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10058">10058</th><td>  { <var>5335</var> <i>/* jal */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10059">10059</th><td>  { <var>5335</var> <i>/* jal */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10060">10060</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10061">10061</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10062">10062</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="10063">10063</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips_NoIndirectJumpGuards },</td></tr>
<tr><th id="10064">10064</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10065">10065</th><td>  { <var>5339</var> <i>/* jalr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_NotInMips16Mode_IsPTR64bit },</td></tr>
<tr><th id="10066">10066</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotInMicroMips },</td></tr>
<tr><th id="10067">10067</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64_NotInMicroMips },</td></tr>
<tr><th id="10068">10068</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32 },</td></tr>
<tr><th id="10069">10069</th><td>  { <var>5344</var> <i>/* jalr.hb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r2_NotInMicroMips },</td></tr>
<tr><th id="10070">10070</th><td>  { <var>5352</var> <i>/* jalrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10071">10071</th><td>  { <var>5352</var> <i>/* jalrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10072">10072</th><td>  { <var>5352</var> <i>/* jalrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10073">10073</th><td>  { <var>5352</var> <i>/* jalrc */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10074">10074</th><td>  { <var>5358</var> <i>/* jalrc.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10075">10075</th><td>  { <var>5358</var> <i>/* jalrc.hb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10076">10076</th><td>  { <var>5367</var> <i>/* jalrs */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10077">10077</th><td>  { <var>5373</var> <i>/* jalrs16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10078">10078</th><td>  { <var>5386</var> <i>/* jalx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10079">10079</th><td>  { <var>5386</var> <i>/* jalx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10080">10080</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10081">10081</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10082">10082</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10083">10083</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10084">10084</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="10085">10085</th><td>  { <var>5391</var> <i>/* jialc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="10086">10086</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10087">10087</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10088">10088</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10089">10089</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10090">10090</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="10091">10091</th><td>  { <var>5397</var> <i>/* jic */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_IsGP64bit_HasMips64r6 },</td></tr>
<tr><th id="10092">10092</th><td>  { <var>5401</var> <i>/* jr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10093">10093</th><td>  { <var>5401</var> <i>/* jr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10094">10094</th><td>  { <var>5401</var> <i>/* jr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10095">10095</th><td>  { <var>5401</var> <i>/* jr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_NotInMips16Mode_IsPTR64bit_NotInMicroMips },</td></tr>
<tr><th id="10096">10096</th><td>  { <var>5401</var> <i>/* jr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10097">10097</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10098">10098</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10099">10099</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10100">10100</th><td>  { <var>5404</var> <i>/* jr.hb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10101">10101</th><td>  { <var>5410</var> <i>/* jr16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10102">10102</th><td>  { <var>5425</var> <i>/* jrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6 },</td></tr>
<tr><th id="10103">10103</th><td>  { <var>5425</var> <i>/* jrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10104">10104</th><td>  { <var>5425</var> <i>/* jrc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10105">10105</th><td>  { <var>5429</var> <i>/* jrc16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10106">10106</th><td>  { <var>5446</var> <i>/* l.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10107">10107</th><td>  { <var>5446</var> <i>/* l.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10108">10108</th><td>  { <var>5446</var> <i>/* l.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10109">10109</th><td>  { <var>5446</var> <i>/* l.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10110">10110</th><td>  { <var>5450</var> <i>/* l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10111">10111</th><td>  { <var>5450</var> <i>/* l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="10112">10112</th><td>  { <var>5454</var> <i>/* la */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10113">10113</th><td>  { <var>5454</var> <i>/* la */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10114">10114</th><td>  { <var>5454</var> <i>/* la */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="10115">10115</th><td>  { <var>5457</var> <i>/* lapc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10116">10116</th><td>  { <var>5457</var> <i>/* lapc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10117">10117</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10118">10118</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10119">10119</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10120">10120</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10121">10121</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10122">10122</th><td>  { <var>5462</var> <i>/* lb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips },</td></tr>
<tr><th id="10123">10123</th><td>  { <var>5465</var> <i>/* lbe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10124">10124</th><td>  { <var>5465</var> <i>/* lbe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10125">10125</th><td>  { <var>5465</var> <i>/* lbe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10126">10126</th><td>  { <var>5465</var> <i>/* lbe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10127">10127</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10128">10128</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10129">10129</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10130">10130</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10131">10131</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10132">10132</th><td>  { <var>5469</var> <i>/* lbu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips },</td></tr>
<tr><th id="10133">10133</th><td>  { <var>5473</var> <i>/* lbu16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10134">10134</th><td>  { <var>5473</var> <i>/* lbu16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10135">10135</th><td>  { <var>5479</var> <i>/* lbue */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10136">10136</th><td>  { <var>5479</var> <i>/* lbue */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10137">10137</th><td>  { <var>5479</var> <i>/* lbue */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10138">10138</th><td>  { <var>5479</var> <i>/* lbue */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10139">10139</th><td>  { <var>5484</var> <i>/* lbux */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10140">10140</th><td>  { <var>5484</var> <i>/* lbux */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10141">10141</th><td>  { <var>5489</var> <i>/* ld */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips3 },</td></tr>
<tr><th id="10142">10142</th><td>  { <var>5489</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotMips3 },</td></tr>
<tr><th id="10143">10143</th><td>  { <var>5489</var> <i>/* ld */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10144">10144</th><td>  { <var>5489</var> <i>/* ld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10145">10145</th><td>  { <var>5492</var> <i>/* ld.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10146">10146</th><td>  { <var>5492</var> <i>/* ld.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_0, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10147">10147</th><td>  { <var>5497</var> <i>/* ld.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10148">10148</th><td>  { <var>5497</var> <i>/* ld.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_3, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10149">10149</th><td>  { <var>5502</var> <i>/* ld.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10150">10150</th><td>  { <var>5502</var> <i>/* ld.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_1, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10151">10151</th><td>  { <var>5507</var> <i>/* ld.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10152">10152</th><td>  { <var>5507</var> <i>/* ld.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_2, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10153">10153</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10154">10154</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10155">10155</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10156">10156</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10157">10157</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10158">10158</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10159">10159</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10160">10160</th><td>  { <var>5512</var> <i>/* ldc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10161">10161</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10162">10162</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10163">10163</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10164">10164</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10165">10165</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10166">10166</th><td>  { <var>5517</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10167">10167</th><td>  { <var>5522</var> <i>/* ldc3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP3AsmReg, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="10168">10168</th><td>  { <var>5522</var> <i>/* ldc3 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="10169">10169</th><td>  { <var>5527</var> <i>/* ldi.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10170">10170</th><td>  { <var>5533</var> <i>/* ldi.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10171">10171</th><td>  { <var>5539</var> <i>/* ldi.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10172">10172</th><td>  { <var>5545</var> <i>/* ldi.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10173">10173</th><td>  { <var>5551</var> <i>/* ldl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10174">10174</th><td>  { <var>5551</var> <i>/* ldl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10175">10175</th><td>  { <var>5555</var> <i>/* ldpc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10176">10176</th><td>  { <var>5555</var> <i>/* ldpc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_JumpTarget, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10177">10177</th><td>  { <var>5560</var> <i>/* ldr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10178">10178</th><td>  { <var>5560</var> <i>/* ldr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10179">10179</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10180">10180</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10181">10181</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="10182">10182</th><td>  { <var>5564</var> <i>/* ldxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="10183">10183</th><td>  { <var>5570</var> <i>/* lh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10184">10184</th><td>  { <var>5570</var> <i>/* lh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10185">10185</th><td>  { <var>5570</var> <i>/* lh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10186">10186</th><td>  { <var>5570</var> <i>/* lh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_InMicroMips },</td></tr>
<tr><th id="10187">10187</th><td>  { <var>5573</var> <i>/* lhe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10188">10188</th><td>  { <var>5573</var> <i>/* lhe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10189">10189</th><td>  { <var>5573</var> <i>/* lhe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10190">10190</th><td>  { <var>5573</var> <i>/* lhe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10191">10191</th><td>  { <var>5577</var> <i>/* lhu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10192">10192</th><td>  { <var>5577</var> <i>/* lhu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10193">10193</th><td>  { <var>5577</var> <i>/* lhu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10194">10194</th><td>  { <var>5577</var> <i>/* lhu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_InMicroMips },</td></tr>
<tr><th id="10195">10195</th><td>  { <var>5581</var> <i>/* lhu16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10196">10196</th><td>  { <var>5581</var> <i>/* lhu16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10197">10197</th><td>  { <var>5587</var> <i>/* lhue */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10198">10198</th><td>  { <var>5587</var> <i>/* lhue */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10199">10199</th><td>  { <var>5587</var> <i>/* lhue */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10200">10200</th><td>  { <var>5587</var> <i>/* lhue */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10201">10201</th><td>  { <var>5592</var> <i>/* lhx */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10202">10202</th><td>  { <var>5592</var> <i>/* lhx */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10203">10203</th><td>  { <var>5596</var> <i>/* li */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10204">10204</th><td>  { <var>5599</var> <i>/* li.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10205">10205</th><td>  { <var>5599</var> <i>/* li.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_StrictlyAFGR64AsmReg, AMFBS_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10206">10206</th><td>  { <var>5599</var> <i>/* li.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_StrictlyFGR64AsmReg, AMFBS_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10207">10207</th><td>  { <var>5604</var> <i>/* li.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10208">10208</th><td>  { <var>5604</var> <i>/* li.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_StrictlyFGR32AsmReg, AMFBS_IsNotSoftFloat },</td></tr>
<tr><th id="10209">10209</th><td>  { <var>5609</var> <i>/* li16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10210">10210</th><td>  { <var>5609</var> <i>/* li16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10211">10211</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10212">10212</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10213">10213</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10214">10214</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10215">10215</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10216">10216</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10217">10217</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10218">10218</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10219">10219</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10220">10220</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10221">10221</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10222">10222</th><td>  { <var>5614</var> <i>/* ll */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10223">10223</th><td>  { <var>5617</var> <i>/* lld */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10224">10224</th><td>  { <var>5617</var> <i>/* lld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10225">10225</th><td>  { <var>5617</var> <i>/* lld */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10226">10226</th><td>  { <var>5617</var> <i>/* lld */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10227">10227</th><td>  { <var>5621</var> <i>/* lle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10228">10228</th><td>  { <var>5621</var> <i>/* lle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10229">10229</th><td>  { <var>5621</var> <i>/* lle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10230">10230</th><td>  { <var>5621</var> <i>/* lle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10231">10231</th><td>  { <var>5625</var> <i>/* lsa */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10232">10232</th><td>  { <var>5625</var> <i>/* lsa */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10233">10233</th><td>  { <var>5625</var> <i>/* lsa */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10234">10234</th><td>  { <var>5629</var> <i>/* lui */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10235">10235</th><td>  { <var>5629</var> <i>/* lui */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10236">10236</th><td>  { <var>5629</var> <i>/* lui */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10237">10237</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10238">10238</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10239">10239</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10240">10240</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10241">10241</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10242">10242</th><td>  { <var>5633</var> <i>/* luxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10243">10243</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10244">10244</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMemSP, AMFBS_InMicroMips },</td></tr>
<tr><th id="10245">10245</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10246">10246</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10247">10247</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMips16Mode_HasDSP },</td></tr>
<tr><th id="10248">10248</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_NotInMips16Mode_HasDSP },</td></tr>
<tr><th id="10249">10249</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10250">10250</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10251">10251</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10252">10252</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10253">10253</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10254">10254</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10255">10255</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10256">10256</th><td>  { <var>5639</var> <i>/* lw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMemGP, AMFBS_InMicroMips },</td></tr>
<tr><th id="10257">10257</th><td>  { <var>5642</var> <i>/* lw16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10258">10258</th><td>  { <var>5642</var> <i>/* lw16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10259">10259</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10260">10260</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10261">10261</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10262">10262</th><td>  { <var>5647</var> <i>/* lwc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10263">10263</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10264">10264</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10265">10265</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10266">10266</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10267">10267</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10268">10268</th><td>  { <var>5652</var> <i>/* lwc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10269">10269</th><td>  { <var>5657</var> <i>/* lwc3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP3AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="10270">10270</th><td>  { <var>5657</var> <i>/* lwc3 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="10271">10271</th><td>  { <var>5662</var> <i>/* lwe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10272">10272</th><td>  { <var>5662</var> <i>/* lwe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10273">10273</th><td>  { <var>5662</var> <i>/* lwe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10274">10274</th><td>  { <var>5662</var> <i>/* lwe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10275">10275</th><td>  { <var>5666</var> <i>/* lwl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10276">10276</th><td>  { <var>5666</var> <i>/* lwl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10277">10277</th><td>  { <var>5666</var> <i>/* lwl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10278">10278</th><td>  { <var>5666</var> <i>/* lwl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10279">10279</th><td>  { <var>5670</var> <i>/* lwle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10280">10280</th><td>  { <var>5670</var> <i>/* lwle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10281">10281</th><td>  { <var>5670</var> <i>/* lwle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="10282">10282</th><td>  { <var>5670</var> <i>/* lwle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="10283">10283</th><td>  { <var>5675</var> <i>/* lwm */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10284">10284</th><td>  { <var>5675</var> <i>/* lwm */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList, AMFBS_InMicroMips },</td></tr>
<tr><th id="10285">10285</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetUimm4, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10286">10286</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList16, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10287">10287</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetUimm4, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10288">10288</th><td>  { <var>5679</var> <i>/* lwm16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList16, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10289">10289</th><td>  { <var>5685</var> <i>/* lwm32 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="10290">10290</th><td>  { <var>5685</var> <i>/* lwm32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList, AMFBS_InMicroMips },</td></tr>
<tr><th id="10291">10291</th><td>  { <var>5691</var> <i>/* lwp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10292">10292</th><td>  { <var>5691</var> <i>/* lwp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm12_0, AMFBS_InMicroMips },</td></tr>
<tr><th id="10293">10293</th><td>  { <var>5695</var> <i>/* lwpc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="10294">10294</th><td>  { <var>5695</var> <i>/* lwpc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10295">10295</th><td>  { <var>5700</var> <i>/* lwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10296">10296</th><td>  { <var>5700</var> <i>/* lwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10297">10297</th><td>  { <var>5700</var> <i>/* lwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10298">10298</th><td>  { <var>5700</var> <i>/* lwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10299">10299</th><td>  { <var>5704</var> <i>/* lwre */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10300">10300</th><td>  { <var>5704</var> <i>/* lwre */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10301">10301</th><td>  { <var>5704</var> <i>/* lwre */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="10302">10302</th><td>  { <var>5704</var> <i>/* lwre */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="10303">10303</th><td>  { <var>5709</var> <i>/* lwu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10304">10304</th><td>  { <var>5709</var> <i>/* lwu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm12_0, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10305">10305</th><td>  { <var>5709</var> <i>/* lwu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10306">10306</th><td>  { <var>5709</var> <i>/* lwu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10307">10307</th><td>  { <var>5713</var> <i>/* lwupc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips64r6 },</td></tr>
<tr><th id="10308">10308</th><td>  { <var>5719</var> <i>/* lwx */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10309">10309</th><td>  { <var>5719</var> <i>/* lwx */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10310">10310</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="10311">10311</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="10312">10312</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10313">10313</th><td>  { <var>5723</var> <i>/* lwxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10314">10314</th><td>  { <var>5729</var> <i>/* lwxs */</i>, <var>11</var> <i>/* 0, 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10315">10315</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10316">10316</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10317">10317</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10318">10318</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10319">10319</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10320">10320</th><td>  { <var>5734</var> <i>/* madd */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10321">10321</th><td>  { <var>5739</var> <i>/* madd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10322">10322</th><td>  { <var>5739</var> <i>/* madd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10323">10323</th><td>  { <var>5739</var> <i>/* madd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10324">10324</th><td>  { <var>5746</var> <i>/* madd.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10325">10325</th><td>  { <var>5746</var> <i>/* madd.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10326">10326</th><td>  { <var>5753</var> <i>/* madd_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10327">10327</th><td>  { <var>5762</var> <i>/* madd_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10328">10328</th><td>  { <var>5771</var> <i>/* maddf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10329">10329</th><td>  { <var>5771</var> <i>/* maddf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10330">10330</th><td>  { <var>5779</var> <i>/* maddf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10331">10331</th><td>  { <var>5779</var> <i>/* maddf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10332">10332</th><td>  { <var>5787</var> <i>/* maddr_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10333">10333</th><td>  { <var>5797</var> <i>/* maddr_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10334">10334</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10335">10335</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10336">10336</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10337">10337</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10338">10338</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10339">10339</th><td>  { <var>5807</var> <i>/* maddu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10340">10340</th><td>  { <var>5813</var> <i>/* maddv.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10341">10341</th><td>  { <var>5821</var> <i>/* maddv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10342">10342</th><td>  { <var>5829</var> <i>/* maddv.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10343">10343</th><td>  { <var>5837</var> <i>/* maddv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10344">10344</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10345">10345</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10346">10346</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10347">10347</th><td>  { <var>5845</var> <i>/* maq_s.w.phl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10348">10348</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10349">10349</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10350">10350</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10351">10351</th><td>  { <var>5857</var> <i>/* maq_s.w.phr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10352">10352</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10353">10353</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10354">10354</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10355">10355</th><td>  { <var>5869</var> <i>/* maq_sa.w.phl */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10356">10356</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10357">10357</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10358">10358</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10359">10359</th><td>  { <var>5882</var> <i>/* maq_sa.w.phr */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10360">10360</th><td>  { <var>5895</var> <i>/* max.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10361">10361</th><td>  { <var>5895</var> <i>/* max.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10362">10362</th><td>  { <var>5901</var> <i>/* max.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10363">10363</th><td>  { <var>5901</var> <i>/* max.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10364">10364</th><td>  { <var>5907</var> <i>/* max_a.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10365">10365</th><td>  { <var>5915</var> <i>/* max_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10366">10366</th><td>  { <var>5923</var> <i>/* max_a.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10367">10367</th><td>  { <var>5931</var> <i>/* max_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10368">10368</th><td>  { <var>5939</var> <i>/* max_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10369">10369</th><td>  { <var>5947</var> <i>/* max_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10370">10370</th><td>  { <var>5955</var> <i>/* max_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10371">10371</th><td>  { <var>5963</var> <i>/* max_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10372">10372</th><td>  { <var>5971</var> <i>/* max_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10373">10373</th><td>  { <var>5979</var> <i>/* max_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10374">10374</th><td>  { <var>5987</var> <i>/* max_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10375">10375</th><td>  { <var>5995</var> <i>/* max_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10376">10376</th><td>  { <var>6003</var> <i>/* maxa.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10377">10377</th><td>  { <var>6003</var> <i>/* maxa.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10378">10378</th><td>  { <var>6010</var> <i>/* maxa.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10379">10379</th><td>  { <var>6010</var> <i>/* maxa.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10380">10380</th><td>  { <var>6017</var> <i>/* maxi_s.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10381">10381</th><td>  { <var>6026</var> <i>/* maxi_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10382">10382</th><td>  { <var>6035</var> <i>/* maxi_s.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10383">10383</th><td>  { <var>6044</var> <i>/* maxi_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10384">10384</th><td>  { <var>6053</var> <i>/* maxi_u.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10385">10385</th><td>  { <var>6062</var> <i>/* maxi_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10386">10386</th><td>  { <var>6071</var> <i>/* maxi_u.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10387">10387</th><td>  { <var>6080</var> <i>/* maxi_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10388">10388</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10389">10389</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10390">10390</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10391">10391</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10392">10392</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10393">10393</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10394">10394</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10395">10395</th><td>  { <var>6089</var> <i>/* mfc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10396">10396</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10397">10397</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10398">10398</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10399">10399</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10400">10400</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10401">10401</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10402">10402</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10403">10403</th><td>  { <var>6094</var> <i>/* mfc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10404">10404</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10405">10405</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10406">10406</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10407">10407</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10408">10408</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10409">10409</th><td>  { <var>6099</var> <i>/* mfc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10410">10410</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10411">10411</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10412">10412</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10413">10413</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10414">10414</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10415">10415</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10416">10416</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10417">10417</th><td>  { <var>6104</var> <i>/* mfgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10418">10418</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10419">10419</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10420">10420</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10421">10421</th><td>  { <var>6110</var> <i>/* mfhc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10422">10422</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10423">10423</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10424">10424</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10425">10425</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10426">10426</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10427">10427</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10428">10428</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10429">10429</th><td>  { <var>6116</var> <i>/* mfhc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10430">10430</th><td>  { <var>6122</var> <i>/* mfhc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10431">10431</th><td>  { <var>6122</var> <i>/* mfhc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10432">10432</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10433">10433</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10434">10434</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10435">10435</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10436">10436</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10437">10437</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10438">10438</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10439">10439</th><td>  { <var>6128</var> <i>/* mfhgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10440">10440</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10441">10441</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10442">10442</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10443">10443</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10444">10444</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10445">10445</th><td>  { <var>6135</var> <i>/* mfhi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10446">10446</th><td>  { <var>6140</var> <i>/* mfhi16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10447">10447</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10448">10448</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10449">10449</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10450">10450</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10451">10451</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10452">10452</th><td>  { <var>6147</var> <i>/* mflo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10453">10453</th><td>  { <var>6152</var> <i>/* mflo16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10454">10454</th><td>  { <var>6159</var> <i>/* mftacx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10455">10455</th><td>  { <var>6159</var> <i>/* mftacx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10456">10456</th><td>  { <var>6159</var> <i>/* mftacx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10457">10457</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10458">10458</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10459">10459</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10460">10460</th><td>  { <var>6166</var> <i>/* mftc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10461">10461</th><td>  { <var>6172</var> <i>/* mftc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10462">10462</th><td>  { <var>6172</var> <i>/* mftc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10463">10463</th><td>  { <var>6178</var> <i>/* mftdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10464">10464</th><td>  { <var>6185</var> <i>/* mftgpr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10465">10465</th><td>  { <var>6192</var> <i>/* mfthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10466">10466</th><td>  { <var>6192</var> <i>/* mfthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10467">10467</th><td>  { <var>6199</var> <i>/* mfthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10468">10468</th><td>  { <var>6199</var> <i>/* mfthi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10469">10469</th><td>  { <var>6199</var> <i>/* mfthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10470">10470</th><td>  { <var>6205</var> <i>/* mftlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10471">10471</th><td>  { <var>6205</var> <i>/* mftlo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10472">10472</th><td>  { <var>6205</var> <i>/* mftlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10473">10473</th><td>  { <var>6211</var> <i>/* mftr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10474">10474</th><td>  { <var>6216</var> <i>/* min.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10475">10475</th><td>  { <var>6216</var> <i>/* min.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10476">10476</th><td>  { <var>6222</var> <i>/* min.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10477">10477</th><td>  { <var>6222</var> <i>/* min.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10478">10478</th><td>  { <var>6228</var> <i>/* min_a.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10479">10479</th><td>  { <var>6236</var> <i>/* min_a.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10480">10480</th><td>  { <var>6244</var> <i>/* min_a.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10481">10481</th><td>  { <var>6252</var> <i>/* min_a.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10482">10482</th><td>  { <var>6260</var> <i>/* min_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10483">10483</th><td>  { <var>6268</var> <i>/* min_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10484">10484</th><td>  { <var>6276</var> <i>/* min_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10485">10485</th><td>  { <var>6284</var> <i>/* min_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10486">10486</th><td>  { <var>6292</var> <i>/* min_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10487">10487</th><td>  { <var>6300</var> <i>/* min_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10488">10488</th><td>  { <var>6308</var> <i>/* min_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10489">10489</th><td>  { <var>6316</var> <i>/* min_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10490">10490</th><td>  { <var>6324</var> <i>/* mina.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10491">10491</th><td>  { <var>6324</var> <i>/* mina.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10492">10492</th><td>  { <var>6331</var> <i>/* mina.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10493">10493</th><td>  { <var>6331</var> <i>/* mina.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10494">10494</th><td>  { <var>6338</var> <i>/* mini_s.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10495">10495</th><td>  { <var>6347</var> <i>/* mini_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10496">10496</th><td>  { <var>6356</var> <i>/* mini_s.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10497">10497</th><td>  { <var>6365</var> <i>/* mini_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10498">10498</th><td>  { <var>6374</var> <i>/* mini_u.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10499">10499</th><td>  { <var>6383</var> <i>/* mini_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10500">10500</th><td>  { <var>6392</var> <i>/* mini_u.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10501">10501</th><td>  { <var>6401</var> <i>/* mini_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10502">10502</th><td>  { <var>6410</var> <i>/* mod */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10503">10503</th><td>  { <var>6410</var> <i>/* mod */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10504">10504</th><td>  { <var>6414</var> <i>/* mod_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10505">10505</th><td>  { <var>6422</var> <i>/* mod_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10506">10506</th><td>  { <var>6430</var> <i>/* mod_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10507">10507</th><td>  { <var>6438</var> <i>/* mod_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10508">10508</th><td>  { <var>6446</var> <i>/* mod_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10509">10509</th><td>  { <var>6454</var> <i>/* mod_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10510">10510</th><td>  { <var>6462</var> <i>/* mod_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10511">10511</th><td>  { <var>6470</var> <i>/* mod_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10512">10512</th><td>  { <var>6478</var> <i>/* modsub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10513">10513</th><td>  { <var>6478</var> <i>/* modsub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10514">10514</th><td>  { <var>6485</var> <i>/* modu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10515">10515</th><td>  { <var>6485</var> <i>/* modu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10516">10516</th><td>  { <var>6490</var> <i>/* mov.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10517">10517</th><td>  { <var>6490</var> <i>/* mov.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10518">10518</th><td>  { <var>6490</var> <i>/* mov.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10519">10519</th><td>  { <var>6490</var> <i>/* mov.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10520">10520</th><td>  { <var>6490</var> <i>/* mov.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10521">10521</th><td>  { <var>6496</var> <i>/* mov.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10522">10522</th><td>  { <var>6496</var> <i>/* mov.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10523">10523</th><td>  { <var>6496</var> <i>/* mov.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10524">10524</th><td>  { <var>6502</var> <i>/* move */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="10525">10525</th><td>  { <var>6502</var> <i>/* move */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="10526">10526</th><td>  { <var>6502</var> <i>/* move */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10527">10527</th><td>  { <var>6502</var> <i>/* move */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit_NotInMicroMips },</td></tr>
<tr><th id="10528">10528</th><td>  { <var>6502</var> <i>/* move */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit_NotInMicroMips },</td></tr>
<tr><th id="10529">10529</th><td>  { <var>6507</var> <i>/* move.v */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10530">10530</th><td>  { <var>6514</var> <i>/* move16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10531">10531</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>12</var> <i>/* 2, 3 */</i>, MCK_GPRMM16AsmRegMoveP, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10532">10532</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegMovePPairFirst, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10533">10533</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPRMM16AsmRegMovePPairSecond, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10534">10534</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>12</var> <i>/* 2, 3 */</i>, MCK_GPRMM16AsmRegMoveP, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10535">10535</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegMovePPairFirst, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10536">10536</th><td>  { <var>6521</var> <i>/* movep */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPRMM16AsmRegMovePPairSecond, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10537">10537</th><td>  { <var>6527</var> <i>/* movf */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10538">10538</th><td>  { <var>6527</var> <i>/* movf */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10539">10539</th><td>  { <var>6527</var> <i>/* movf */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10540">10540</th><td>  { <var>6527</var> <i>/* movf */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10541">10541</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10542">10542</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10543">10543</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10544">10544</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10545">10545</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10546">10546</th><td>  { <var>6532</var> <i>/* movf.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10547">10547</th><td>  { <var>6539</var> <i>/* movf.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10548">10548</th><td>  { <var>6539</var> <i>/* movf.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10549">10549</th><td>  { <var>6539</var> <i>/* movf.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10550">10550</th><td>  { <var>6539</var> <i>/* movf.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10551">10551</th><td>  { <var>6546</var> <i>/* movn */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10552">10552</th><td>  { <var>6546</var> <i>/* movn */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10553">10553</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10554">10554</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10555">10555</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10556">10556</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10557">10557</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10558">10558</th><td>  { <var>6551</var> <i>/* movn.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10559">10559</th><td>  { <var>6558</var> <i>/* movn.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10560">10560</th><td>  { <var>6558</var> <i>/* movn.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10561">10561</th><td>  { <var>6558</var> <i>/* movn.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10562">10562</th><td>  { <var>6558</var> <i>/* movn.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10563">10563</th><td>  { <var>6565</var> <i>/* movt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10564">10564</th><td>  { <var>6565</var> <i>/* movt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10565">10565</th><td>  { <var>6565</var> <i>/* movt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10566">10566</th><td>  { <var>6565</var> <i>/* movt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10567">10567</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10568">10568</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10569">10569</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10570">10570</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10571">10571</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10572">10572</th><td>  { <var>6570</var> <i>/* movt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10573">10573</th><td>  { <var>6577</var> <i>/* movt.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10574">10574</th><td>  { <var>6577</var> <i>/* movt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10575">10575</th><td>  { <var>6577</var> <i>/* movt.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FCCAsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10576">10576</th><td>  { <var>6577</var> <i>/* movt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10577">10577</th><td>  { <var>6584</var> <i>/* movz */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10578">10578</th><td>  { <var>6584</var> <i>/* movz */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10579">10579</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10580">10580</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10581">10581</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10582">10582</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10583">10583</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10584">10584</th><td>  { <var>6589</var> <i>/* movz.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10585">10585</th><td>  { <var>6596</var> <i>/* movz.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10586">10586</th><td>  { <var>6596</var> <i>/* movz.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10587">10587</th><td>  { <var>6596</var> <i>/* movz.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10588">10588</th><td>  { <var>6596</var> <i>/* movz.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10589">10589</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10590">10590</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10591">10591</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10592">10592</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10593">10593</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10594">10594</th><td>  { <var>6603</var> <i>/* msub */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10595">10595</th><td>  { <var>6608</var> <i>/* msub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10596">10596</th><td>  { <var>6608</var> <i>/* msub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10597">10597</th><td>  { <var>6608</var> <i>/* msub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10598">10598</th><td>  { <var>6615</var> <i>/* msub.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips_HasMadd4 },</td></tr>
<tr><th id="10599">10599</th><td>  { <var>6615</var> <i>/* msub.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10600">10600</th><td>  { <var>6622</var> <i>/* msub_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10601">10601</th><td>  { <var>6631</var> <i>/* msub_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10602">10602</th><td>  { <var>6640</var> <i>/* msubf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10603">10603</th><td>  { <var>6640</var> <i>/* msubf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10604">10604</th><td>  { <var>6648</var> <i>/* msubf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10605">10605</th><td>  { <var>6648</var> <i>/* msubf.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10606">10606</th><td>  { <var>6656</var> <i>/* msubr_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10607">10607</th><td>  { <var>6666</var> <i>/* msubr_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10608">10608</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10609">10609</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10610">10610</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10611">10611</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10612">10612</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10613">10613</th><td>  { <var>6676</var> <i>/* msubu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10614">10614</th><td>  { <var>6682</var> <i>/* msubv.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10615">10615</th><td>  { <var>6690</var> <i>/* msubv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10616">10616</th><td>  { <var>6698</var> <i>/* msubv.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10617">10617</th><td>  { <var>6706</var> <i>/* msubv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10618">10618</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10619">10619</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10620">10620</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10621">10621</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10622">10622</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10623">10623</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10624">10624</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10625">10625</th><td>  { <var>6714</var> <i>/* mtc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10626">10626</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10627">10627</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10628">10628</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10629">10629</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10630">10630</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10631">10631</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10632">10632</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10633">10633</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10634">10634</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10635">10635</th><td>  { <var>6719</var> <i>/* mtc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10636">10636</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10637">10637</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10638">10638</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10639">10639</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10640">10640</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10641">10641</th><td>  { <var>6724</var> <i>/* mtc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10642">10642</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10643">10643</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10644">10644</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10645">10645</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10646">10646</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10647">10647</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10648">10648</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10649">10649</th><td>  { <var>6729</var> <i>/* mtgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10650">10650</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10651">10651</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10652">10652</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10653">10653</th><td>  { <var>6735</var> <i>/* mthc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10654">10654</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10655">10655</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10656">10656</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10657">10657</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10658">10658</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10659">10659</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10660">10660</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10661">10661</th><td>  { <var>6741</var> <i>/* mthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10662">10662</th><td>  { <var>6747</var> <i>/* mthc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10663">10663</th><td>  { <var>6747</var> <i>/* mthc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10664">10664</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10665">10665</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10666">10666</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10667">10667</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10668">10668</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10669">10669</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r5_HasVirt_NotInMicroMips },</td></tr>
<tr><th id="10670">10670</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10671">10671</th><td>  { <var>6753</var> <i>/* mthgc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r5_HasVirt },</td></tr>
<tr><th id="10672">10672</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10673">10673</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10674">10674</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10675">10675</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HI32DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10676">10676</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10677">10677</th><td>  { <var>6760</var> <i>/* mthi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HI32DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10678">10678</th><td>  { <var>6765</var> <i>/* mthlip */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10679">10679</th><td>  { <var>6765</var> <i>/* mthlip */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10680">10680</th><td>  { <var>6765</var> <i>/* mthlip */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10681">10681</th><td>  { <var>6765</var> <i>/* mthlip */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10682">10682</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10683">10683</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10684">10684</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10685">10685</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_LO32DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10686">10686</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10687">10687</th><td>  { <var>6772</var> <i>/* mtlo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_LO32DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10688">10688</th><td>  { <var>6777</var> <i>/* mtm0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10689">10689</th><td>  { <var>6782</var> <i>/* mtm1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10690">10690</th><td>  { <var>6787</var> <i>/* mtm2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10691">10691</th><td>  { <var>6792</var> <i>/* mtp0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10692">10692</th><td>  { <var>6797</var> <i>/* mtp1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10693">10693</th><td>  { <var>6802</var> <i>/* mtp2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10694">10694</th><td>  { <var>6807</var> <i>/* mttacx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10695">10695</th><td>  { <var>6807</var> <i>/* mttacx */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10696">10696</th><td>  { <var>6807</var> <i>/* mttacx */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10697">10697</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10698">10698</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10699">10699</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_COP0AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10700">10700</th><td>  { <var>6814</var> <i>/* mttc0 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10701">10701</th><td>  { <var>6820</var> <i>/* mttc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10702">10702</th><td>  { <var>6820</var> <i>/* mttc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10703">10703</th><td>  { <var>6826</var> <i>/* mttdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10704">10704</th><td>  { <var>6833</var> <i>/* mttgpr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10705">10705</th><td>  { <var>6840</var> <i>/* mtthc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10706">10706</th><td>  { <var>6840</var> <i>/* mtthc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10707">10707</th><td>  { <var>6847</var> <i>/* mtthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10708">10708</th><td>  { <var>6847</var> <i>/* mtthi */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10709">10709</th><td>  { <var>6847</var> <i>/* mtthi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10710">10710</th><td>  { <var>6853</var> <i>/* mttlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10711">10711</th><td>  { <var>6853</var> <i>/* mttlo */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10712">10712</th><td>  { <var>6853</var> <i>/* mttlo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT },</td></tr>
<tr><th id="10713">10713</th><td>  { <var>6859</var> <i>/* mttr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="10714">10714</th><td>  { <var>6864</var> <i>/* muh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10715">10715</th><td>  { <var>6864</var> <i>/* muh */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10716">10716</th><td>  { <var>6864</var> <i>/* muh */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10717">10717</th><td>  { <var>6868</var> <i>/* muhu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10718">10718</th><td>  { <var>6868</var> <i>/* muhu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10719">10719</th><td>  { <var>6868</var> <i>/* muhu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10720">10720</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10721">10721</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10722">10722</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10723">10723</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10724">10724</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10725">10725</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10726">10726</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10727">10727</th><td>  { <var>6873</var> <i>/* mul */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10728">10728</th><td>  { <var>6877</var> <i>/* mul.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10729">10729</th><td>  { <var>6877</var> <i>/* mul.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10730">10730</th><td>  { <var>6877</var> <i>/* mul.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10731">10731</th><td>  { <var>6877</var> <i>/* mul.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10732">10732</th><td>  { <var>6883</var> <i>/* mul.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10733">10733</th><td>  { <var>6883</var> <i>/* mul.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10734">10734</th><td>  { <var>6890</var> <i>/* mul.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10735">10735</th><td>  { <var>6897</var> <i>/* mul.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10736">10736</th><td>  { <var>6897</var> <i>/* mul.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10737">10737</th><td>  { <var>6897</var> <i>/* mul.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10738">10738</th><td>  { <var>6903</var> <i>/* mul_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10739">10739</th><td>  { <var>6911</var> <i>/* mul_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10740">10740</th><td>  { <var>6919</var> <i>/* mul_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10741">10741</th><td>  { <var>6919</var> <i>/* mul_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10742">10742</th><td>  { <var>6928</var> <i>/* muleq_s.w.phl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10743">10743</th><td>  { <var>6928</var> <i>/* muleq_s.w.phl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10744">10744</th><td>  { <var>6942</var> <i>/* muleq_s.w.phr */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10745">10745</th><td>  { <var>6942</var> <i>/* muleq_s.w.phr */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10746">10746</th><td>  { <var>6956</var> <i>/* muleu_s.ph.qbl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10747">10747</th><td>  { <var>6956</var> <i>/* muleu_s.ph.qbl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10748">10748</th><td>  { <var>6971</var> <i>/* muleu_s.ph.qbr */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10749">10749</th><td>  { <var>6971</var> <i>/* muleu_s.ph.qbr */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10750">10750</th><td>  { <var>6986</var> <i>/* mulo */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10751">10751</th><td>  { <var>6986</var> <i>/* mulo */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10752">10752</th><td>  { <var>6991</var> <i>/* mulou */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10753">10753</th><td>  { <var>6991</var> <i>/* mulou */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10754">10754</th><td>  { <var>6997</var> <i>/* mulq_rs.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10755">10755</th><td>  { <var>6997</var> <i>/* mulq_rs.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10756">10756</th><td>  { <var>7008</var> <i>/* mulq_rs.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10757">10757</th><td>  { <var>7008</var> <i>/* mulq_rs.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10758">10758</th><td>  { <var>7018</var> <i>/* mulq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10759">10759</th><td>  { <var>7018</var> <i>/* mulq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10760">10760</th><td>  { <var>7028</var> <i>/* mulq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10761">10761</th><td>  { <var>7028</var> <i>/* mulq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10762">10762</th><td>  { <var>7037</var> <i>/* mulr.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMips3D },</td></tr>
<tr><th id="10763">10763</th><td>  { <var>7045</var> <i>/* mulr_q.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10764">10764</th><td>  { <var>7054</var> <i>/* mulr_q.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10765">10765</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10766">10766</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10767">10767</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10768">10768</th><td>  { <var>7063</var> <i>/* mulsa.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10769">10769</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10770">10770</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10771">10771</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10772">10772</th><td>  { <var>7074</var> <i>/* mulsaq_s.w.ph */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10773">10773</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10774">10774</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10775">10775</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10776">10776</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10777">10777</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10778">10778</th><td>  { <var>7088</var> <i>/* mult */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10779">10779</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10780">10780</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10781">10781</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10782">10782</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10783">10783</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10784">10784</th><td>  { <var>7093</var> <i>/* multu */</i>, <var>6</var> <i>/* 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10785">10785</th><td>  { <var>7099</var> <i>/* mulu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10786">10786</th><td>  { <var>7099</var> <i>/* mulu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10787">10787</th><td>  { <var>7099</var> <i>/* mulu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10788">10788</th><td>  { <var>7104</var> <i>/* mulv.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10789">10789</th><td>  { <var>7111</var> <i>/* mulv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10790">10790</th><td>  { <var>7118</var> <i>/* mulv.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10791">10791</th><td>  { <var>7125</var> <i>/* mulv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10792">10792</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10793">10793</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10794">10794</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10795">10795</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10796">10796</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10797">10797</th><td>  { <var>7132</var> <i>/* neg */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10798">10798</th><td>  { <var>7136</var> <i>/* neg.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10799">10799</th><td>  { <var>7136</var> <i>/* neg.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10800">10800</th><td>  { <var>7136</var> <i>/* neg.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10801">10801</th><td>  { <var>7136</var> <i>/* neg.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10802">10802</th><td>  { <var>7142</var> <i>/* neg.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10803">10803</th><td>  { <var>7142</var> <i>/* neg.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat },</td></tr>
<tr><th id="10804">10804</th><td>  { <var>7142</var> <i>/* neg.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10805">10805</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10806">10806</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10807">10807</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10808">10808</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10809">10809</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10810">10810</th><td>  { <var>7148</var> <i>/* negu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10811">10811</th><td>  { <var>7153</var> <i>/* nloc.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10812">10812</th><td>  { <var>7160</var> <i>/* nloc.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10813">10813</th><td>  { <var>7167</var> <i>/* nloc.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10814">10814</th><td>  { <var>7174</var> <i>/* nloc.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10815">10815</th><td>  { <var>7181</var> <i>/* nlzc.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10816">10816</th><td>  { <var>7188</var> <i>/* nlzc.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10817">10817</th><td>  { <var>7195</var> <i>/* nlzc.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10818">10818</th><td>  { <var>7202</var> <i>/* nlzc.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10819">10819</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10820">10820</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10821">10821</th><td>  { <var>7209</var> <i>/* nmadd.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10822">10822</th><td>  { <var>7217</var> <i>/* nmadd.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10823">10823</th><td>  { <var>7217</var> <i>/* nmadd.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10824">10824</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10825">10825</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10826">10826</th><td>  { <var>7225</var> <i>/* nmsub.d */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10827">10827</th><td>  { <var>7233</var> <i>/* nmsub.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_HasMadd4_NotInMicroMips },</td></tr>
<tr><th id="10828">10828</th><td>  { <var>7233</var> <i>/* nmsub.s */</i>, <var>15</var> <i>/* 0, 1, 2, 3 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat_HasMadd4 },</td></tr>
<tr><th id="10829">10829</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit },</td></tr>
<tr><th id="10830">10830</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="10831">10831</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10832">10832</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10833">10833</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10834">10834</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit },</td></tr>
<tr><th id="10835">10835</th><td>  { <var>7245</var> <i>/* nor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="10836">10836</th><td>  { <var>7249</var> <i>/* nor.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10837">10837</th><td>  { <var>7255</var> <i>/* nori.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10838">10838</th><td>  { <var>7262</var> <i>/* not */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10839">10839</th><td>  { <var>7262</var> <i>/* not */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10840">10840</th><td>  { <var>7262</var> <i>/* not */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10841">10841</th><td>  { <var>7262</var> <i>/* not */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10842">10842</th><td>  { <var>7262</var> <i>/* not */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10843">10843</th><td>  { <var>7262</var> <i>/* not */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10844">10844</th><td>  { <var>7266</var> <i>/* not16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10845">10845</th><td>  { <var>7266</var> <i>/* not16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10846">10846</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10847">10847</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10848">10848</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10849">10849</th><td>  { <var>7272</var> <i>/* or */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10850">10850</th><td>  { <var>7272</var> <i>/* or */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="10851">10851</th><td>  { <var>7272</var> <i>/* or */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10852">10852</th><td>  { <var>7272</var> <i>/* or */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10853">10853</th><td>  { <var>7272</var> <i>/* or */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10854">10854</th><td>  { <var>7272</var> <i>/* or */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10855">10855</th><td>  { <var>7272</var> <i>/* or */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10856">10856</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10857">10857</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="10858">10858</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10859">10859</th><td>  { <var>7272</var> <i>/* or */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="10860">10860</th><td>  { <var>7275</var> <i>/* or.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10861">10861</th><td>  { <var>7280</var> <i>/* or16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10862">10862</th><td>  { <var>7280</var> <i>/* or16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10863">10863</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10864">10864</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10865">10865</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10866">10866</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10867">10867</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10868">10868</th><td>  { <var>7285</var> <i>/* ori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10869">10869</th><td>  { <var>7289</var> <i>/* ori.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10870">10870</th><td>  { <var>7295</var> <i>/* packrl.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10871">10871</th><td>  { <var>7295</var> <i>/* packrl.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10872">10872</th><td>  { <var>7311</var> <i>/* pckev.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10873">10873</th><td>  { <var>7319</var> <i>/* pckev.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10874">10874</th><td>  { <var>7327</var> <i>/* pckev.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10875">10875</th><td>  { <var>7335</var> <i>/* pckev.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10876">10876</th><td>  { <var>7343</var> <i>/* pckod.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10877">10877</th><td>  { <var>7351</var> <i>/* pckod.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10878">10878</th><td>  { <var>7359</var> <i>/* pckod.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10879">10879</th><td>  { <var>7367</var> <i>/* pckod.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10880">10880</th><td>  { <var>7375</var> <i>/* pcnt.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10881">10881</th><td>  { <var>7382</var> <i>/* pcnt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10882">10882</th><td>  { <var>7389</var> <i>/* pcnt.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10883">10883</th><td>  { <var>7396</var> <i>/* pcnt.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="10884">10884</th><td>  { <var>7403</var> <i>/* pick.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10885">10885</th><td>  { <var>7403</var> <i>/* pick.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10886">10886</th><td>  { <var>7411</var> <i>/* pick.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10887">10887</th><td>  { <var>7411</var> <i>/* pick.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10888">10888</th><td>  { <var>7419</var> <i>/* pll.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10889">10889</th><td>  { <var>7426</var> <i>/* plu.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10890">10890</th><td>  { <var>7433</var> <i>/* pop */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10891">10891</th><td>  { <var>7433</var> <i>/* pop */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="10892">10892</th><td>  { <var>7437</var> <i>/* preceq.w.phl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10893">10893</th><td>  { <var>7437</var> <i>/* preceq.w.phl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10894">10894</th><td>  { <var>7450</var> <i>/* preceq.w.phr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10895">10895</th><td>  { <var>7450</var> <i>/* preceq.w.phr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10896">10896</th><td>  { <var>7463</var> <i>/* precequ.ph.qbl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10897">10897</th><td>  { <var>7463</var> <i>/* precequ.ph.qbl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10898">10898</th><td>  { <var>7478</var> <i>/* precequ.ph.qbla */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10899">10899</th><td>  { <var>7478</var> <i>/* precequ.ph.qbla */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10900">10900</th><td>  { <var>7494</var> <i>/* precequ.ph.qbr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10901">10901</th><td>  { <var>7494</var> <i>/* precequ.ph.qbr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10902">10902</th><td>  { <var>7509</var> <i>/* precequ.ph.qbra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10903">10903</th><td>  { <var>7509</var> <i>/* precequ.ph.qbra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10904">10904</th><td>  { <var>7525</var> <i>/* preceu.ph.qbl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10905">10905</th><td>  { <var>7525</var> <i>/* preceu.ph.qbl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10906">10906</th><td>  { <var>7539</var> <i>/* preceu.ph.qbla */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10907">10907</th><td>  { <var>7539</var> <i>/* preceu.ph.qbla */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10908">10908</th><td>  { <var>7554</var> <i>/* preceu.ph.qbr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10909">10909</th><td>  { <var>7554</var> <i>/* preceu.ph.qbr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10910">10910</th><td>  { <var>7568</var> <i>/* preceu.ph.qbra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10911">10911</th><td>  { <var>7568</var> <i>/* preceu.ph.qbra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10912">10912</th><td>  { <var>7583</var> <i>/* precr.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10913">10913</th><td>  { <var>7583</var> <i>/* precr.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10914">10914</th><td>  { <var>7595</var> <i>/* precr_sra.ph.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10915">10915</th><td>  { <var>7595</var> <i>/* precr_sra.ph.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10916">10916</th><td>  { <var>7610</var> <i>/* precr_sra_r.ph.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10917">10917</th><td>  { <var>7610</var> <i>/* precr_sra_r.ph.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10918">10918</th><td>  { <var>7627</var> <i>/* precrq.ph.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10919">10919</th><td>  { <var>7627</var> <i>/* precrq.ph.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10920">10920</th><td>  { <var>7639</var> <i>/* precrq.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10921">10921</th><td>  { <var>7639</var> <i>/* precrq.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10922">10922</th><td>  { <var>7652</var> <i>/* precrq_rs.ph.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10923">10923</th><td>  { <var>7652</var> <i>/* precrq_rs.ph.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10924">10924</th><td>  { <var>7667</var> <i>/* precrqu_s.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10925">10925</th><td>  { <var>7667</var> <i>/* precrqu_s.qb.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10926">10926</th><td>  { <var>7683</var> <i>/* pref */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="10927">10927</th><td>  { <var>7683</var> <i>/* pref */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_32_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="10928">10928</th><td>  { <var>7683</var> <i>/* pref */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10929">10929</th><td>  { <var>7683</var> <i>/* pref */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10930">10930</th><td>  { <var>7688</var> <i>/* prefe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="10931">10931</th><td>  { <var>7688</var> <i>/* prefe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="10932">10932</th><td>  { <var>7694</var> <i>/* prefx */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10933">10933</th><td>  { <var>7700</var> <i>/* prepend */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="10934">10934</th><td>  { <var>7700</var> <i>/* prepend */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="10935">10935</th><td>  { <var>7708</var> <i>/* pul.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10936">10936</th><td>  { <var>7715</var> <i>/* puu.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10937">10937</th><td>  { <var>7722</var> <i>/* raddu.w.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10938">10938</th><td>  { <var>7722</var> <i>/* raddu.w.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10939">10939</th><td>  { <var>7733</var> <i>/* rddsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10940">10940</th><td>  { <var>7733</var> <i>/* rddsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10941">10941</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10942">10942</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10943">10943</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10944">10944</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10945">10945</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10946">10946</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10947">10947</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="10948">10948</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="10949">10949</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10950">10950</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10951">10951</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10952">10952</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="10953">10953</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10954">10954</th><td>  { <var>7739</var> <i>/* rdhwr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_HWRegsAsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="10955">10955</th><td>  { <var>7745</var> <i>/* rdpgpr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10956">10956</th><td>  { <var>7752</var> <i>/* recip.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10957">10957</th><td>  { <var>7752</var> <i>/* recip.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10958">10958</th><td>  { <var>7752</var> <i>/* recip.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10959">10959</th><td>  { <var>7752</var> <i>/* recip.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="10960">10960</th><td>  { <var>7760</var> <i>/* recip.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10961">10961</th><td>  { <var>7760</var> <i>/* recip.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="10962">10962</th><td>  { <var>7768</var> <i>/* rem */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10963">10963</th><td>  { <var>7768</var> <i>/* rem */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10964">10964</th><td>  { <var>7768</var> <i>/* rem */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10965">10965</th><td>  { <var>7768</var> <i>/* rem */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10966">10966</th><td>  { <var>7772</var> <i>/* remu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10967">10967</th><td>  { <var>7772</var> <i>/* remu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10968">10968</th><td>  { <var>7772</var> <i>/* remu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10969">10969</th><td>  { <var>7772</var> <i>/* remu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="10970">10970</th><td>  { <var>7777</var> <i>/* repl.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10971">10971</th><td>  { <var>7777</var> <i>/* repl.ph */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10972">10972</th><td>  { <var>7785</var> <i>/* repl.qb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10973">10973</th><td>  { <var>7785</var> <i>/* repl.qb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10974">10974</th><td>  { <var>7793</var> <i>/* replv.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10975">10975</th><td>  { <var>7793</var> <i>/* replv.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10976">10976</th><td>  { <var>7802</var> <i>/* replv.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="10977">10977</th><td>  { <var>7802</var> <i>/* replv.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="10978">10978</th><td>  { <var>7811</var> <i>/* rint.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10979">10979</th><td>  { <var>7811</var> <i>/* rint.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10980">10980</th><td>  { <var>7818</var> <i>/* rint.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10981">10981</th><td>  { <var>7818</var> <i>/* rint.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="10982">10982</th><td>  { <var>7825</var> <i>/* rol */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10983">10983</th><td>  { <var>7825</var> <i>/* rol */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10984">10984</th><td>  { <var>7825</var> <i>/* rol */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10985">10985</th><td>  { <var>7825</var> <i>/* rol */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10986">10986</th><td>  { <var>7829</var> <i>/* ror */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10987">10987</th><td>  { <var>7829</var> <i>/* ror */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10988">10988</th><td>  { <var>7829</var> <i>/* ror */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10989">10989</th><td>  { <var>7829</var> <i>/* ror */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="10990">10990</th><td>  { <var>7833</var> <i>/* rotr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="10991">10991</th><td>  { <var>7833</var> <i>/* rotr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10992">10992</th><td>  { <var>7833</var> <i>/* rotr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10993">10993</th><td>  { <var>7833</var> <i>/* rotr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="10994">10994</th><td>  { <var>7833</var> <i>/* rotr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10995">10995</th><td>  { <var>7838</var> <i>/* rotrv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="10996">10996</th><td>  { <var>7838</var> <i>/* rotrv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="10997">10997</th><td>  { <var>7844</var> <i>/* round.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="10998">10998</th><td>  { <var>7844</var> <i>/* round.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="10999">10999</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11000">11000</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11001">11001</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11002">11002</th><td>  { <var>7854</var> <i>/* round.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11003">11003</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11004">11004</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11005">11005</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11006">11006</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11007">11007</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11008">11008</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11009">11009</th><td>  { <var>7864</var> <i>/* round.w.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11010">11010</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11011">11011</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11012">11012</th><td>  { <var>7874</var> <i>/* round.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11013">11013</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11014">11014</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11015">11015</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11016">11016</th><td>  { <var>7884</var> <i>/* rsqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11017">11017</th><td>  { <var>7892</var> <i>/* rsqrt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11018">11018</th><td>  { <var>7892</var> <i>/* rsqrt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11019">11019</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11020">11020</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11021">11021</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11022">11022</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11023">11023</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11024">11024</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11025">11025</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11026">11026</th><td>  { <var>7900</var> <i>/* s.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11027">11027</th><td>  { <var>7904</var> <i>/* s.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11028">11028</th><td>  { <var>7904</var> <i>/* s.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat },</td></tr>
<tr><th id="11029">11029</th><td>  { <var>7908</var> <i>/* saa */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11030">11030</th><td>  { <var>7908</var> <i>/* saa */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11031">11031</th><td>  { <var>7908</var> <i>/* saa */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11032">11032</th><td>  { <var>7912</var> <i>/* saad */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11033">11033</th><td>  { <var>7912</var> <i>/* saad */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11034">11034</th><td>  { <var>7912</var> <i>/* saad */</i>, <var>5</var> <i>/* 0, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMipsP },</td></tr>
<tr><th id="11035">11035</th><td>  { <var>7917</var> <i>/* sat_s.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11036">11036</th><td>  { <var>7925</var> <i>/* sat_s.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11037">11037</th><td>  { <var>7933</var> <i>/* sat_s.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11038">11038</th><td>  { <var>7941</var> <i>/* sat_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11039">11039</th><td>  { <var>7949</var> <i>/* sat_u.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11040">11040</th><td>  { <var>7957</var> <i>/* sat_u.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11041">11041</th><td>  { <var>7965</var> <i>/* sat_u.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11042">11042</th><td>  { <var>7973</var> <i>/* sat_u.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11043">11043</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11044">11044</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11045">11045</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11046">11046</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11047">11047</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11048">11048</th><td>  { <var>7981</var> <i>/* sb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="11049">11049</th><td>  { <var>7984</var> <i>/* sb16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11050">11050</th><td>  { <var>7984</var> <i>/* sb16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11051">11051</th><td>  { <var>7984</var> <i>/* sb16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11052">11052</th><td>  { <var>7984</var> <i>/* sb16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11053">11053</th><td>  { <var>7989</var> <i>/* sbe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11054">11054</th><td>  { <var>7989</var> <i>/* sbe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11055">11055</th><td>  { <var>7989</var> <i>/* sbe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11056">11056</th><td>  { <var>7989</var> <i>/* sbe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11057">11057</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11058">11058</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_IsPTR64bit_HasMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11059">11059</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11060">11060</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_IsPTR32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11061">11061</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11062">11062</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11063">11063</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11064">11064</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_IsPTR32bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11065">11065</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11066">11066</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_IsPTR64bit_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11067">11067</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11068">11068</th><td>  { <var>7993</var> <i>/* sc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11069">11069</th><td>  { <var>7996</var> <i>/* scd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="11070">11070</th><td>  { <var>7996</var> <i>/* scd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_HasMips32r6 },</td></tr>
<tr><th id="11071">11071</th><td>  { <var>7996</var> <i>/* scd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11072">11072</th><td>  { <var>7996</var> <i>/* scd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11073">11073</th><td>  { <var>8000</var> <i>/* sce */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11074">11074</th><td>  { <var>8000</var> <i>/* sce */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11075">11075</th><td>  { <var>8000</var> <i>/* sce */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11076">11076</th><td>  { <var>8000</var> <i>/* sce */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11077">11077</th><td>  { <var>8004</var> <i>/* sd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips3 },</td></tr>
<tr><th id="11078">11078</th><td>  { <var>8004</var> <i>/* sd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotMips3 },</td></tr>
<tr><th id="11079">11079</th><td>  { <var>8004</var> <i>/* sd */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="11080">11080</th><td>  { <var>8004</var> <i>/* sd */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimmPtr, AMFBS_HasStdEnc_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="11081">11081</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11082">11082</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11083">11083</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11084">11084</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11085">11085</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11086">11086</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11087">11087</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11088">11088</th><td>  { <var>8021</var> <i>/* sdc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_IsFP64bit_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11089">11089</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11090">11090</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11091">11091</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11092">11092</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11093">11093</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11094">11094</th><td>  { <var>8026</var> <i>/* sdc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11095">11095</th><td>  { <var>8031</var> <i>/* sdc3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP3AsmReg, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="11096">11096</th><td>  { <var>8031</var> <i>/* sdc3 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips2_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="11097">11097</th><td>  { <var>8036</var> <i>/* sdl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11098">11098</th><td>  { <var>8036</var> <i>/* sdl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11099">11099</th><td>  { <var>8040</var> <i>/* sdr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11100">11100</th><td>  { <var>8040</var> <i>/* sdr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_HasMips3_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11101">11101</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11102">11102</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11103">11103</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="11104">11104</th><td>  { <var>8044</var> <i>/* sdxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="11105">11105</th><td>  { <var>8050</var> <i>/* seb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11106">11106</th><td>  { <var>8050</var> <i>/* seb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11107">11107</th><td>  { <var>8050</var> <i>/* seb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11108">11108</th><td>  { <var>8050</var> <i>/* seb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11109">11109</th><td>  { <var>8054</var> <i>/* seh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11110">11110</th><td>  { <var>8054</var> <i>/* seh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11111">11111</th><td>  { <var>8054</var> <i>/* seh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11112">11112</th><td>  { <var>8054</var> <i>/* seh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11113">11113</th><td>  { <var>8058</var> <i>/* sel.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11114">11114</th><td>  { <var>8058</var> <i>/* sel.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11115">11115</th><td>  { <var>8064</var> <i>/* sel.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11116">11116</th><td>  { <var>8064</var> <i>/* sel.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11117">11117</th><td>  { <var>8070</var> <i>/* seleqz */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11118">11118</th><td>  { <var>8070</var> <i>/* seleqz */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11119">11119</th><td>  { <var>8070</var> <i>/* seleqz */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips32r6 },</td></tr>
<tr><th id="11120">11120</th><td>  { <var>8077</var> <i>/* seleqz.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11121">11121</th><td>  { <var>8077</var> <i>/* seleqz.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11122">11122</th><td>  { <var>8086</var> <i>/* seleqz.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11123">11123</th><td>  { <var>8086</var> <i>/* seleqz.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11124">11124</th><td>  { <var>8095</var> <i>/* selnez */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11125">11125</th><td>  { <var>8095</var> <i>/* selnez */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11126">11126</th><td>  { <var>8095</var> <i>/* selnez */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips32r6 },</td></tr>
<tr><th id="11127">11127</th><td>  { <var>8102</var> <i>/* selnez.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11128">11128</th><td>  { <var>8102</var> <i>/* selnez.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11129">11129</th><td>  { <var>8111</var> <i>/* selnez.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips32r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11130">11130</th><td>  { <var>8111</var> <i>/* selnez.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11131">11131</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11132">11132</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11133">11133</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11134">11134</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11135">11135</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11136">11136</th><td>  { <var>8120</var> <i>/* seq */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11137">11137</th><td>  { <var>8124</var> <i>/* seqi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11138">11138</th><td>  { <var>8124</var> <i>/* seqi */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11139">11139</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11140">11140</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11141">11141</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11142">11142</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11143">11143</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11144">11144</th><td>  { <var>8129</var> <i>/* sge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11145">11145</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11146">11146</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11147">11147</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11148">11148</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11149">11149</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11150">11150</th><td>  { <var>8133</var> <i>/* sgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11151">11151</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11152">11152</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11153">11153</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11154">11154</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11155">11155</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11156">11156</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11157">11157</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11158">11158</th><td>  { <var>8138</var> <i>/* sgt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11159">11159</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11160">11160</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11161">11161</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11162">11162</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11163">11163</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11164">11164</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11165">11165</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11166">11166</th><td>  { <var>8142</var> <i>/* sgtu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11167">11167</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11168">11168</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11169">11169</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11170">11170</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11171">11171</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11172">11172</th><td>  { <var>8147</var> <i>/* sh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="11173">11173</th><td>  { <var>8150</var> <i>/* sh16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11174">11174</th><td>  { <var>8150</var> <i>/* sh16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11175">11175</th><td>  { <var>8150</var> <i>/* sh16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11176">11176</th><td>  { <var>8150</var> <i>/* sh16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11177">11177</th><td>  { <var>8155</var> <i>/* she */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11178">11178</th><td>  { <var>8155</var> <i>/* she */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11179">11179</th><td>  { <var>8155</var> <i>/* she */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11180">11180</th><td>  { <var>8155</var> <i>/* she */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11181">11181</th><td>  { <var>8159</var> <i>/* shf.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11182">11182</th><td>  { <var>8165</var> <i>/* shf.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11183">11183</th><td>  { <var>8171</var> <i>/* shf.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11184">11184</th><td>  { <var>8177</var> <i>/* shilo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11185">11185</th><td>  { <var>8177</var> <i>/* shilo */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11186">11186</th><td>  { <var>8183</var> <i>/* shilov */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11187">11187</th><td>  { <var>8183</var> <i>/* shilov */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11188">11188</th><td>  { <var>8183</var> <i>/* shilov */</i>, <var>1</var> <i>/* 0 */</i>, MCK_ACC64DSPAsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11189">11189</th><td>  { <var>8183</var> <i>/* shilov */</i>, <var>2</var> <i>/* 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11190">11190</th><td>  { <var>8190</var> <i>/* shll.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11191">11191</th><td>  { <var>8190</var> <i>/* shll.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11192">11192</th><td>  { <var>8198</var> <i>/* shll.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11193">11193</th><td>  { <var>8198</var> <i>/* shll.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11194">11194</th><td>  { <var>8206</var> <i>/* shll_s.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11195">11195</th><td>  { <var>8206</var> <i>/* shll_s.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11196">11196</th><td>  { <var>8216</var> <i>/* shll_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11197">11197</th><td>  { <var>8216</var> <i>/* shll_s.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11198">11198</th><td>  { <var>8225</var> <i>/* shllv.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11199">11199</th><td>  { <var>8225</var> <i>/* shllv.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11200">11200</th><td>  { <var>8234</var> <i>/* shllv.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11201">11201</th><td>  { <var>8234</var> <i>/* shllv.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11202">11202</th><td>  { <var>8243</var> <i>/* shllv_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11203">11203</th><td>  { <var>8243</var> <i>/* shllv_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11204">11204</th><td>  { <var>8254</var> <i>/* shllv_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11205">11205</th><td>  { <var>8254</var> <i>/* shllv_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11206">11206</th><td>  { <var>8264</var> <i>/* shra.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11207">11207</th><td>  { <var>8264</var> <i>/* shra.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11208">11208</th><td>  { <var>8272</var> <i>/* shra.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11209">11209</th><td>  { <var>8272</var> <i>/* shra.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11210">11210</th><td>  { <var>8280</var> <i>/* shra_r.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11211">11211</th><td>  { <var>8280</var> <i>/* shra_r.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11212">11212</th><td>  { <var>8290</var> <i>/* shra_r.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11213">11213</th><td>  { <var>8290</var> <i>/* shra_r.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11214">11214</th><td>  { <var>8300</var> <i>/* shra_r.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11215">11215</th><td>  { <var>8300</var> <i>/* shra_r.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11216">11216</th><td>  { <var>8309</var> <i>/* shrav.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11217">11217</th><td>  { <var>8309</var> <i>/* shrav.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11218">11218</th><td>  { <var>8318</var> <i>/* shrav.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11219">11219</th><td>  { <var>8318</var> <i>/* shrav.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11220">11220</th><td>  { <var>8327</var> <i>/* shrav_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11221">11221</th><td>  { <var>8327</var> <i>/* shrav_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11222">11222</th><td>  { <var>8338</var> <i>/* shrav_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11223">11223</th><td>  { <var>8338</var> <i>/* shrav_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11224">11224</th><td>  { <var>8349</var> <i>/* shrav_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11225">11225</th><td>  { <var>8349</var> <i>/* shrav_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11226">11226</th><td>  { <var>8359</var> <i>/* shrl.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11227">11227</th><td>  { <var>8359</var> <i>/* shrl.ph */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11228">11228</th><td>  { <var>8367</var> <i>/* shrl.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11229">11229</th><td>  { <var>8367</var> <i>/* shrl.qb */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11230">11230</th><td>  { <var>8375</var> <i>/* shrlv.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11231">11231</th><td>  { <var>8375</var> <i>/* shrlv.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11232">11232</th><td>  { <var>8384</var> <i>/* shrlv.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11233">11233</th><td>  { <var>8384</var> <i>/* shrlv.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11234">11234</th><td>  { <var>8400</var> <i>/* sld.b */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11235">11235</th><td>  { <var>8400</var> <i>/* sld.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11236">11236</th><td>  { <var>8406</var> <i>/* sld.d */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11237">11237</th><td>  { <var>8406</var> <i>/* sld.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11238">11238</th><td>  { <var>8412</var> <i>/* sld.h */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11239">11239</th><td>  { <var>8412</var> <i>/* sld.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11240">11240</th><td>  { <var>8418</var> <i>/* sld.w */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11241">11241</th><td>  { <var>8418</var> <i>/* sld.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11242">11242</th><td>  { <var>8424</var> <i>/* sldi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11243">11243</th><td>  { <var>8431</var> <i>/* sldi.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11244">11244</th><td>  { <var>8438</var> <i>/* sldi.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11245">11245</th><td>  { <var>8445</var> <i>/* sldi.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11246">11246</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11247">11247</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11248">11248</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11249">11249</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11250">11250</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11251">11251</th><td>  { <var>8452</var> <i>/* sle */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11252">11252</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11253">11253</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11254">11254</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11255">11255</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11256">11256</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11257">11257</th><td>  { <var>8456</var> <i>/* sleu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11258">11258</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11259">11259</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11260">11260</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11261">11261</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11262">11262</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11263">11263</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11264">11264</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11265">11265</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11266">11266</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11267">11267</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11268">11268</th><td>  { <var>8461</var> <i>/* sll */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11269">11269</th><td>  { <var>8465</var> <i>/* sll.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11270">11270</th><td>  { <var>8471</var> <i>/* sll.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11271">11271</th><td>  { <var>8477</var> <i>/* sll.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11272">11272</th><td>  { <var>8483</var> <i>/* sll.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11273">11273</th><td>  { <var>8489</var> <i>/* sll16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11274">11274</th><td>  { <var>8489</var> <i>/* sll16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11275">11275</th><td>  { <var>8495</var> <i>/* slli.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11276">11276</th><td>  { <var>8502</var> <i>/* slli.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11277">11277</th><td>  { <var>8509</var> <i>/* slli.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11278">11278</th><td>  { <var>8516</var> <i>/* slli.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11279">11279</th><td>  { <var>8523</var> <i>/* sllv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11280">11280</th><td>  { <var>8523</var> <i>/* sllv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11281">11281</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11282">11282</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11283">11283</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11284">11284</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11285">11285</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11286">11286</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11287">11287</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11288">11288</th><td>  { <var>8528</var> <i>/* slt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11289">11289</th><td>  { <var>8532</var> <i>/* slti */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11290">11290</th><td>  { <var>8532</var> <i>/* slti */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11291">11291</th><td>  { <var>8537</var> <i>/* sltiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11292">11292</th><td>  { <var>8537</var> <i>/* sltiu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11293">11293</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11294">11294</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11295">11295</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11296">11296</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11297">11297</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11298">11298</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11299">11299</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11300">11300</th><td>  { <var>8543</var> <i>/* sltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_IsGP64bit },</td></tr>
<tr><th id="11301">11301</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11302">11302</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11303">11303</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11304">11304</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11305">11305</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotCnMips },</td></tr>
<tr><th id="11306">11306</th><td>  { <var>8548</var> <i>/* sne */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11307">11307</th><td>  { <var>8552</var> <i>/* snei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11308">11308</th><td>  { <var>8552</var> <i>/* snei */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11309">11309</th><td>  { <var>8557</var> <i>/* splat.b */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11310">11310</th><td>  { <var>8557</var> <i>/* splat.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11311">11311</th><td>  { <var>8565</var> <i>/* splat.d */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11312">11312</th><td>  { <var>8565</var> <i>/* splat.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11313">11313</th><td>  { <var>8573</var> <i>/* splat.h */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11314">11314</th><td>  { <var>8573</var> <i>/* splat.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11315">11315</th><td>  { <var>8581</var> <i>/* splat.w */</i>, <var>8</var> <i>/* 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11316">11316</th><td>  { <var>8581</var> <i>/* splat.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11317">11317</th><td>  { <var>8589</var> <i>/* splati.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11318">11318</th><td>  { <var>8598</var> <i>/* splati.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11319">11319</th><td>  { <var>8607</var> <i>/* splati.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11320">11320</th><td>  { <var>8616</var> <i>/* splati.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11321">11321</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11322">11322</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11323">11323</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11324">11324</th><td>  { <var>8625</var> <i>/* sqrt.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11325">11325</th><td>  { <var>8632</var> <i>/* sqrt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11326">11326</th><td>  { <var>8632</var> <i>/* sqrt.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11327">11327</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11328">11328</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11329">11329</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11330">11330</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11331">11331</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11332">11332</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11333">11333</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11334">11334</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11335">11335</th><td>  { <var>8639</var> <i>/* sra */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11336">11336</th><td>  { <var>8643</var> <i>/* sra.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11337">11337</th><td>  { <var>8649</var> <i>/* sra.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11338">11338</th><td>  { <var>8655</var> <i>/* sra.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11339">11339</th><td>  { <var>8661</var> <i>/* sra.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11340">11340</th><td>  { <var>8667</var> <i>/* srai.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11341">11341</th><td>  { <var>8674</var> <i>/* srai.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11342">11342</th><td>  { <var>8681</var> <i>/* srai.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11343">11343</th><td>  { <var>8688</var> <i>/* srai.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11344">11344</th><td>  { <var>8695</var> <i>/* srar.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11345">11345</th><td>  { <var>8702</var> <i>/* srar.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11346">11346</th><td>  { <var>8709</var> <i>/* srar.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11347">11347</th><td>  { <var>8716</var> <i>/* srar.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11348">11348</th><td>  { <var>8723</var> <i>/* srari.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11349">11349</th><td>  { <var>8731</var> <i>/* srari.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11350">11350</th><td>  { <var>8739</var> <i>/* srari.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11351">11351</th><td>  { <var>8747</var> <i>/* srari.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11352">11352</th><td>  { <var>8755</var> <i>/* srav */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11353">11353</th><td>  { <var>8755</var> <i>/* srav */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11354">11354</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11355">11355</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11356">11356</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11357">11357</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11358">11358</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11359">11359</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMicroMips },</td></tr>
<tr><th id="11360">11360</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11361">11361</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11362">11362</th><td>  { <var>8760</var> <i>/* srl */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11363">11363</th><td>  { <var>8764</var> <i>/* srl.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11364">11364</th><td>  { <var>8770</var> <i>/* srl.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11365">11365</th><td>  { <var>8776</var> <i>/* srl.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11366">11366</th><td>  { <var>8782</var> <i>/* srl.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11367">11367</th><td>  { <var>8788</var> <i>/* srl16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11368">11368</th><td>  { <var>8788</var> <i>/* srl16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11369">11369</th><td>  { <var>8794</var> <i>/* srli.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11370">11370</th><td>  { <var>8801</var> <i>/* srli.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11371">11371</th><td>  { <var>8808</var> <i>/* srli.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11372">11372</th><td>  { <var>8815</var> <i>/* srli.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11373">11373</th><td>  { <var>8822</var> <i>/* srlr.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11374">11374</th><td>  { <var>8829</var> <i>/* srlr.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11375">11375</th><td>  { <var>8836</var> <i>/* srlr.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11376">11376</th><td>  { <var>8843</var> <i>/* srlr.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11377">11377</th><td>  { <var>8850</var> <i>/* srlri.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11378">11378</th><td>  { <var>8858</var> <i>/* srlri.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11379">11379</th><td>  { <var>8866</var> <i>/* srlri.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11380">11380</th><td>  { <var>8874</var> <i>/* srlri.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11381">11381</th><td>  { <var>8882</var> <i>/* srlv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11382">11382</th><td>  { <var>8882</var> <i>/* srlv */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11383">11383</th><td>  { <var>8893</var> <i>/* st.b */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11384">11384</th><td>  { <var>8893</var> <i>/* st.b */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_0, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11385">11385</th><td>  { <var>8898</var> <i>/* st.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11386">11386</th><td>  { <var>8898</var> <i>/* st.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_3, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11387">11387</th><td>  { <var>8903</var> <i>/* st.h */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11388">11388</th><td>  { <var>8903</var> <i>/* st.h */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_1, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11389">11389</th><td>  { <var>8908</var> <i>/* st.w */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11390">11390</th><td>  { <var>8908</var> <i>/* st.w */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm10_2, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11391">11391</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11392">11392</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11393">11393</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11394">11394</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11395">11395</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InvNum, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11396">11396</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11397">11397</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11398">11398</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11399">11399</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11400">11400</th><td>  { <var>8913</var> <i>/* sub */</i>, <var>4</var> <i>/* 2 */</i>, MCK_InvNum, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6 },</td></tr>
<tr><th id="11401">11401</th><td>  { <var>8917</var> <i>/* sub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11402">11402</th><td>  { <var>8917</var> <i>/* sub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11403">11403</th><td>  { <var>8917</var> <i>/* sub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11404">11404</th><td>  { <var>8917</var> <i>/* sub.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11405">11405</th><td>  { <var>8923</var> <i>/* sub.ps */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11406">11406</th><td>  { <var>8930</var> <i>/* sub.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11407">11407</th><td>  { <var>8930</var> <i>/* sub.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11408">11408</th><td>  { <var>8930</var> <i>/* sub.s */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11409">11409</th><td>  { <var>8936</var> <i>/* subq.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11410">11410</th><td>  { <var>8936</var> <i>/* subq.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11411">11411</th><td>  { <var>8944</var> <i>/* subq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11412">11412</th><td>  { <var>8944</var> <i>/* subq_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11413">11413</th><td>  { <var>8954</var> <i>/* subq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11414">11414</th><td>  { <var>8954</var> <i>/* subq_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11415">11415</th><td>  { <var>8963</var> <i>/* subqh.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11416">11416</th><td>  { <var>8963</var> <i>/* subqh.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11417">11417</th><td>  { <var>8972</var> <i>/* subqh.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11418">11418</th><td>  { <var>8972</var> <i>/* subqh.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11419">11419</th><td>  { <var>8980</var> <i>/* subqh_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11420">11420</th><td>  { <var>8980</var> <i>/* subqh_r.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11421">11421</th><td>  { <var>8991</var> <i>/* subqh_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11422">11422</th><td>  { <var>8991</var> <i>/* subqh_r.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11423">11423</th><td>  { <var>9001</var> <i>/* subs_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11424">11424</th><td>  { <var>9010</var> <i>/* subs_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11425">11425</th><td>  { <var>9019</var> <i>/* subs_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11426">11426</th><td>  { <var>9028</var> <i>/* subs_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11427">11427</th><td>  { <var>9037</var> <i>/* subs_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11428">11428</th><td>  { <var>9046</var> <i>/* subs_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11429">11429</th><td>  { <var>9055</var> <i>/* subs_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11430">11430</th><td>  { <var>9064</var> <i>/* subs_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11431">11431</th><td>  { <var>9073</var> <i>/* subsus_u.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11432">11432</th><td>  { <var>9084</var> <i>/* subsus_u.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11433">11433</th><td>  { <var>9095</var> <i>/* subsus_u.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11434">11434</th><td>  { <var>9106</var> <i>/* subsus_u.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11435">11435</th><td>  { <var>9117</var> <i>/* subsuu_s.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11436">11436</th><td>  { <var>9128</var> <i>/* subsuu_s.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11437">11437</th><td>  { <var>9139</var> <i>/* subsuu_s.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11438">11438</th><td>  { <var>9150</var> <i>/* subsuu_s.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11439">11439</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11440">11440</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11441">11441</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11442">11442</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11443">11443</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InvNum, AMFBS_None },</td></tr>
<tr><th id="11444">11444</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11445">11445</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11446">11446</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11447">11447</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11448">11448</th><td>  { <var>9161</var> <i>/* subu */</i>, <var>4</var> <i>/* 2 */</i>, MCK_InvNum, AMFBS_None },</td></tr>
<tr><th id="11449">11449</th><td>  { <var>9166</var> <i>/* subu.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11450">11450</th><td>  { <var>9166</var> <i>/* subu.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11451">11451</th><td>  { <var>9174</var> <i>/* subu.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11452">11452</th><td>  { <var>9174</var> <i>/* subu.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11453">11453</th><td>  { <var>9182</var> <i>/* subu16 */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11454">11454</th><td>  { <var>9182</var> <i>/* subu16 */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11455">11455</th><td>  { <var>9189</var> <i>/* subu_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11456">11456</th><td>  { <var>9189</var> <i>/* subu_s.ph */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11457">11457</th><td>  { <var>9199</var> <i>/* subu_s.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11458">11458</th><td>  { <var>9199</var> <i>/* subu_s.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP },</td></tr>
<tr><th id="11459">11459</th><td>  { <var>9209</var> <i>/* subuh.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11460">11460</th><td>  { <var>9209</var> <i>/* subuh.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11461">11461</th><td>  { <var>9218</var> <i>/* subuh_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSPR2 },</td></tr>
<tr><th id="11462">11462</th><td>  { <var>9218</var> <i>/* subuh_r.qb */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSPR2 },</td></tr>
<tr><th id="11463">11463</th><td>  { <var>9229</var> <i>/* subv.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11464">11464</th><td>  { <var>9236</var> <i>/* subv.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11465">11465</th><td>  { <var>9243</var> <i>/* subv.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11466">11466</th><td>  { <var>9250</var> <i>/* subv.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11467">11467</th><td>  { <var>9257</var> <i>/* subvi.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11468">11468</th><td>  { <var>9265</var> <i>/* subvi.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11469">11469</th><td>  { <var>9273</var> <i>/* subvi.h */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11470">11470</th><td>  { <var>9281</var> <i>/* subvi.w */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11471">11471</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11472">11472</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11473">11473</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11474">11474</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips5_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11475">11475</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11476">11476</th><td>  { <var>9289</var> <i>/* suxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_IsFP64bit_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11477">11477</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11478">11478</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMemSP, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11479">11479</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11480">11480</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMemSP, AMFBS_InMicroMips },</td></tr>
<tr><th id="11481">11481</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11482">11482</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11483">11483</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_NotInMips16Mode_HasDSP },</td></tr>
<tr><th id="11484">11484</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_NotInMips16Mode_HasDSP },</td></tr>
<tr><th id="11485">11485</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11486">11486</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11487">11487</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11488">11488</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11489">11489</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11490">11490</th><td>  { <var>9295</var> <i>/* sw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="11491">11491</th><td>  { <var>9298</var> <i>/* sw16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11492">11492</th><td>  { <var>9298</var> <i>/* sw16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11493">11493</th><td>  { <var>9298</var> <i>/* sw16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPRMM16AsmRegZero, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11494">11494</th><td>  { <var>9298</var> <i>/* sw16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMem, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11495">11495</th><td>  { <var>9303</var> <i>/* swc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11496">11496</th><td>  { <var>9303</var> <i>/* swc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11497">11497</th><td>  { <var>9303</var> <i>/* swc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11498">11498</th><td>  { <var>9303</var> <i>/* swc1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11499">11499</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11500">11500</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_HasStdEnc_HasMips32r6_NotInMicroMips },</td></tr>
<tr><th id="11501">11501</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11502">11502</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm11_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11503">11503</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP2AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11504">11504</th><td>  { <var>9308</var> <i>/* swc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11505">11505</th><td>  { <var>9313</var> <i>/* swc3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_COP3AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="11506">11506</th><td>  { <var>9313</var> <i>/* swc3 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotCnMips_NotInMicroMips },</td></tr>
<tr><th id="11507">11507</th><td>  { <var>9318</var> <i>/* swe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11508">11508</th><td>  { <var>9318</var> <i>/* swe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11509">11509</th><td>  { <var>9318</var> <i>/* swe */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11510">11510</th><td>  { <var>9318</var> <i>/* swe */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_HasEVA },</td></tr>
<tr><th id="11511">11511</th><td>  { <var>9322</var> <i>/* swl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11512">11512</th><td>  { <var>9322</var> <i>/* swl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11513">11513</th><td>  { <var>9322</var> <i>/* swl */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11514">11514</th><td>  { <var>9322</var> <i>/* swl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11515">11515</th><td>  { <var>9326</var> <i>/* swle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11516">11516</th><td>  { <var>9326</var> <i>/* swle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11517">11517</th><td>  { <var>9326</var> <i>/* swle */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="11518">11518</th><td>  { <var>9326</var> <i>/* swle */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="11519">11519</th><td>  { <var>9331</var> <i>/* swm */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="11520">11520</th><td>  { <var>9331</var> <i>/* swm */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList, AMFBS_InMicroMips },</td></tr>
<tr><th id="11521">11521</th><td>  { <var>9335</var> <i>/* swm16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetUimm4, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11522">11522</th><td>  { <var>9335</var> <i>/* swm16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList16, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11523">11523</th><td>  { <var>9335</var> <i>/* swm16 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetUimm4, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11524">11524</th><td>  { <var>9335</var> <i>/* swm16 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList16, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11525">11525</th><td>  { <var>9341</var> <i>/* swm32 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips },</td></tr>
<tr><th id="11526">11526</th><td>  { <var>9341</var> <i>/* swm32 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_RegList, AMFBS_InMicroMips },</td></tr>
<tr><th id="11527">11527</th><td>  { <var>9347</var> <i>/* swp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11528">11528</th><td>  { <var>9347</var> <i>/* swp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm12_0, AMFBS_InMicroMips },</td></tr>
<tr><th id="11529">11529</th><td>  { <var>9351</var> <i>/* swr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11530">11530</th><td>  { <var>9351</var> <i>/* swr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_HasStdEnc_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11531">11531</th><td>  { <var>9351</var> <i>/* swr */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11532">11532</th><td>  { <var>9351</var> <i>/* swr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11533">11533</th><td>  { <var>9355</var> <i>/* swre */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11534">11534</th><td>  { <var>9355</var> <i>/* swre */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_HasStdEnc_HasMips32r2_NotMips32r6_NotMips64r6_HasEVA_NotInMicroMips },</td></tr>
<tr><th id="11535">11535</th><td>  { <var>9355</var> <i>/* swre */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="11536">11536</th><td>  { <var>9355</var> <i>/* swre */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemOffsetSimm9_0, AMFBS_InMicroMips_NotMips32r6_HasEVA },</td></tr>
<tr><th id="11537">11537</th><td>  { <var>9360</var> <i>/* swsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11538">11538</th><td>  { <var>9360</var> <i>/* swsp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MicroMipsMemSP, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11539">11539</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="11540">11540</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips4_32r2_NotMips32r6_NotMips64r6_IsNotSoftFloat },</td></tr>
<tr><th id="11541">11541</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11542">11542</th><td>  { <var>9365</var> <i>/* swxc1 */</i>, <var>10</var> <i>/* 1, 3 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11543">11543</th><td>  { <var>9376</var> <i>/* synci */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MemOffsetSimm16_0, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11544">11544</th><td>  { <var>9376</var> <i>/* synci */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11545">11545</th><td>  { <var>9376</var> <i>/* synci */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MemOffsetSimm16_0, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11546">11546</th><td>  { <var>9420</var> <i>/* teq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11547">11547</th><td>  { <var>9420</var> <i>/* teq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11548">11548</th><td>  { <var>9420</var> <i>/* teq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11549">11549</th><td>  { <var>9420</var> <i>/* teq */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11550">11550</th><td>  { <var>9424</var> <i>/* teqi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11551">11551</th><td>  { <var>9424</var> <i>/* teqi */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11552">11552</th><td>  { <var>9429</var> <i>/* tge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11553">11553</th><td>  { <var>9429</var> <i>/* tge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11554">11554</th><td>  { <var>9429</var> <i>/* tge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11555">11555</th><td>  { <var>9429</var> <i>/* tge */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11556">11556</th><td>  { <var>9433</var> <i>/* tgei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11557">11557</th><td>  { <var>9433</var> <i>/* tgei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11558">11558</th><td>  { <var>9438</var> <i>/* tgeiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11559">11559</th><td>  { <var>9438</var> <i>/* tgeiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11560">11560</th><td>  { <var>9444</var> <i>/* tgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11561">11561</th><td>  { <var>9444</var> <i>/* tgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11562">11562</th><td>  { <var>9444</var> <i>/* tgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11563">11563</th><td>  { <var>9444</var> <i>/* tgeu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11564">11564</th><td>  { <var>9529</var> <i>/* tlt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11565">11565</th><td>  { <var>9529</var> <i>/* tlt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11566">11566</th><td>  { <var>9529</var> <i>/* tlt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11567">11567</th><td>  { <var>9529</var> <i>/* tlt */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11568">11568</th><td>  { <var>9533</var> <i>/* tlti */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11569">11569</th><td>  { <var>9533</var> <i>/* tlti */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11570">11570</th><td>  { <var>9538</var> <i>/* tltiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11571">11571</th><td>  { <var>9538</var> <i>/* tltiu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11572">11572</th><td>  { <var>9544</var> <i>/* tltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11573">11573</th><td>  { <var>9544</var> <i>/* tltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11574">11574</th><td>  { <var>9544</var> <i>/* tltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11575">11575</th><td>  { <var>9544</var> <i>/* tltu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11576">11576</th><td>  { <var>9549</var> <i>/* tne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11577">11577</th><td>  { <var>9549</var> <i>/* tne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11578">11578</th><td>  { <var>9549</var> <i>/* tne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11579">11579</th><td>  { <var>9549</var> <i>/* tne */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotInMicroMips },</td></tr>
<tr><th id="11580">11580</th><td>  { <var>9553</var> <i>/* tnei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips2_NotMips32r6_NotMips64r6_NotInMicroMips },</td></tr>
<tr><th id="11581">11581</th><td>  { <var>9553</var> <i>/* tnei */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11582">11582</th><td>  { <var>9558</var> <i>/* trunc.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips3_32_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11583">11583</th><td>  { <var>9558</var> <i>/* trunc.l.d */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11584">11584</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11585">11585</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11586">11586</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11587">11587</th><td>  { <var>9568</var> <i>/* trunc.l.s */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11588">11588</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11589">11589</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_NotFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11590">11590</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11591">11591</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11592">11592</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11593">11593</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_HasStdEnc_IsFP64bit_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11594">11594</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11595">11595</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11596">11596</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_AFGR64AsmReg, AMFBS_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11597">11597</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11598">11598</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_NotFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11599">11599</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_FGR32AsmReg, AMFBS_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11600">11600</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>2</var> <i>/* 1 */</i>, MCK_FGR64AsmReg, AMFBS_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11601">11601</th><td>  { <var>9578</var> <i>/* trunc.w.d */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_IsFP64bit_IsNotSoftFloat },</td></tr>
<tr><th id="11602">11602</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_HasStdEnc_HasMips2_IsNotSoftFloat_NotInMicroMips },</td></tr>
<tr><th id="11603">11603</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_HasMips32r6_IsNotSoftFloat },</td></tr>
<tr><th id="11604">11604</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_InMicroMips_IsNotSoftFloat },</td></tr>
<tr><th id="11605">11605</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_FGR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11606">11606</th><td>  { <var>9588</var> <i>/* trunc.w.s */</i>, <var>4</var> <i>/* 2 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11607">11607</th><td>  { <var>9598</var> <i>/* ulh */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11608">11608</th><td>  { <var>9598</var> <i>/* ulh */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="11609">11609</th><td>  { <var>9602</var> <i>/* ulhu */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11610">11610</th><td>  { <var>9602</var> <i>/* ulhu */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="11611">11611</th><td>  { <var>9607</var> <i>/* ulw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11612">11612</th><td>  { <var>9607</var> <i>/* ulw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="11613">11613</th><td>  { <var>9611</var> <i>/* ush */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11614">11614</th><td>  { <var>9611</var> <i>/* ush */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="11615">11615</th><td>  { <var>9615</var> <i>/* usw */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_None },</td></tr>
<tr><th id="11616">11616</th><td>  { <var>9615</var> <i>/* usw */</i>, <var>2</var> <i>/* 1 */</i>, MCK_Mem, AMFBS_None },</td></tr>
<tr><th id="11617">11617</th><td>  { <var>9619</var> <i>/* v3mulu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11618">11618</th><td>  { <var>9619</var> <i>/* v3mulu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11619">11619</th><td>  { <var>9626</var> <i>/* vmm0 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11620">11620</th><td>  { <var>9626</var> <i>/* vmm0 */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11621">11621</th><td>  { <var>9631</var> <i>/* vmulu */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11622">11622</th><td>  { <var>9631</var> <i>/* vmulu */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR64AsmReg, AMFBS_HasCnMips },</td></tr>
<tr><th id="11623">11623</th><td>  { <var>9637</var> <i>/* vshf.b */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11624">11624</th><td>  { <var>9644</var> <i>/* vshf.d */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11625">11625</th><td>  { <var>9651</var> <i>/* vshf.h */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11626">11626</th><td>  { <var>9658</var> <i>/* vshf.w */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11627">11627</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP_NotInMicroMips },</td></tr>
<tr><th id="11628">11628</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP_InMicroMips },</td></tr>
<tr><th id="11629">11629</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasDSP },</td></tr>
<tr><th id="11630">11630</th><td>  { <var>9670</var> <i>/* wrdsp */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasDSP_NotInMicroMips },</td></tr>
<tr><th id="11631">11631</th><td>  { <var>9676</var> <i>/* wrpgpr */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11632">11632</th><td>  { <var>9683</var> <i>/* wsbh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMips32r2_NotInMicroMips },</td></tr>
<tr><th id="11633">11633</th><td>  { <var>9683</var> <i>/* wsbh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11634">11634</th><td>  { <var>9683</var> <i>/* wsbh */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11635">11635</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11636">11636</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11637">11637</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11638">11638</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11639">11639</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11640">11640</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11641">11641</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="11642">11642</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11643">11643</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11644">11644</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11645">11645</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11646">11646</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_IsGP32bit_NotInMicroMips },</td></tr>
<tr><th id="11647">11647</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips },</td></tr>
<tr><th id="11648">11648</th><td>  { <var>9688</var> <i>/* xor */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR64AsmReg, AMFBS_HasStdEnc_IsGP64bit_HasMips3_NotInMicroMips },</td></tr>
<tr><th id="11649">11649</th><td>  { <var>9692</var> <i>/* xor.v */</i>, <var>7</var> <i>/* 0, 1, 2 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11650">11650</th><td>  { <var>9698</var> <i>/* xor16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11651">11651</th><td>  { <var>9698</var> <i>/* xor16 */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPRMM16AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11652">11652</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11653">11653</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11654">11654</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11655">11655</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_HasMips32r6 },</td></tr>
<tr><th id="11656">11656</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_NotInMicroMips },</td></tr>
<tr><th id="11657">11657</th><td>  { <var>9704</var> <i>/* xori */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_InMicroMips_NotMips32r6 },</td></tr>
<tr><th id="11658">11658</th><td>  { <var>9709</var> <i>/* xori.b */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_MSA128AsmReg, AMFBS_HasStdEnc_HasMSA },</td></tr>
<tr><th id="11659">11659</th><td>  { <var>9716</var> <i>/* yield */</i>, <var>1</var> <i>/* 0 */</i>, MCK_GPR32AsmReg, AMFBS_HasMT_NotInMicroMips },</td></tr>
<tr><th id="11660">11660</th><td>  { <var>9716</var> <i>/* yield */</i>, <var>3</var> <i>/* 0, 1 */</i>, MCK_GPR32AsmReg, AMFBS_HasStdEnc_HasMT_NotInMicroMips },</td></tr>
<tr><th id="11661">11661</th><td>};</td></tr>
<tr><th id="11662">11662</th><td></td></tr>
<tr><th id="11663">11663</th><td>OperandMatchResultTy MipsAsmParser::</td></tr>
<tr><th id="11664">11664</th><td>tryCustomParseOperand(OperandVector &amp;Operands,</td></tr>
<tr><th id="11665">11665</th><td>                      <em>unsigned</em> MCK) {</td></tr>
<tr><th id="11666">11666</th><td></td></tr>
<tr><th id="11667">11667</th><td>  <b>switch</b>(MCK) {</td></tr>
<tr><th id="11668">11668</th><td>  <b>case</b> MCK_ACC64DSPAsmReg:</td></tr>
<tr><th id="11669">11669</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11670">11670</th><td>  <b>case</b> MCK_AFGR64AsmReg:</td></tr>
<tr><th id="11671">11671</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11672">11672</th><td>  <b>case</b> MCK_CCRAsmReg:</td></tr>
<tr><th id="11673">11673</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11674">11674</th><td>  <b>case</b> MCK_COP0AsmReg:</td></tr>
<tr><th id="11675">11675</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11676">11676</th><td>  <b>case</b> MCK_COP2AsmReg:</td></tr>
<tr><th id="11677">11677</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11678">11678</th><td>  <b>case</b> MCK_COP3AsmReg:</td></tr>
<tr><th id="11679">11679</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11680">11680</th><td>  <b>case</b> MCK_FCCAsmReg:</td></tr>
<tr><th id="11681">11681</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11682">11682</th><td>  <b>case</b> MCK_FGR32AsmReg:</td></tr>
<tr><th id="11683">11683</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11684">11684</th><td>  <b>case</b> MCK_FGR64AsmReg:</td></tr>
<tr><th id="11685">11685</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11686">11686</th><td>  <b>case</b> MCK_GPR32AsmReg:</td></tr>
<tr><th id="11687">11687</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11688">11688</th><td>  <b>case</b> MCK_GPR32NonZeroAsmReg:</td></tr>
<tr><th id="11689">11689</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11690">11690</th><td>  <b>case</b> MCK_GPR32ZeroAsmReg:</td></tr>
<tr><th id="11691">11691</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11692">11692</th><td>  <b>case</b> MCK_GPR64AsmReg:</td></tr>
<tr><th id="11693">11693</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11694">11694</th><td>  <b>case</b> MCK_GPRMM16AsmReg:</td></tr>
<tr><th id="11695">11695</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11696">11696</th><td>  <b>case</b> MCK_GPRMM16AsmRegMoveP:</td></tr>
<tr><th id="11697">11697</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11698">11698</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairFirst:</td></tr>
<tr><th id="11699">11699</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11700">11700</th><td>  <b>case</b> MCK_GPRMM16AsmRegMovePPairSecond:</td></tr>
<tr><th id="11701">11701</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11702">11702</th><td>  <b>case</b> MCK_GPRMM16AsmRegZero:</td></tr>
<tr><th id="11703">11703</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11704">11704</th><td>  <b>case</b> MCK_HI32DSPAsmReg:</td></tr>
<tr><th id="11705">11705</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11706">11706</th><td>  <b>case</b> MCK_HWRegsAsmReg:</td></tr>
<tr><th id="11707">11707</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11708">11708</th><td>  <b>case</b> MCK_LO32DSPAsmReg:</td></tr>
<tr><th id="11709">11709</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11710">11710</th><td>  <b>case</b> MCK_MSA128AsmReg:</td></tr>
<tr><th id="11711">11711</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11712">11712</th><td>  <b>case</b> MCK_MSACtrlAsmReg:</td></tr>
<tr><th id="11713">11713</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11714">11714</th><td>  <b>case</b> MCK_MicroMipsMemGP:</td></tr>
<tr><th id="11715">11715</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11716">11716</th><td>  <b>case</b> MCK_MicroMipsMem:</td></tr>
<tr><th id="11717">11717</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11718">11718</th><td>  <b>case</b> MCK_MicroMipsMemSP:</td></tr>
<tr><th id="11719">11719</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11720">11720</th><td>  <b>case</b> MCK_InvNum:</td></tr>
<tr><th id="11721">11721</th><td>    <b>return</b> parseInvNum(Operands);</td></tr>
<tr><th id="11722">11722</th><td>  <b>case</b> MCK_JumpTarget:</td></tr>
<tr><th id="11723">11723</th><td>    <b>return</b> parseJumpTarget(Operands);</td></tr>
<tr><th id="11724">11724</th><td>  <b>case</b> MCK_MemOffsetSimmPtr:</td></tr>
<tr><th id="11725">11725</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11726">11726</th><td>  <b>case</b> MCK_MemOffsetUimm4:</td></tr>
<tr><th id="11727">11727</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11728">11728</th><td>  <b>case</b> MCK_MemOffsetSimm9_0:</td></tr>
<tr><th id="11729">11729</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11730">11730</th><td>  <b>case</b> MCK_MemOffsetSimm10_0:</td></tr>
<tr><th id="11731">11731</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11732">11732</th><td>  <b>case</b> MCK_MemOffsetSimm11_0:</td></tr>
<tr><th id="11733">11733</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11734">11734</th><td>  <b>case</b> MCK_MemOffsetSimm12_0:</td></tr>
<tr><th id="11735">11735</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11736">11736</th><td>  <b>case</b> MCK_MemOffsetSimm16_0:</td></tr>
<tr><th id="11737">11737</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11738">11738</th><td>  <b>case</b> MCK_MemOffsetSimm10_1:</td></tr>
<tr><th id="11739">11739</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11740">11740</th><td>  <b>case</b> MCK_MemOffsetSimm10_2:</td></tr>
<tr><th id="11741">11741</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11742">11742</th><td>  <b>case</b> MCK_MemOffsetSimm10_3:</td></tr>
<tr><th id="11743">11743</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11744">11744</th><td>  <b>case</b> MCK_Mem:</td></tr>
<tr><th id="11745">11745</th><td>    <b>return</b> parseMemOperand(Operands);</td></tr>
<tr><th id="11746">11746</th><td>  <b>case</b> MCK_RegList16:</td></tr>
<tr><th id="11747">11747</th><td>    <b>return</b> parseRegisterList(Operands);</td></tr>
<tr><th id="11748">11748</th><td>  <b>case</b> MCK_RegList:</td></tr>
<tr><th id="11749">11749</th><td>    <b>return</b> parseRegisterList(Operands);</td></tr>
<tr><th id="11750">11750</th><td>  <b>case</b> MCK_StrictlyAFGR64AsmReg:</td></tr>
<tr><th id="11751">11751</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11752">11752</th><td>  <b>case</b> MCK_StrictlyFGR32AsmReg:</td></tr>
<tr><th id="11753">11753</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11754">11754</th><td>  <b>case</b> MCK_StrictlyFGR64AsmReg:</td></tr>
<tr><th id="11755">11755</th><td>    <b>return</b> parseAnyRegister(Operands);</td></tr>
<tr><th id="11756">11756</th><td>  <b>default</b>:</td></tr>
<tr><th id="11757">11757</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="11758">11758</th><td>  }</td></tr>
<tr><th id="11759">11759</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="11760">11760</th><td>}</td></tr>
<tr><th id="11761">11761</th><td></td></tr>
<tr><th id="11762">11762</th><td>OperandMatchResultTy MipsAsmParser::</td></tr>
<tr><th id="11763">11763</th><td>MatchOperandParserImpl(OperandVector &amp;Operands,</td></tr>
<tr><th id="11764">11764</th><td>                       StringRef Mnemonic,</td></tr>
<tr><th id="11765">11765</th><td>                       <em>bool</em> ParseForAllFeatures) {</td></tr>
<tr><th id="11766">11766</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="11767">11767</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="11768">11768</th><td></td></tr>
<tr><th id="11769">11769</th><td>  <i>// Get the next operand index.</i></td></tr>
<tr><th id="11770">11770</th><td>  <em>unsigned</em> NextOpNum = Operands.size() - <var>1</var>;</td></tr>
<tr><th id="11771">11771</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="11772">11772</th><td>  <em>auto</em> MnemonicRange =</td></tr>
<tr><th id="11773">11773</th><td>    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),</td></tr>
<tr><th id="11774">11774</th><td>                     Mnemonic, LessOpcodeOperand());</td></tr>
<tr><th id="11775">11775</th><td></td></tr>
<tr><th id="11776">11776</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="11777">11777</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="11778">11778</th><td></td></tr>
<tr><th id="11779">11779</th><td>  <b>for</b> (<em>const</em> OperandMatchEntry *it = MnemonicRange.first,</td></tr>
<tr><th id="11780">11780</th><td>       *ie = MnemonicRange.second; it != ie; ++it) {</td></tr>
<tr><th id="11781">11781</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="11782">11782</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="11783">11783</th><td></td></tr>
<tr><th id="11784">11784</th><td>    <i>// check if the available features match</i></td></tr>
<tr><th id="11785">11785</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="11786">11786</th><td>    <b>if</b> (!ParseForAllFeatures &amp;&amp; (AvailableFeatures &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="11787">11787</th><td>      <b>continue</b>;</td></tr>
<tr><th id="11788">11788</th><td></td></tr>
<tr><th id="11789">11789</th><td>    <i>// check if the operand in question has a custom parser.</i></td></tr>
<tr><th id="11790">11790</th><td>    <b>if</b> (!(it-&gt;OperandMask &amp; (<var>1</var> &lt;&lt; NextOpNum)))</td></tr>
<tr><th id="11791">11791</th><td>      <b>continue</b>;</td></tr>
<tr><th id="11792">11792</th><td></td></tr>
<tr><th id="11793">11793</th><td>    <i>// call custom parse method to handle the operand</i></td></tr>
<tr><th id="11794">11794</th><td>    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it-&gt;Class);</td></tr>
<tr><th id="11795">11795</th><td>    <b>if</b> (Result != MatchOperand_NoMatch)</td></tr>
<tr><th id="11796">11796</th><td>      <b>return</b> Result;</td></tr>
<tr><th id="11797">11797</th><td>  }</td></tr>
<tr><th id="11798">11798</th><td></td></tr>
<tr><th id="11799">11799</th><td>  <i>// Okay, we had no match.</i></td></tr>
<tr><th id="11800">11800</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="11801">11801</th><td>}</td></tr>
<tr><th id="11802">11802</th><td></td></tr>
<tr><th id="11803">11803</th><td><u>#<span data-ppcond="232">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="11804">11804</th><td></td></tr>
<tr><th id="11805">11805</th><td></td></tr>
<tr><th id="11806">11806</th><td><u>#<span data-ppcond="11806">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="11807">11807</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="11808">11808</th><td></td></tr>
<tr><th id="11809">11809</th><td><em>static</em> std::string MipsMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="11810">11810</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="11811">11811</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="11812">11812</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="11813">11813</th><td></td></tr>
<tr><th id="11814">11814</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="11815">11815</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="11816">11816</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="11817">11817</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="11818">11818</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="11819">11819</th><td>  }</td></tr>
<tr><th id="11820">11820</th><td></td></tr>
<tr><th id="11821">11821</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="11822">11822</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="11823">11823</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="11824">11824</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="11825">11825</th><td>      <b>continue</b>;</td></tr>
<tr><th id="11826">11826</th><td></td></tr>
<tr><th id="11827">11827</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="11828">11828</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="11829">11829</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="11830">11830</th><td>      <b>continue</b>;</td></tr>
<tr><th id="11831">11831</th><td></td></tr>
<tr><th id="11832">11832</th><td>    Prev = T;</td></tr>
<tr><th id="11833">11833</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="11834">11834</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="11835">11835</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="11836">11836</th><td>  }</td></tr>
<tr><th id="11837">11837</th><td></td></tr>
<tr><th id="11838">11838</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="11839">11839</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="11840">11840</th><td></td></tr>
<tr><th id="11841">11841</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="11842">11842</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="11843">11843</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="11844">11844</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="11845">11845</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="11846">11846</th><td>}</td></tr>
<tr><th id="11847">11847</th><td></td></tr>
<tr><th id="11848">11848</th><td><u>#<span data-ppcond="11806">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="11849">11849</th><td></td></tr>
<tr><th id="11850">11850</th><td></td></tr>
<tr><th id="11851">11851</th><td><u>#<span data-ppcond="11851">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="11852">11852</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="11853">11853</th><td></td></tr>
<tr><th id="11854">11854</th><td><em>static</em> <em>bool</em> MipsCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="11855">11855</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="11856">11856</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="11857">11857</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="11858">11858</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="11859">11859</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="11860">11860</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="11861">11861</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="11862">11862</th><td>  }</td></tr>
<tr><th id="11863">11863</th><td></td></tr>
<tr><th id="11864">11864</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="11865">11865</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="11866">11866</th><td></td></tr>
<tr><th id="11867">11867</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="11868">11868</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="11869">11869</th><td></td></tr>
<tr><th id="11870">11870</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="11871">11871</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="11872">11872</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="11873">11873</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="11874">11874</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="11875">11875</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="11876">11876</th><td>  }</td></tr>
<tr><th id="11877">11877</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="11878">11878</th><td>}</td></tr>
<tr><th id="11879">11879</th><td></td></tr>
<tr><th id="11880">11880</th><td><u>#<span data-ppcond="11851">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="11881">11881</th><td></td></tr>
<tr><th id="11882">11882</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp.html'>llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>