[["Keynote address: Design of secure systems - Where are the EDA tools?", ["Georg Sigl"], "https://doi.org/10.1109/ICCAD.2011.6105292", 0], ["Layout decomposition for triple patterning lithography.", ["Bei Yu", "Kun Yuan", "Boyang Zhang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105297", 8], ["Optimal layout decomposition for double patterning technology.", ["Xiaoping Tang", "Minsik Cho"], "https://doi.org/10.1109/ICCAD.2011.6105298", 5], ["A framework for double patterning-enabled design.", ["Rani S. Ghaida", "Kanak B. Agarwal", "Sani R. Nassif", "Xin Yuan", "Lars Liebmann", "Puneet Gupta"], "https://doi.org/10.1109/ICCAD.2011.6105299", 7], ["Unequal-error-protection codes in SRAMs for mobile multimedia applications.", ["Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1109/ICCAD.2011.6105300", 7], ["Detecting stability faults in sub-threshold SRAMs.", ["Chen-Wei Lin", "Hao-Yu Yang", "Chin-Yuan Huang", "Hung-Hsin Chen", "Mango Chia-Tso Chao"], "https://doi.org/10.1109/ICCAD.2011.6105301", 6], ["Pseudo-functional testing for small delay defects considering power supply noise effects.", ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2011.6105302", 6], ["A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding.", ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2011.6105303", 8], ["Bandwidth-aware reconfigurable cache design with hybrid memory technologies.", ["Jishen Zhao", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2011.6105304", 8], ["Feedback control based cache reliability enhancement for emerging multicores.", ["Hui Zhao", "Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105305", 7], ["GPU programming for EDA with OpenCL.", ["Rasit Onur Topaloglu", "Benedict R. Gaster"], "https://doi.org/10.1109/ICCAD.2011.6105306", 4], ["A SimPLR method for routability-driven placement.", ["Myung-Chul Kim", "Jin Hu", "Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2011.6105307", 7], ["Ripple: An effective routability-driven placer by iterative cell movement.", ["Xu He", "Tao Huang", "Linfu Xiao", "Haitong Tian", "Guxin Cui", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2011.6105308", 6], ["Routability-driven analytical placement for mixed-size circuit designs.", ["Meng-Kai Hsu", "Sheng Chou", "Tzu-Hen Lin", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105309", 5], ["PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs.", ["Yi-Lin Chuang", "Hong-Ting Lin", "Tsung-Yi Ho", "Yao-Wen Chang", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2011.6105310", 6], ["Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories.", ["Dimitri de Jonghe", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2011.6105311", 4], ["Optimal statistical chip disposition.", ["Vladimir Zolotov", "Jinjun Xiong"], "https://doi.org/10.1109/ICCAD.2011.6105312", 8], ["Temperature aware statistical static timing analysis.", ["Artem Rogachev", "Lu Wan", "Deming Chen"], "https://doi.org/10.1109/ICCAD.2011.6105313", 8], ["Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers.", ["Bing Li", "Ning Chen"], "https://doi.org/10.1109/ICCAD.2011.6105314", 7], ["Improving shared cache behavior of multithreaded object-oriented applications in multicores.", ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "https://doi.org/10.1109/ICCAD.2011.6105315", 8], ["CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique.", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2011.6105316", 8], ["Cooperative parallelization.", ["Praveen Yedlapalli", "Emre Kultursay", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105317", 8], ["Optimizing data locality using array tiling.", ["Wei Ding", "Yuanrui Zhang", "Jun Liu", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2011.6105318", 8], ["Assuring application-level correctness against soft errors.", ["Jason Cong", "Karthik Gururaj"], "https://doi.org/10.1109/ICCAD.2011.6105319", 8], ["The role of EDA in digital print automation and infrastructure optimization.", ["Krishnendu Chakrabarty", "Gary Dispoto", "Rick Bellamy", "Jun Zeng"], "https://doi.org/10.1109/ICCAD.2011.6105320", 4], ["Toward efficient spatial variation decomposition via sparse regression.", ["Wangyang Zhang", "Karthik Balakrishnan", "Xin Li", "Duane S. Boning", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2011.6105321", 8], ["REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations.", ["Charles Lamech", "Jim Aarestad", "Jim Plusquellic", "Reza M. Rad", "Kanak Agarwal"], "https://doi.org/10.1109/ICCAD.2011.6105322", 8], ["Accelerating aerial image simulation with GPU.", ["Hongbo Zhang", "Tan Yan", "Martin D. F. Wong", "Sanjay J. Patel"], "https://doi.org/10.1109/ICCAD.2011.6105323", 7], ["Combined loop transformation and hierarchy allocation for data reuse optimization.", ["Jason Cong", "Peng Zhang", "Yi Zou"], "https://doi.org/10.1109/ICCAD.2011.6105324", 8], ["High-level synthesis with distributed controller for fast timing closure.", ["Seokhyun Lee", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2011.6105325", 7], ["Synthesis of parallel binary machines.", ["Elena Dubrova"], "https://doi.org/10.1109/ICCAD.2011.6105326", 7], ["Chemical-mechanical polishing aware application-specific 3D NoC design.", ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2011.6105327", 6], ["Application-aware deadlock-free oblivious routing based on extended turn-model.", ["Ali Shafiee", "Mahdy Zolghadr", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ICCAD.2011.6105328", 6], ["Co-design of channel buffers and crossbar organizations in NoCs architectures.", ["Avinash Karanth Kodi", "Randy Morris", "Dominic DiTomaso", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ICCAD.2011.6105329", 8], ["Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated.", ["Hai Wei", "Jie Zhang", "Lan Wei", "Nishant Patil", "Albert Lin", "Max M. Shulaker", "Hong-Yu Chen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1109/ICCAD.2011.6105330", 4], ["Alternative design methodologies for the next generation logic switch.", ["Davide Sacchetto", "Michele De Marchi", "Giovanni De Micheli", "Yusuf Leblebici"], "https://doi.org/10.1109/ICCAD.2011.6105331", 4], ["Progress and outlook for STT-MRAM.", ["Yiming Huai", "Yuchen Zhou", "Ioan Tudosa", "Roger Malmhall", "Rajiv Ranjan", "Jing Zhang"], "https://doi.org/10.1109/ICCAD.2011.6105332", 0], ["Universal statistical cure for predicting memory loss.", ["Rajiv V. Joshi", "Rouwaida Kanj", "Peiyuan Wang", "Hai Li"], "https://doi.org/10.1109/ICCAD.2011.6105333", 4], ["Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits.", ["Guillaume Prenat", "Bernard Dieny", "Jean-Pierre Nozieres", "Gregory di Pendina", "Kholdoun Torki"], "https://doi.org/10.1109/ICCAD.2011.6105334", 6], ["Progress in CMOS-memristor integration.", ["Gilberto Medeiros-Ribeiro", "Janice H. Nickel", "J. Joshua Yang"], "https://doi.org/10.1109/ICCAD.2011.6105335", 4], ["MGR: Multi-level global router.", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2011.6105336", 6], ["Congestion analysis for global routing via integer programming.", ["Hamid Shojaei", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1109/ICCAD.2011.6105337", 7], ["High-quality global routing for multiple dynamic supply voltage designs.", ["Wen-Hao Liu", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1109/ICCAD.2011.6105338", 7], ["The future of clock network synthesis.", ["Cliff C. N. Sze"], "https://doi.org/10.1109/ICCAD.2011.6105339", 0], ["Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus.", ["Joseph N. Kozhaya", "Phillip Restle", "Haifeng Qian"], "https://doi.org/10.1109/ICCAD.2011.6105340", 5], ["Clocking design automation in Intel's Core i7 and future designs.", ["Ali M. El-Husseini", "Matthew Morrise"], "https://doi.org/10.1109/ICCAD.2011.6105341", 3], ["Algorithmic tuning of clock trees and derived non-tree structures.", ["Igor L. Markov", "Dongjin Lee"], "https://doi.org/10.1109/ICCAD.2011.6105342", 4], ["Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing.", ["Yen-Hung Lin", "Yongchan Ban", "David Z. Pan", "Yih-Lang Li"], "https://doi.org/10.1109/ICCAD.2011.6105343", 7], ["A jumper insertion algorithm under antenna ratio and timing constraints.", ["Xin Gao", "Luca Macchiarulo"], "https://doi.org/10.1109/ICCAD.2011.6105344", 8], ["Exploring high throughput computing paradigm for global routing.", ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1109/ICCAD.2011.6105345", 8], ["Escape routing for staggered-pin-array PCBs.", ["Yuan-Kai Ho", "Hsu-Chieh Lee", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105346", 4], ["Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.", ["Matthew Grange", "Axel Jantsch", "Roshan Weerasekera", "Dinesh Pamunuwa"], "https://doi.org/10.1109/ICCAD.2011.6105347", 8], ["The STeTSiMS STT-RAM simulation and modeling system.", ["Clinton Wills Smullen IV", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ICCAD.2011.6105348", 8], ["Massively parallel programming models used as hardware description languages: The OpenCL case.", ["Muhsen Owaida", "Nikolaos Bellas", "Christos D. Antonopoulos", "Konstantis Daloukas", "Charalambos Antoniadis"], "https://doi.org/10.1109/ICCAD.2011.6105349", 8], ["Neuromorphic modeling abstractions and simulation of large-scale cortical networks.", ["Jeffrey L. Krichmar", "Nikil D. Dutt", "Jayram Moorkanikara Nageswaran", "Micah Richert"], "https://doi.org/10.1109/ICCAD.2011.6105350", 5], ["A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis.", ["Yu Wang", "Mo Xu", "Ling Ren", "Xiaorui Zhang", "Di Wu", "Yong He", "Ningyi Xu", "Huazhong Yang"], "https://doi.org/10.1109/ICCAD.2011.6105352", 6], ["Fast statistical model of TiO2 thin-film memristor and design implication.", ["Miao Hu", "Hai Li", "Robinson E. Pino"], "https://doi.org/10.1109/ICCAD.2011.6105353", 8], ["Accelerated statistical simulation via on-demand Hermite spline interpolations.", ["Rouwaida Kanj", "Tong Li", "Rajiv V. Joshi", "Kanak Agarwal", "Ali Sadigh", "David Winston", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2011.6105354", 8], ["Structure preserving reduced-order modeling of linear periodic time-varying systems.", ["Ting Mei", "Heidi Thornquist", "Eric R. Keiter", "Scott A. Hutchinson"], "https://doi.org/10.1109/ICCAD.2011.6105355", 6], ["ModSpec: An open, flexible specification framework for multi-domain device modelling.", ["David Amsallem", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2011.6105356", 8], ["Delay optimization using SOP balancing.", ["Alan Mishchenko", "Robert K. Brayton", "Stephen Jang", "Victor N. Kravets"], "https://doi.org/10.1109/ICCAD.2011.6105357", 8], ["Match and replace - A functional ECO engine for multi-error circuit rectification.", ["Shao-Lun Huang", "Wei-Hsun Lin", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105358", 6], ["Towards completely automatic decoder synthesis.", ["Hsiou-Yuan Liu", "Yen-Cheng Chou", "Chen-Hsuan Lin", "Jie-Hong R. Jiang"], "https://doi.org/10.1109/ICCAD.2011.6105359", 7], ["On rewiring and simplification for canonicity in threshold logic circuits.", ["Pin-Yi Kuo", "Chun-Yao Wang", "Ching-Yi Huang"], "https://doi.org/10.1109/ICCAD.2011.6105360", 8], ["Inferring assertion for complementary synthesis.", ["ShengYu Shen", "Ying Qin", "Jianmin Zhang"], "https://doi.org/10.1109/ICCAD.2011.6105361", 8], ["Statistical aging analysis with process variation consideration.", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", 8], ["A new method for multiparameter robust stability distribution analysis of linear analog circuits.", ["Changhao Yan", "Sheng-Guo Wang", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2011.6105363", 8], ["Failure diagnosis of asymmetric aging under NBTI.", ["Jyothi Bhaskarr Velamala", "Venkatesa Ravi", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2011.6105364", 6], ["In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation.", ["Zahra Lak", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2011.6105365", 8], ["Online clock skew tuning for timing speculation.", ["Rong Ye", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2011.6105366", 6], ["Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips.", ["Tsung-Wei Huang", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2011.6105367", 8], ["Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously.", ["Yehua Su", "Wenjing Rao"], "https://doi.org/10.1109/ICCAD.2011.6105368", 7], ["Device-architecture co-optimization of STT-RAM based memory for low power embedded systems.", ["Cong Xu", "Dimin Niu", "Xiaochun Zhu", "Seung H. Kang", "Matt Nowak", "Yuan Xie"], "https://doi.org/10.1109/ICCAD.2011.6105369", 8], ["STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view.", ["Yaojun Zhang", "Xiaobin Wang", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2011.6105370", 7], ["2011 TAU power grid simulation contest: Benchmark suite and results.", ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2011.6105371", 4], ["PowerRush: A linear simulator for power grid.", ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2011.6105372", 6], ["Fast static analysis of power grids: Algorithms and implementations.", ["Zhiyu Zeng", "Tong Xu", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2011.6105373", 6], ["On the preconditioner of conjugate gradient method - A power grid simulation perspective.", ["Chung-Han Chou", "Nien-Yu Tsai", "Hao Yu", "Che-Rung Lee", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105374", 4], ["PTrace: Derivative-free local tracing of bicriterial design tradeoffs.", ["Amith Singhee"], "https://doi.org/10.1109/ICCAD.2011.6105375", 5], ["A methodology for local resonant clock synthesis using LC-assisted local clock buffers.", ["Walter James Condley", "Xuchu Hu", "Matthew R. Guthaus"], "https://doi.org/10.1109/ICCAD.2011.6105376", 4], ["A corner stitching compliant B\u2217-tree representation and its applications to analog placement.", ["Hui-Fang Tsao", "Pang-Yen Chou", "Shih-Lun Huang", "Yao-Wen Chang", "Mark Po-Hung Lin", "Duan-Ping Chen", "Dick Liu"], "https://doi.org/10.1109/ICCAD.2011.6105377", 5], ["Heterogeneous B\u2217-trees for analog placement with symmetry and regularity considerations.", ["Pang-Yen Chou", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105378", 5], ["Fast analog layout prototyping for nanometer design migration.", ["Yi-Peng Weng", "Hung-Ming Chen", "Tung-Chieh Chen", "Po-Cheng Pan", "Chien-Hung Chen", "Wei-Zen Chen"], "https://doi.org/10.1109/ICCAD.2011.6105379", 6], ["Model order reduction of fully parameterized systems by recursive least square optimization.", ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2011.6105380", 8], ["Fast poisson solver preconditioned method for robust power grid analysis.", ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "https://doi.org/10.1109/ICCAD.2011.6105381", 6], ["Modeling and estimation of power supply noise using linear programming.", ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2011.6105382", 6], ["Power grid analysis with hierarchical support graphs.", ["Xueqian Zhao", "Jia Wang", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2011.6105383", 5], ["Vectorless verification of RLC power grids with transient current constraints.", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1109/ICCAD.2011.6105384", 7], ["Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs.", ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105385", 8], ["Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC.", ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105386", 8], ["Variation-aware electromigration analysis of power/ground networks.", ["Di-An Li", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2011.6105387", 6], ["Low-power multiple-bit upset tolerant memory optimization.", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1109/ICCAD.2011.6105388", 5], ["Mitigating FPGA interconnect soft errors by in-place LUT inversion.", ["Naifeng Jing", "Ju-Yueh Lee", "Weifeng He", "Zhigang Mao", "Lei He"], "https://doi.org/10.1109/ICCAD.2011.6105389", 5], ["Debugging with dominance: On-the-fly RTL debug solution implications.", ["Hratch Mangassarian", "Andreas G. Veneris", "Duncan Exon Smith", "Sean Safarpour"], "https://doi.org/10.1109/ICCAD.2011.6105390", 8], ["Simulation-based signal selection for state restoration in silicon debug.", ["Debapriya Chatterjee", "Calvin McCarter", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2011.6105391", 7], ["Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques.", ["Bo-Han Wu", "Chun-Ju Yang", "Chia-Cheng Tso", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105392", 6], ["Identifying the optimal energy-efficient operating points of parallel workloads.", ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "https://doi.org/10.1109/ICCAD.2011.6105393", 8], ["System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia.", ["Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2011.6105394", 8], ["Balanced reconfiguration of storage banks in a hybrid electrical energy storage system.", ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2011.6105395", 8], ["Multilevel tree fusion for robust clock networks.", ["Dongjin Lee", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2011.6105396", 8], ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power.", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", 7], ["Useful-skew clock optimization for multi-power mode designs.", ["Hsuan-Ming Chou", "Hao Yu", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105398", 4], ["ATree-based topology synthesis for on-chip network.", ["Jason Cong", "Yuhui Huang", "Bo Yuan"], "https://doi.org/10.1109/ICCAD.2011.6105399", 8], ["Formal verification of phase-locked loops using reachability analysis and continuization.", ["Matthias Althoff", "Soner Yaldiz", "Akshay Rajhans", "Xin Li", "Bruce H. Krogh", "Larry T. Pileggi"], "https://doi.org/10.1109/ICCAD.2011.6105400", 8], ["MACACO: Modeling and analysis of circuits for approximate computing.", ["Rangharajan Venkatesan", "Amit Agarwal", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ICCAD.2011.6105401", 7], ["Property-specific sequential invariant extraction for SAT-based unbounded model checking.", ["Hu-Hsi Yeh", "Cheng-Yin Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1109/ICCAD.2011.6105402", 5], ["Automatic formal verification of multithreaded pipelined microprocessors.", ["Miroslav N. Velev", "Ping Gao"], "https://doi.org/10.1109/ICCAD.2011.6105403", 8], ["Accelerating RTL simulation with GPUs.", ["Hao Qian", "Yangdong Deng"], "https://doi.org/10.1109/ICCAD.2011.6105404", 7], ["CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques.", ["Sheng Li", "Ke Chen", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ICCAD.2011.6105405", 8], ["A trace compression algorithm targeting power estimation of long benchmarks.", ["Andrey Ayupov", "Steven M. Burns"], "https://doi.org/10.1109/ICCAD.2011.6105406", 6], ["A theoretical probabilistic simulation framework for dynamic power estimation.", ["Lei Wang", "Markus Olbrich", "Erich Barke", "Thomas Buchner", "Markus Buhler", "Philipp V. Panitz"], "https://doi.org/10.1109/ICCAD.2011.6105407", 8], ["Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management.", ["Hai Wang", "Sheldon X.-D. Tan", "Guangdeng Liao", "Rafael Quintanilla", "Ashish Gupta"], "https://doi.org/10.1109/ICCAD.2011.6105408", 8], ["Gate sizing and device technology selection algorithms for high-performance industrial designs.", ["Muhammet Mustafa Ozdal", "Steven M. Burns", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2011.6105409", 8], ["Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization.", ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"], "https://doi.org/10.1109/ICCAD.2011.6105410", 4], ["The approximation scheme for peak power driven voltage partitioning.", ["Jia Wang", "Xiaodao Chen", "Chen Liao", "Shiyan Hu"], "https://doi.org/10.1109/ICCAD.2011.6105411", 6], ["Timing ECO optimization via B\u00e9zier curve smoothing and fixability identification.", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2011.6105412", 5], ["Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs.", ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "https://doi.org/10.1109/ICCAD.2011.6105413", 8], ["Post-silicon bug diagnosis with inconsistent executions.", ["Andrew DeOrio", "Daya Shanker Khudia", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2011.6105414", 7], ["On proving the efficiency of alternative RF tests.", ["Nathan Kupp", "Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Yiorgos Makris"], "https://doi.org/10.1109/ICCAD.2011.6105415", 6], ["Statistical defect-detection analysis of test sets using readily-available tester data.", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1109/ICCAD.2011.6105416", 6], ["A robust architecture for post-silicon skew tuning.", ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2011.6105417", 5], ["A low-swing crossbar and link generator for low-power networks-on-chip.", ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Li-Shiuan Peh"], "https://doi.org/10.1109/ICCAD.2011.6105418", 8], ["Exploring heterogeneous NoC design space.", ["Hui Zhao", "Mahmut T. Kandemir", "Wei Ding", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2011.6105419", 7], ["Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging.", ["Eliyah Kilada", "Kenneth S. Stevens"], "https://doi.org/10.1109/ICCAD.2011.6105420", 8], ["Robust passive hardware metering.", ["Sheng Wei", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2011.6105421", 8], ["A framework for accelerating neuromorphic-vision algorithms on FPGAs.", ["Michael DeBole", "Ahmed Al-Maashri", "Matthew Cotter", "Chi-Li Yu", "Chaitali Chakrabarti", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2011.6105351", 4]]