

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Fri Mar 17 13:50:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2502647809|  2561548289|  25.026 sec|  25.615 sec|  2502647810|  2561548290|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403     |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
        |grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414    |tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH    |      592|      592|   5.920 us|   5.920 us|   592|   592|       no|
        |grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422               |tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3               |     1845|     1845|  18.450 us|  18.450 us|  1845|  1845|       no|
        |grp_tiled_conv_Pipeline_BIAS_fu_427                                                          |tiled_conv_Pipeline_BIAS                                                          |        7|        7|  70.000 ns|  70.000 ns|     7|     7|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
        |grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458               |tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9               |      156|      156|   1.560 us|   1.560 us|   156|   156|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+
        |                                                    |     Latency (cycles)    |    Iteration    |  Initiation Interval  | Trip |          |
        |                      Loop Name                     |     min    |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL_TILE_DEPTH                      |  2502647808|  2561548288|  305499 ~ 312689|          -|          -|  8192|        no|
        | + VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6  |      301760|      301760|              164|          -|          -|  1840|        no|
        +----------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 34 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_group = alloca i32 1"   --->   Operation 35 'alloca' 'kernel_group' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2 = alloca i32 1"   --->   Operation 36 'alloca' 'conv_bias_buf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2 = alloca i32 1"   --->   Operation 37 'alloca' 'conv_bias_buf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2 = alloca i32 1"   --->   Operation 38 'alloca' 'conv_bias_buf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2 = alloca i32 1"   --->   Operation 39 'alloca' 'conv_bias_buf_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 40 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten232 = alloca i32 1"   --->   Operation 41 'alloca' 'indvar_flatten232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 42 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten311 = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 44 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 45 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 46 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 47 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_loc = alloca i64 1"   --->   Operation 48 'alloca' 'lhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_3_loc = alloca i64 1"   --->   Operation 49 'alloca' 'conv_bias_buf_V_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3_loc = alloca i64 1"   --->   Operation 50 'alloca' 'conv_bias_buf_V_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_3_loc = alloca i64 1"   --->   Operation 51 'alloca' 'conv_bias_buf_V_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_3_loc = alloca i64 1"   --->   Operation 52 'alloca' 'conv_bias_buf_V_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [tiled_conv.cpp:13]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_19, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_20, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_19, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_20, void @empty_10, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_19, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_20, void @empty, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_19, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_20, void @empty_12, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_3, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_20, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 67 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 68 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (3.25ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 69 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i15 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 70 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln887 = store i15 0, i11 %conv_out_buf_V_addr"   --->   Operation 71 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln43 = store i14 0, i14 %indvar_flatten311" [tiled_conv.cpp:43]   --->   Operation 72 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln43 = store i5 0, i5 %ti" [tiled_conv.cpp:43]   --->   Operation 73 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln43 = store i11 0, i11 %indvar_flatten232" [tiled_conv.cpp:43]   --->   Operation 74 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln43 = store i6 0, i6 %tj" [tiled_conv.cpp:43]   --->   Operation 75 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln43 = store i5 0, i5 %kernel_group" [tiled_conv.cpp:43]   --->   Operation 76 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body97" [tiled_conv.cpp:43]   --->   Operation 77 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.22>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tj_1 = load i6 %tj"   --->   Operation 78 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten311_load = load i14 %indvar_flatten311" [tiled_conv.cpp:43]   --->   Operation 79 'load' 'indvar_flatten311_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i6 %tj_1"   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0"   --->   Operation 81 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0"   --->   Operation 82 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %p_shl3"   --->   Operation 83 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2"   --->   Operation 84 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0"   --->   Operation 85 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0"   --->   Operation 86 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %tmp_6" [tiled_conv.cpp:52]   --->   Operation 87 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln50_1 = add i11 %p_shl2_cast, i11 %p_shl3_cast" [utils.cpp:50]   --->   Operation 88 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i7 %tmp_4" [utils.cpp:133]   --->   Operation 89 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.82ns)   --->   "%add_ln133 = add i10 %zext_ln133_1, i10 %zext_ln52" [utils.cpp:133]   --->   Operation 90 'add' 'add_ln133' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln133_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133, i1 0" [utils.cpp:133]   --->   Operation 91 'bitconcatenate' 'shl_ln133_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.20ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten311_load, i14 8192" [tiled_conv.cpp:43]   --->   Operation 92 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln43_2 = add i14 %indvar_flatten311_load, i14 1" [tiled_conv.cpp:43]   --->   Operation 93 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc109, void %for.end111" [tiled_conv.cpp:43]   --->   Operation 94 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_group_load = load i5 %kernel_group" [tiled_conv.cpp:52]   --->   Operation 95 'load' 'kernel_group_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten232_load_1 = load i11 %indvar_flatten232" [tiled_conv.cpp:46]   --->   Operation 96 'load' 'indvar_flatten232_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ti_load = load i5 %ti" [tiled_conv.cpp:43]   --->   Operation 97 'load' 'ti_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln43 = add i5 %ti_load, i5 1" [tiled_conv.cpp:43]   --->   Operation 98 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten232_load_1, i11 512" [tiled_conv.cpp:46]   --->   Operation 99 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.21ns)   --->   "%p_mid2256_v_v = select i1 %icmp_ln46, i5 %add_ln43, i5 %ti_load" [tiled_conv.cpp:46]   --->   Operation 100 'select' 'p_mid2256_v_v' <Predicate = (!icmp_ln43)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_mid2258_v_v = zext i5 %p_mid2256_v_v" [tiled_conv.cpp:46]   --->   Operation 101 'zext' 'p_mid2258_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node p_mid2258)   --->   "%p_mid2258_v = mul i11 %p_mid2258_v_v, i11 46" [tiled_conv.cpp:46]   --->   Operation 102 'mul' 'p_mid2258_v' <Predicate = (!icmp_ln43)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_mid2310)   --->   "%not_exitcond_flatten234 = xor i1 %icmp_ln46, i1 1" [tiled_conv.cpp:46]   --->   Operation 103 'xor' 'not_exitcond_flatten234' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.36ns)   --->   "%icmp_ln52 = icmp_eq  i5 %kernel_group_load, i5 16" [tiled_conv.cpp:52]   --->   Operation 104 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln43)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln52_mid2310 = and i1 %icmp_ln52, i1 %not_exitcond_flatten234" [tiled_conv.cpp:52]   --->   Operation 105 'and' 'icmp_ln52_mid2310' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %icmp_ln52_mid2310, i1 %icmp_ln46" [utils.cpp:24]   --->   Operation 106 'or' 'or_ln24' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, i5 0, i5 %kernel_group_load" [utils.cpp:24]   --->   Operation 107 'select' 'select_ln24' <Predicate = (!icmp_ln43)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i5 %select_ln24" [tiled_conv.cpp:52]   --->   Operation 108 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i5 %select_ln24" [tiled_conv.cpp:54]   --->   Operation 109 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 110 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln54 = mul i16 %zext_ln52_2, i16 1176" [tiled_conv.cpp:54]   --->   Operation 110 'mul' 'mul_ln54' <Predicate = (!icmp_ln43)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [tiled_conv.cpp:90]   --->   Operation 111 'ret' 'ret_ln90' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 112 [1/1] (1.18ns)   --->   "%tj_mid2247 = select i1 %icmp_ln46, i6 0, i6 %tj_1" [tiled_conv.cpp:46]   --->   Operation 112 'select' 'tj_mid2247' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node p_mid2258)   --->   "%p_mid2258_v = mul i11 %p_mid2258_v_v, i11 46" [tiled_conv.cpp:46]   --->   Operation 113 'mul' 'p_mid2258_v' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%p_cast30_mid2284 = select i1 %icmp_ln46, i7 0, i7 %tmp_4" [tiled_conv.cpp:46]   --->   Operation 114 'select' 'p_cast30_mid2284' <Predicate = (!icmp_ln52_mid2310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%zext_ln52_mid2288 = select i1 %icmp_ln46, i9 0, i9 %tmp_6" [tiled_conv.cpp:46]   --->   Operation 115 'select' 'zext_ln52_mid2288' <Predicate = (!icmp_ln52_mid2310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_3)   --->   "%zext_ln50_1_mid2292 = select i1 %icmp_ln46, i11 0, i11 %add_ln50_1" [tiled_conv.cpp:46]   --->   Operation 116 'select' 'zext_ln50_1_mid2292' <Predicate = (!icmp_ln52_mid2310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_4)   --->   "%zext_ln133_6_mid2308 = select i1 %icmp_ln46, i11 0, i11 %shl_ln133_3" [tiled_conv.cpp:46]   --->   Operation 117 'select' 'zext_ln133_6_mid2308' <Predicate = (!icmp_ln52_mid2310)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln46 = add i6 %tj_mid2247, i6 1" [tiled_conv.cpp:46]   --->   Operation 118 'add' 'add_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty_48 = trunc i6 %add_ln46" [tiled_conv.cpp:46]   --->   Operation 119 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_48, i5 0" [tiled_conv.cpp:46]   --->   Operation 120 'bitconcatenate' 'p_shl2_mid1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_48, i3 0" [tiled_conv.cpp:46]   --->   Operation 121 'bitconcatenate' 'p_shl3_mid1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i8 %p_shl3_mid1" [tiled_conv.cpp:46]   --->   Operation 122 'zext' 'p_shl3_cast_mid1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i10 %p_shl2_mid1" [tiled_conv.cpp:46]   --->   Operation 123 'zext' 'p_shl2_cast_mid1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_48, i2 0" [tiled_conv.cpp:46]   --->   Operation 124 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24_1 = select i1 %icmp_ln52_mid2310, i7 %p_mid, i7 %p_cast30_mid2284" [utils.cpp:24]   --->   Operation 125 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_48, i4 0" [tiled_conv.cpp:46]   --->   Operation 126 'bitconcatenate' 'p_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i9 %p_mid2" [tiled_conv.cpp:52]   --->   Operation 127 'zext' 'zext_ln52_1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %icmp_ln52_mid2310, i9 %p_mid2, i9 %zext_ln52_mid2288" [utils.cpp:24]   --->   Operation 128 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln50 = add i11 %p_shl2_cast_mid1, i11 %p_shl3_cast_mid1" [utils.cpp:50]   --->   Operation 129 'add' 'add_ln50' <Predicate = (icmp_ln52_mid2310)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_3 = select i1 %icmp_ln52_mid2310, i11 %add_ln50, i11 %zext_ln50_1_mid2292" [utils.cpp:24]   --->   Operation 130 'select' 'select_ln24_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i7 %p_mid" [utils.cpp:133]   --->   Operation 131 'zext' 'zext_ln133_3' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln133_1 = add i10 %zext_ln133_3, i10 %zext_ln52_1" [utils.cpp:133]   --->   Operation 132 'add' 'add_ln133_1' <Predicate = (icmp_ln52_mid2310)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_4)   --->   "%shl_ln133_3_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln133_1, i1 0" [utils.cpp:133]   --->   Operation 133 'bitconcatenate' 'shl_ln133_3_mid1' <Predicate = (icmp_ln52_mid2310)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_4 = select i1 %icmp_ln52_mid2310, i11 %shl_ln133_3_mid1, i11 %zext_ln133_6_mid2308" [utils.cpp:24]   --->   Operation 134 'select' 'select_ln24_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.18ns)   --->   "%select_ln46 = select i1 %icmp_ln52_mid2310, i6 %add_ln46, i6 %tj_mid2247" [tiled_conv.cpp:46]   --->   Operation 135 'select' 'select_ln46' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln54 = mul i16 %zext_ln52_2, i16 1176" [tiled_conv.cpp:54]   --->   Operation 136 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node p_mid2258)   --->   "%p_mid2258_v = mul i11 %p_mid2258_v_v, i11 46" [tiled_conv.cpp:46]   --->   Operation 137 'mul' 'p_mid2258_v' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [2/2] (2.10ns) (root node of the DSP)   --->   "%p_mid2258 = add i11 %p_mid2258_v, i11 2045" [tiled_conv.cpp:46]   --->   Operation 138 'add' 'p_mid2258' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln54 = mul i16 %zext_ln52_2, i16 1176" [tiled_conv.cpp:54]   --->   Operation 139 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.98>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 141 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_mid2256_v = zext i5 %p_mid2256_v_v" [tiled_conv.cpp:46]   --->   Operation 142 'zext' 'p_mid2256_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.78ns)   --->   "%p_mid2256 = mul i9 %p_mid2256_v, i9 23" [tiled_conv.cpp:46]   --->   Operation 143 'mul' 'p_mid2256' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/2] (2.10ns) (root node of the DSP)   --->   "%p_mid2258 = add i11 %p_mid2258_v, i11 2045" [tiled_conv.cpp:46]   --->   Operation 144 'add' 'p_mid2258' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str"   --->   Operation 145 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %select_ln24_4" [tiled_conv.cpp:46]   --->   Operation 146 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [tiled_conv.cpp:52]   --->   Operation 147 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln54, i3 0" [tiled_conv.cpp:54]   --->   Operation 148 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i7 %shl_ln" [tiled_conv.cpp:54]   --->   Operation 149 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (3.52ns)   --->   "%add_ln54 = add i64 %zext_ln54, i64 %layer_bias_read" [tiled_conv.cpp:54]   --->   Operation 150 'add' 'add_ln54' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln54 = mul i16 %zext_ln52_2, i16 1176" [tiled_conv.cpp:54]   --->   Operation 151 'mul' 'mul_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i16 %mul_ln54" [tiled_conv.cpp:54]   --->   Operation 152 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln54_1 = add i64 %zext_ln54_1, i64 %layer_weights_read" [tiled_conv.cpp:54]   --->   Operation 153 'add' 'add_ln54_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.36ns)   --->   "%icmp_ln54 = icmp_eq  i5 %select_ln24, i5 0" [tiled_conv.cpp:54]   --->   Operation 154 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc, void %for.body9.i.preheader" [tiled_conv.cpp:54]   --->   Operation 155 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.88ns)   --->   "%p_mid130 = icmp_ugt  i11 %p_mid2258, i11 735" [tiled_conv.cpp:46]   --->   Operation 156 'icmp' 'p_mid130' <Predicate = (icmp_ln54)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln46 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %p_mid2258, i64 %input_feature_map_read, i1 %p_mid130, i16 %conv_in_buf_V, i11 %select_ln24_3" [tiled_conv.cpp:46]   --->   Operation 157 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln46 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %p_mid2258, i64 %input_feature_map_read, i1 %p_mid130, i16 %conv_in_buf_V, i11 %select_ln24_3" [tiled_conv.cpp:46]   --->   Operation 158 'call' 'call_ln46' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln54_1, i32 1, i32 63" [utils.cpp:76]   --->   Operation 160 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i63 %trunc_ln" [utils.cpp:76]   --->   Operation 161 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln76" [utils.cpp:76]   --->   Operation 162 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [7/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 163 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln54, i32 1, i32 63" [utils.cpp:94]   --->   Operation 164 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 165 [6/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 165 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 166 [5/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 166 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 167 [4/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 167 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 168 [3/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 168 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 169 [2/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 169 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 170 [1/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:76]   --->   Operation 170 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 171 [2/2] (0.00ns)   --->   "%call_ln76 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i16 %conv_wt_buf_V" [utils.cpp:76]   --->   Operation 171 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 172 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, i15 %conv_out_buf_V"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln76 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i16 %conv_wt_buf_V" [utils.cpp:76]   --->   Operation 173 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, i15 %conv_out_buf_V"   --->   Operation 174 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i63 %trunc_ln2" [utils.cpp:94]   --->   Operation 175 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln94" [utils.cpp:94]   --->   Operation 176 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 177 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 178 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 178 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 179 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 179 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 180 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 180 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 181 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 181 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 182 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 182 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 183 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:94]   --->   Operation 183 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2_load = load i16 %conv_bias_buf_V_0_2"   --->   Operation 184 'load' 'conv_bias_buf_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2_load = load i16 %conv_bias_buf_V_1_2"   --->   Operation 185 'load' 'conv_bias_buf_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2_load = load i16 %conv_bias_buf_V_2_2"   --->   Operation 186 'load' 'conv_bias_buf_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2_load = load i16 %conv_bias_buf_V_3_2"   --->   Operation 187 'load' 'conv_bias_buf_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [2/2] (1.58ns)   --->   "%call_ln94 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_2_load, i16 %conv_bias_buf_V_2_2_load, i16 %conv_bias_buf_V_1_2_load, i16 %conv_bias_buf_V_0_2_load, i16 %wt, i63 %trunc_ln2, i16 %conv_bias_buf_V_3_3_loc, i16 %conv_bias_buf_V_2_3_loc, i16 %conv_bias_buf_V_1_3_loc, i16 %conv_bias_buf_V_0_3_loc" [utils.cpp:94]   --->   Operation 188 'call' 'call_ln94' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln94 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_2_load, i16 %conv_bias_buf_V_2_2_load, i16 %conv_bias_buf_V_1_2_load, i16 %conv_bias_buf_V_0_2_load, i16 %wt, i63 %trunc_ln2, i16 %conv_bias_buf_V_3_3_loc, i16 %conv_bias_buf_V_2_3_loc, i16 %conv_bias_buf_V_1_3_loc, i16 %conv_bias_buf_V_0_3_loc" [utils.cpp:94]   --->   Operation 189 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.58>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_3_loc_load = load i16 %conv_bias_buf_V_3_3_loc"   --->   Operation 190 'load' 'conv_bias_buf_V_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_3_loc_load = load i16 %conv_bias_buf_V_2_3_loc"   --->   Operation 191 'load' 'conv_bias_buf_V_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3_loc_load = load i16 %conv_bias_buf_V_1_3_loc"   --->   Operation 192 'load' 'conv_bias_buf_V_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_3_loc_load = load i16 %conv_bias_buf_V_0_3_loc"   --->   Operation 193 'load' 'conv_bias_buf_V_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_7.i" [conv_7x7.cpp:38]   --->   Operation 194 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 26 <SV = 25> <Delay = 6.73>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i11 %add_ln38_1, void %for.inc107.i, i11 0, void %for.inc" [conv_7x7.cpp:38]   --->   Operation 195 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%kernel = phi i3 %select_ln38_2, void %for.inc107.i, i3 0, void %for.inc" [conv_7x7.cpp:38]   --->   Operation 196 'phi' 'kernel' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%indvar_flatten147 = phi i10 %select_ln40_4, void %for.inc107.i, i10 0, void %for.inc" [conv_7x7.cpp:40]   --->   Operation 197 'phi' 'indvar_flatten147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%oh = phi i5 %select_ln40_2, void %for.inc107.i, i5 0, void %for.inc" [conv_7x7.cpp:40]   --->   Operation 198 'phi' 'oh' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%h = phi i6 %select_ln40_3, void %for.inc107.i, i6 0, void %for.inc" [conv_7x7.cpp:40]   --->   Operation 199 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%w = phi i6 %add_ln41, void %for.inc107.i, i6 0, void %for.inc" [conv_7x7.cpp:41]   --->   Operation 200 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%ow = phi i5 %add_ln41_1, void %for.inc107.i, i5 0, void %for.inc" [conv_7x7.cpp:41]   --->   Operation 201 'phi' 'ow' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%empty_39 = trunc i3 %kernel" [conv_7x7.cpp:38]   --->   Operation 202 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.82ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_3_3_loc_load, i2 %empty_39" [conv_7x7.cpp:38]   --->   Operation 203 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (1.88ns)   --->   "%icmp_ln38 = icmp_eq  i11 %indvar_flatten163, i11 1840" [conv_7x7.cpp:38]   --->   Operation 204 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (1.63ns)   --->   "%add_ln38_1 = add i11 %indvar_flatten163, i11 1" [conv_7x7.cpp:38]   --->   Operation 205 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc107.i, void %_Z8conv_7x7PA23_A20_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA52_A46_S2_PA3_A7_A7_S2_PS2_.exit" [conv_7x7.cpp:38]   --->   Operation 206 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %kernel, i3 1" [conv_7x7.cpp:38]   --->   Operation 207 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 208 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten147, i10 460" [conv_7x7.cpp:40]   --->   Operation 208 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (1.21ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i5 0, i5 %oh" [conv_7x7.cpp:38]   --->   Operation 209 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (1.18ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i6 0, i6 %h" [conv_7x7.cpp:38]   --->   Operation 210 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (0.98ns)   --->   "%select_ln38_2 = select i1 %icmp_ln40, i3 %add_ln38, i3 %kernel" [conv_7x7.cpp:38]   --->   Operation 211 'select' 'select_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln38_2"   --->   Operation 212 'zext' 'zext_ln1319' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 213 [3/3] (1.05ns) (grouped into DSP with root node empty_43)   --->   "%empty_41 = mul i8 %zext_ln1319, i8 23"   --->   Operation 213 'mul' 'empty_41' <Predicate = (!icmp_ln38)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%empty_42 = trunc i3 %add_ln38" [conv_7x7.cpp:38]   --->   Operation 214 'trunc' 'empty_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (1.82ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_3_3_loc_load, i2 %empty_42" [conv_7x7.cpp:38]   --->   Operation 215 'mux' 'tmp_mid1' <Predicate = (!icmp_ln38)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.80ns)   --->   "%select_ln38_3 = select i1 %icmp_ln40, i16 %tmp_mid1, i16 %tmp" [conv_7x7.cpp:38]   --->   Operation 216 'select' 'select_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i16 %select_ln38_3" [conv_7x7.cpp:38]   --->   Operation 217 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln40, i1 1" [conv_7x7.cpp:38]   --->   Operation 218 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (1.36ns)   --->   "%icmp_ln41 = icmp_eq  i5 %ow, i5 20" [conv_7x7.cpp:41]   --->   Operation 219 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln41, i1 %xor_ln38" [conv_7x7.cpp:38]   --->   Operation 220 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %select_ln38_1, i6 2" [conv_7x7.cpp:40]   --->   Operation 221 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (1.78ns)   --->   "%add_ln40_1 = add i5 %select_ln38, i5 1" [conv_7x7.cpp:40]   --->   Operation 222 'add' 'add_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.97ns)   --->   "%or_ln40 = or i1 %and_ln38, i1 %icmp_ln40" [conv_7x7.cpp:40]   --->   Operation 223 'or' 'or_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 224 [1/1] (1.18ns)   --->   "%select_ln40 = select i1 %or_ln40, i6 0, i6 %w" [conv_7x7.cpp:40]   --->   Operation 224 'select' 'select_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 225 [1/1] (1.21ns)   --->   "%select_ln40_1 = select i1 %or_ln40, i5 0, i5 %ow" [conv_7x7.cpp:40]   --->   Operation 225 'select' 'select_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (1.21ns)   --->   "%select_ln40_2 = select i1 %and_ln38, i5 %add_ln40_1, i5 %select_ln38" [conv_7x7.cpp:40]   --->   Operation 226 'select' 'select_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (1.18ns)   --->   "%select_ln40_3 = select i1 %and_ln38, i6 %add_ln40, i6 %select_ln38_1" [conv_7x7.cpp:40]   --->   Operation 227 'select' 'select_ln40_3' <Predicate = (!icmp_ln38)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln41 = add i6 %select_ln40, i6 2" [conv_7x7.cpp:41]   --->   Operation 228 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (1.78ns)   --->   "%add_ln41_1 = add i5 %select_ln40_1, i5 1" [conv_7x7.cpp:41]   --->   Operation 229 'add' 'add_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (1.73ns)   --->   "%add_ln40_2 = add i10 %indvar_flatten147, i10 1" [conv_7x7.cpp:40]   --->   Operation 230 'add' 'add_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 231 [1/1] (0.68ns)   --->   "%select_ln40_4 = select i1 %icmp_ln40, i10 1, i10 %add_ln40_2" [conv_7x7.cpp:40]   --->   Operation 231 'select' 'select_ln40_4' <Predicate = (!icmp_ln38)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%indvar_flatten232_load = load i11 %indvar_flatten232" [tiled_conv.cpp:46]   --->   Operation 232 'load' 'indvar_flatten232_load' <Predicate = (icmp_ln38 & !icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln54, i2 0" [utils.cpp:73]   --->   Operation 233 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln133_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid2256, i10 0" [utils.cpp:133]   --->   Operation 234 'bitconcatenate' 'shl_ln133_mid' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln133_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid2256, i8 0" [utils.cpp:133]   --->   Operation 235 'bitconcatenate' 'shl_ln133_1_mid' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i17 %shl_ln133_1_mid" [utils.cpp:128]   --->   Operation 236 'zext' 'zext_ln128_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln133_9 = add i19 %shl_ln133_mid, i19 %zext_ln46" [utils.cpp:133]   --->   Operation 237 'add' 'add_ln133_9' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 238 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln133_10 = add i19 %add_ln133_9, i19 %zext_ln128_1" [utils.cpp:133]   --->   Operation 238 'add' 'add_ln133_10' <Predicate = (icmp_ln38)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 239 [2/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln1, i64 %output_feature_map_read, i9 %p_mid2256, i11 %select_ln24_4, i19 %shl_ln133_mid, i17 %shl_ln133_1_mid, i19 %add_ln133_10, i15 %conv_out_buf_V, i7 %select_ln24_1, i9 %select_ln24_2" [utils.cpp:73]   --->   Operation 239 'call' 'call_ln73' <Predicate = (icmp_ln38)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 240 [1/1] (1.78ns)   --->   "%add_ln52 = add i5 %select_ln24, i5 1" [tiled_conv.cpp:52]   --->   Operation 240 'add' 'add_ln52' <Predicate = (icmp_ln38)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (1.63ns)   --->   "%add_ln46_2 = add i11 %indvar_flatten232_load, i11 1" [tiled_conv.cpp:46]   --->   Operation 241 'add' 'add_ln46_2' <Predicate = (icmp_ln38 & !icmp_ln46)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/1] (0.69ns)   --->   "%select_ln46_1 = select i1 %icmp_ln46, i11 1, i11 %add_ln46_2" [tiled_conv.cpp:46]   --->   Operation 242 'select' 'select_ln46_1' <Predicate = (icmp_ln38)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln52 = store i14 %add_ln43_2, i14 %indvar_flatten311" [tiled_conv.cpp:52]   --->   Operation 243 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_26 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %p_mid2256_v_v, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 244 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_26 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln52 = store i11 %select_ln46_1, i11 %indvar_flatten232" [tiled_conv.cpp:52]   --->   Operation 245 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_26 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln52 = store i6 %select_ln46, i6 %tj" [tiled_conv.cpp:52]   --->   Operation 246 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %conv_bias_buf_V_3_3_loc_load, i16 %conv_bias_buf_V_3_2" [tiled_conv.cpp:52]   --->   Operation 247 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %conv_bias_buf_V_2_3_loc_load, i16 %conv_bias_buf_V_2_2" [tiled_conv.cpp:52]   --->   Operation 248 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %conv_bias_buf_V_1_3_loc_load, i16 %conv_bias_buf_V_1_2" [tiled_conv.cpp:52]   --->   Operation 249 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %conv_bias_buf_V_0_3_loc_load, i16 %conv_bias_buf_V_0_2" [tiled_conv.cpp:52]   --->   Operation 250 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %kernel_group" [tiled_conv.cpp:52]   --->   Operation 251 'store' 'store_ln52' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 27 <SV = 26> <Delay = 1.05>
ST_27 : Operation 252 [2/3] (1.05ns) (grouped into DSP with root node empty_43)   --->   "%empty_41 = mul i8 %zext_ln1319, i8 23"   --->   Operation 252 'mul' 'empty_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.10>
ST_28 : Operation 253 [1/3] (0.00ns) (grouped into DSP with root node empty_43)   --->   "%empty_41 = mul i8 %zext_ln1319, i8 23"   --->   Operation 253 'mul' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%select_ln40_2_cast = zext i5 %select_ln40_2" [conv_7x7.cpp:40]   --->   Operation 254 'zext' 'select_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_43 = add i8 %empty_41, i8 %select_ln40_2_cast"   --->   Operation 255 'add' 'empty_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 5.85>
ST_29 : Operation 256 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_43 = add i8 %empty_41, i8 %select_ln40_2_cast"   --->   Operation 256 'add' 'empty_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%empty_44 = trunc i8 %empty_43"   --->   Operation 257 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_44, i4 0"   --->   Operation 258 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_43, i2 0"   --->   Operation 259 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl7 = zext i10 %tmp_1"   --->   Operation 260 'zext' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_45 = add i11 %p_shl6, i11 %p_shl7"   --->   Operation 261 'add' 'empty_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%select_ln40_1_cast = zext i5 %select_ln40_1" [conv_7x7.cpp:40]   --->   Operation 262 'zext' 'select_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%empty_46 = add i11 %empty_45, i11 %select_ln40_1_cast"   --->   Operation 263 'add' 'empty_46' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%p_cast406 = zext i11 %empty_46"   --->   Operation 264 'zext' 'p_cast406' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns)   --->   "%out_fm_buf_V_addr = getelementptr i15 %conv_out_buf_V, i64 0, i64 %p_cast406"   --->   Operation 265 'getelementptr' 'out_fm_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 266 [2/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i11 %out_fm_buf_V_addr"   --->   Operation 266 'load' 'out_fm_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>

State 31 <SV = 30> <Delay = 4.84>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i3 %select_ln38_2"   --->   Operation 267 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln38_2, i2 0"   --->   Operation 268 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i5 %tmp_s"   --->   Operation 269 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (1.78ns)   --->   "%sub_ln1319 = sub i6 %zext_ln1319_4, i6 %zext_ln1319_3"   --->   Operation 270 'sub' 'sub_ln1319' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 271 [1/2] (3.25ns)   --->   "%out_fm_buf_V_load = load i11 %out_fm_buf_V_addr"   --->   Operation 271 'load' 'out_fm_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_31 : Operation 272 [2/2] (1.58ns)   --->   "%call_ln883 = call void @tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9, i15 %out_fm_buf_V_load, i6 %select_ln40_3, i6 %sub_ln1319, i16 %conv_wt_buf_V, i6 %select_ln40, i16 %conv_in_buf_V, i16 %lhs_loc"   --->   Operation 272 'call' 'call_ln883' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln883 = call void @tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9, i15 %out_fm_buf_V_load, i6 %select_ln40_3, i6 %sub_ln1319, i16 %conv_wt_buf_V, i6 %select_ln40, i16 %conv_in_buf_V, i16 %lhs_loc"   --->   Operation 273 'call' 'call_ln883' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.08>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6_str"   --->   Operation 274 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 275 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_5_VITIS_LOOP_41_6_str"   --->   Operation 276 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_7x7.cpp:41]   --->   Operation 277 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%lhs_loc_load = load i16 %lhs_loc"   --->   Operation 278 'load' 'lhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln859 = trunc i16 %lhs_loc_load"   --->   Operation 279 'trunc' 'trunc_ln859' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %lhs_loc_load, i16 %select_ln38_3"   --->   Operation 280 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 281 [1/1] (1.94ns)   --->   "%add_ln1696 = add i15 %trunc_ln859, i15 %trunc_ln38"   --->   Operation 281 'add' 'add_ln1696' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln859, i32 15"   --->   Operation 282 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 283 [1/1] (0.75ns)   --->   "%select_ln54 = select i1 %tmp_2, i15 0, i15 %add_ln1696" [conv_7x7.cpp:54]   --->   Operation 283 'select' 'select_ln54' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln54 = store i15 %select_ln54, i11 %out_fm_buf_V_addr" [conv_7x7.cpp:54]   --->   Operation 284 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1840> <RAM>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_43_7.i" [conv_7x7.cpp:41]   --->   Operation 285 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 34 <SV = 26> <Delay = 0.00>
ST_34 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln1, i64 %output_feature_map_read, i9 %p_mid2256, i11 %select_ln24_4, i19 %shl_ln133_mid, i17 %shl_ln133_1_mid, i19 %add_ln133_10, i15 %conv_out_buf_V, i7 %select_ln24_1, i9 %select_ln24_2" [utils.cpp:73]   --->   Operation 286 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body97" [tiled_conv.cpp:52]   --->   Operation 287 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group                 (alloca           ) [ 01111111111111111111111111111111111]
conv_bias_buf_V_0_2          (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_1_2          (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_2_2          (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_3_2          (alloca           ) [ 00111111111111111111111111111111111]
tj                           (alloca           ) [ 01111111111111111111111111111111111]
indvar_flatten232            (alloca           ) [ 01111111111111111111111111111111111]
ti                           (alloca           ) [ 01111111111111111111111111111111111]
indvar_flatten311            (alloca           ) [ 01111111111111111111111111111111111]
output_feature_map_read      (read             ) [ 00111111111111111111111111111111111]
layer_bias_read              (read             ) [ 00111111111111111111111111111111111]
layer_weights_read           (read             ) [ 00111111111111111111111111111111111]
input_feature_map_read       (read             ) [ 00111111111111111111111111111111111]
lhs_loc                      (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_0_3_loc      (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_1_3_loc      (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_2_3_loc      (alloca           ) [ 00111111111111111111111111111111111]
conv_bias_buf_V_3_3_loc      (alloca           ) [ 00111111111111111111111111111111111]
spectopmodule_ln13           (spectopmodule    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 00000000000000000000000000000000000]
conv_in_buf_V                (alloca           ) [ 00111111111111111111111111111111111]
conv_wt_buf_V                (alloca           ) [ 00111111111111111111111111111111111]
conv_out_buf_V               (alloca           ) [ 00111111111111111111111111111111111]
conv_out_buf_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln887                  (store            ) [ 00000000000000000000000000000000000]
store_ln43                   (store            ) [ 00000000000000000000000000000000000]
store_ln43                   (store            ) [ 00000000000000000000000000000000000]
store_ln43                   (store            ) [ 00000000000000000000000000000000000]
store_ln43                   (store            ) [ 00000000000000000000000000000000000]
store_ln43                   (store            ) [ 00000000000000000000000000000000000]
br_ln43                      (br               ) [ 00000000000000000000000000000000000]
tj_1                         (load             ) [ 00010000000000000000000000000000000]
indvar_flatten311_load       (load             ) [ 00000000000000000000000000000000000]
empty                        (trunc            ) [ 00000000000000000000000000000000000]
p_shl2                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3_cast                  (zext             ) [ 00000000000000000000000000000000000]
p_shl2_cast                  (zext             ) [ 00000000000000000000000000000000000]
tmp_4                        (bitconcatenate   ) [ 00010000000000000000000000000000000]
tmp_6                        (bitconcatenate   ) [ 00010000000000000000000000000000000]
zext_ln52                    (zext             ) [ 00000000000000000000000000000000000]
add_ln50_1                   (add              ) [ 00010000000000000000000000000000000]
zext_ln133_1                 (zext             ) [ 00000000000000000000000000000000000]
add_ln133                    (add              ) [ 00000000000000000000000000000000000]
shl_ln133_3                  (bitconcatenate   ) [ 00010000000000000000000000000000000]
icmp_ln43                    (icmp             ) [ 00111111111111111111111111111111111]
add_ln43_2                   (add              ) [ 00011111111111111111111111111111110]
br_ln43                      (br               ) [ 00000000000000000000000000000000000]
kernel_group_load            (load             ) [ 00000000000000000000000000000000000]
indvar_flatten232_load_1     (load             ) [ 00000000000000000000000000000000000]
ti_load                      (load             ) [ 00000000000000000000000000000000000]
add_ln43                     (add              ) [ 00000000000000000000000000000000000]
icmp_ln46                    (icmp             ) [ 00011111111111111111111111111111110]
p_mid2256_v_v                (select           ) [ 00011111111111111111111111111111110]
p_mid2258_v_v                (zext             ) [ 00011000000000000000000000000000000]
not_exitcond_flatten234      (xor              ) [ 00000000000000000000000000000000000]
icmp_ln52                    (icmp             ) [ 00000000000000000000000000000000000]
icmp_ln52_mid2310            (and              ) [ 00010000000000000000000000000000000]
or_ln24                      (or               ) [ 00000000000000000000000000000000000]
select_ln24                  (select           ) [ 00011111111111111111111111111111110]
zext_ln52_2                  (zext             ) [ 00011100000000000000000000000000000]
trunc_ln54                   (trunc            ) [ 00011111111111111111111111111111110]
ret_ln90                     (ret              ) [ 00000000000000000000000000000000000]
tj_mid2247                   (select           ) [ 00000000000000000000000000000000000]
p_cast30_mid2284             (select           ) [ 00000000000000000000000000000000000]
zext_ln52_mid2288            (select           ) [ 00000000000000000000000000000000000]
zext_ln50_1_mid2292          (select           ) [ 00000000000000000000000000000000000]
zext_ln133_6_mid2308         (select           ) [ 00000000000000000000000000000000000]
add_ln46                     (add              ) [ 00000000000000000000000000000000000]
empty_48                     (trunc            ) [ 00000000000000000000000000000000000]
p_shl2_mid1                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3_mid1                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3_cast_mid1             (zext             ) [ 00000000000000000000000000000000000]
p_shl2_cast_mid1             (zext             ) [ 00000000000000000000000000000000000]
p_mid                        (bitconcatenate   ) [ 00000000000000000000000000000000000]
select_ln24_1                (select           ) [ 00001111111111111111111111111111111]
p_mid2                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln52_1                  (zext             ) [ 00000000000000000000000000000000000]
select_ln24_2                (select           ) [ 00001111111111111111111111111111111]
add_ln50                     (add              ) [ 00000000000000000000000000000000000]
select_ln24_3                (select           ) [ 00001111000000000000000000000000000]
zext_ln133_3                 (zext             ) [ 00000000000000000000000000000000000]
add_ln133_1                  (add              ) [ 00000000000000000000000000000000000]
shl_ln133_3_mid1             (bitconcatenate   ) [ 00000000000000000000000000000000000]
select_ln24_4                (select           ) [ 00001111111111111111111111111111111]
select_ln46                  (select           ) [ 00001111111111111111111111111111110]
p_mid2258_v                  (mul              ) [ 00000100000000000000000000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000000000000000000000000]
empty_47                     (speclooptripcount) [ 00000000000000000000000000000000000]
p_mid2256_v                  (zext             ) [ 00000000000000000000000000000000000]
p_mid2256                    (mul              ) [ 00000011111111111111111111111111111]
p_mid2258                    (add              ) [ 00000011000000000000000000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000000000000000000000000]
zext_ln46                    (zext             ) [ 00000011111111111111111111111111110]
specloopname_ln52            (specloopname     ) [ 00000000000000000000000000000000000]
shl_ln                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln54                    (zext             ) [ 00000000000000000000000000000000000]
add_ln54                     (add              ) [ 00000011000000000000000000000000000]
mul_ln54                     (mul              ) [ 00000000000000000000000000000000000]
zext_ln54_1                  (zext             ) [ 00000000000000000000000000000000000]
add_ln54_1                   (add              ) [ 00000011000000000000000000000000000]
icmp_ln54                    (icmp             ) [ 00111111111111111111111111111111111]
br_ln54                      (br               ) [ 00000000000000000000000000000000000]
p_mid130                     (icmp             ) [ 00000011000000000000000000000000000]
call_ln46                    (call             ) [ 00000000000000000000000000000000000]
br_ln0                       (br               ) [ 00000000000000000000000000000000000]
trunc_ln                     (partselect       ) [ 00000000111111110000000000000000000]
sext_ln76                    (sext             ) [ 00000000000000000000000000000000000]
wt_addr                      (getelementptr    ) [ 00000000111111000000000000000000000]
trunc_ln2                    (partselect       ) [ 00000000111111111111111110000000000]
empty_37                     (readreq          ) [ 00000000000000000000000000000000000]
call_ln76                    (call             ) [ 00000000000000000000000000000000000]
call_ln0                     (call             ) [ 00000000000000000000000000000000000]
sext_ln94                    (sext             ) [ 00000000000000000000000000000000000]
wt_addr_1                    (getelementptr    ) [ 00000000000000000111111000000000000]
empty_38                     (readreq          ) [ 00000000000000000000000000000000000]
conv_bias_buf_V_0_2_load     (load             ) [ 00000000000000000000000010000000000]
conv_bias_buf_V_1_2_load     (load             ) [ 00000000000000000000000010000000000]
conv_bias_buf_V_2_2_load     (load             ) [ 00000000000000000000000010000000000]
conv_bias_buf_V_3_2_load     (load             ) [ 00000000000000000000000010000000000]
call_ln94                    (call             ) [ 00000000000000000000000000000000000]
conv_bias_buf_V_3_3_loc_load (load             ) [ 00000000000000000000000000111111110]
conv_bias_buf_V_2_3_loc_load (load             ) [ 00000000000000000000000000111111110]
conv_bias_buf_V_1_3_loc_load (load             ) [ 00000000000000000000000000111111110]
conv_bias_buf_V_0_3_loc_load (load             ) [ 00000000000000000000000000111111110]
br_ln38                      (br               ) [ 00111111111111111111111111111111111]
indvar_flatten163            (phi              ) [ 00000000000000000000000000100000000]
kernel                       (phi              ) [ 00000000000000000000000000100000000]
indvar_flatten147            (phi              ) [ 00000000000000000000000000100000000]
oh                           (phi              ) [ 00000000000000000000000000100000000]
h                            (phi              ) [ 00000000000000000000000000100000000]
w                            (phi              ) [ 00000000000000000000000000100000000]
ow                           (phi              ) [ 00000000000000000000000000100000000]
empty_39                     (trunc            ) [ 00000000000000000000000000000000000]
tmp                          (mux              ) [ 00000000000000000000000000000000000]
icmp_ln38                    (icmp             ) [ 00111111111111111111111111111111111]
add_ln38_1                   (add              ) [ 00111111111111111111111111111111111]
br_ln38                      (br               ) [ 00000000000000000000000000000000000]
add_ln38                     (add              ) [ 00000000000000000000000000000000000]
icmp_ln40                    (icmp             ) [ 00000000000000000000000000000000000]
select_ln38                  (select           ) [ 00000000000000000000000000000000000]
select_ln38_1                (select           ) [ 00000000000000000000000000000000000]
select_ln38_2                (select           ) [ 00111111111111111111111111111111111]
zext_ln1319                  (zext             ) [ 00000000000000000000000000011000000]
empty_42                     (trunc            ) [ 00000000000000000000000000000000000]
tmp_mid1                     (mux              ) [ 00000000000000000000000000000000000]
select_ln38_3                (select           ) [ 00000000000000000000000000011111110]
trunc_ln38                   (trunc            ) [ 00000000000000000000000000011111110]
xor_ln38                     (xor              ) [ 00000000000000000000000000000000000]
icmp_ln41                    (icmp             ) [ 00000000000000000000000000000000000]
and_ln38                     (and              ) [ 00000000000000000000000000000000000]
add_ln40                     (add              ) [ 00000000000000000000000000000000000]
add_ln40_1                   (add              ) [ 00000000000000000000000000000000000]
or_ln40                      (or               ) [ 00000000000000000000000000000000000]
select_ln40                  (select           ) [ 00000000000000000000000000011111100]
select_ln40_1                (select           ) [ 00000000000000000000000000011100000]
select_ln40_2                (select           ) [ 00111111111111111111111111111111111]
select_ln40_3                (select           ) [ 00111111111111111111111111111111111]
add_ln41                     (add              ) [ 00111111111111111111111111111111111]
add_ln41_1                   (add              ) [ 00111111111111111111111111111111111]
add_ln40_2                   (add              ) [ 00000000000000000000000000000000000]
select_ln40_4                (select           ) [ 00111111111111111111111111111111111]
indvar_flatten232_load       (load             ) [ 00000000000000000000000000000000000]
shl_ln1                      (bitconcatenate   ) [ 00000000000000000000000000000000001]
shl_ln133_mid                (bitconcatenate   ) [ 00000000000000000000000000000000001]
shl_ln133_1_mid              (bitconcatenate   ) [ 00000000000000000000000000000000001]
zext_ln128_1                 (zext             ) [ 00000000000000000000000000000000000]
add_ln133_9                  (add              ) [ 00000000000000000000000000000000000]
add_ln133_10                 (add              ) [ 00000000000000000000000000000000001]
add_ln52                     (add              ) [ 00000000000000000000000000000000000]
add_ln46_2                   (add              ) [ 00000000000000000000000000000000000]
select_ln46_1                (select           ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000]
empty_41                     (mul              ) [ 00000000000000000000000000000100000]
select_ln40_2_cast           (zext             ) [ 00000000000000000000000000000100000]
empty_43                     (add              ) [ 00000000000000000000000000000000000]
empty_44                     (trunc            ) [ 00000000000000000000000000000000000]
p_shl6                       (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_1                        (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl7                       (zext             ) [ 00000000000000000000000000000000000]
empty_45                     (add              ) [ 00000000000000000000000000000000000]
select_ln40_1_cast           (zext             ) [ 00000000000000000000000000000000000]
empty_46                     (add              ) [ 00000000000000000000000000000010000]
p_cast406                    (zext             ) [ 00000000000000000000000000000000000]
out_fm_buf_V_addr            (getelementptr    ) [ 00000000000000000000000000000001110]
zext_ln1319_3                (zext             ) [ 00000000000000000000000000000000000]
tmp_s                        (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln1319_4                (zext             ) [ 00000000000000000000000000000000000]
sub_ln1319                   (sub              ) [ 00000000000000000000000000000000100]
out_fm_buf_V_load            (load             ) [ 00000000000000000000000000000000100]
call_ln883                   (call             ) [ 00000000000000000000000000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000000000000000000000000]
empty_40                     (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln0             (specloopname     ) [ 00000000000000000000000000000000000]
specloopname_ln41            (specloopname     ) [ 00000000000000000000000000000000000]
lhs_loc_load                 (load             ) [ 00000000000000000000000000000000000]
trunc_ln859                  (trunc            ) [ 00000000000000000000000000000000000]
add_ln859                    (add              ) [ 00000000000000000000000000000000000]
add_ln1696                   (add              ) [ 00000000000000000000000000000000000]
tmp_2                        (bitselect        ) [ 00000000000000000000000000000000000]
select_ln54                  (select           ) [ 00000000000000000000000000000000000]
store_ln54                   (store            ) [ 00000000000000000000000000000000000]
br_ln41                      (br               ) [ 00111111111111111111111111111111111]
call_ln73                    (call             ) [ 00000000000000000000000000000000000]
br_ln52                      (br               ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_ROW_TILE_COL_TILE_DEPTH_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_COL_TILE_DEPTH_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_BIAS"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_5_VITIS_LOOP_41_6_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_group_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_group/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_bias_buf_V_0_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_0_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_bias_buf_V_1_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_bias_buf_V_2_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_2_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_bias_buf_V_3_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_3_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tj_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten232_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten232/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ti_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten311_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten311/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lhs_loc_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_loc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_bias_buf_V_0_3_loc_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_0_3_loc/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_bias_buf_V_1_3_loc_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_3_loc/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_bias_buf_V_2_3_loc_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_2_3_loc/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_bias_buf_V_3_3_loc_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_3_3_loc/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv_in_buf_V_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_wt_buf_V_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_out_buf_V_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="output_feature_map_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="layer_bias_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="layer_weights_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="input_feature_map_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_readreq_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="11" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_37/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_readreq_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/16 "/>
</bind>
</comp>

<comp id="304" class="1004" name="conv_out_buf_V_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln887/1 out_fm_buf_V_load/30 store_ln54/33 "/>
</bind>
</comp>

<comp id="319" class="1004" name="out_fm_buf_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_fm_buf_V_addr/30 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten163_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten163 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten163_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten163/26 "/>
</bind>
</comp>

<comp id="337" class="1005" name="kernel_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="kernel_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel/26 "/>
</bind>
</comp>

<comp id="348" class="1005" name="indvar_flatten147_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten147 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten147_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten147/26 "/>
</bind>
</comp>

<comp id="359" class="1005" name="oh_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="oh (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="oh_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="oh/26 "/>
</bind>
</comp>

<comp id="370" class="1005" name="h_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="h_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/26 "/>
</bind>
</comp>

<comp id="381" class="1005" name="w_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="w_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/26 "/>
</bind>
</comp>

<comp id="392" class="1005" name="ow_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ow (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="ow_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ow/26 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="11" slack="1"/>
<pin id="407" dir="0" index="3" bw="64" slack="5"/>
<pin id="408" dir="0" index="4" bw="1" slack="1"/>
<pin id="409" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="6" bw="11" slack="3"/>
<pin id="411" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="63" slack="7"/>
<pin id="418" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/14 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_tiled_conv_Pipeline_BIAS_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="0" index="2" bw="16" slack="0"/>
<pin id="431" dir="0" index="3" bw="16" slack="0"/>
<pin id="432" dir="0" index="4" bw="16" slack="0"/>
<pin id="433" dir="0" index="5" bw="16" slack="0"/>
<pin id="434" dir="0" index="6" bw="63" slack="16"/>
<pin id="435" dir="0" index="7" bw="16" slack="22"/>
<pin id="436" dir="0" index="8" bw="16" slack="22"/>
<pin id="437" dir="0" index="9" bw="16" slack="22"/>
<pin id="438" dir="0" index="10" bw="16" slack="22"/>
<pin id="439" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/23 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="64" slack="25"/>
<pin id="447" dir="0" index="4" bw="9" slack="21"/>
<pin id="448" dir="0" index="5" bw="11" slack="23"/>
<pin id="449" dir="0" index="6" bw="19" slack="0"/>
<pin id="450" dir="0" index="7" bw="17" slack="0"/>
<pin id="451" dir="0" index="8" bw="19" slack="0"/>
<pin id="452" dir="0" index="9" bw="15" slack="2147483647"/>
<pin id="453" dir="0" index="10" bw="7" slack="23"/>
<pin id="454" dir="0" index="11" bw="9" slack="23"/>
<pin id="455" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/26 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="15" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="5"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="464" dir="0" index="5" bw="6" slack="5"/>
<pin id="465" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="466" dir="0" index="7" bw="16" slack="30"/>
<pin id="467" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln883/31 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="1"/>
<pin id="472" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten232_load_1/2 indvar_flatten232_load/26 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln43_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="14" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln43_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln43_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="11" slack="0"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln43_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="6" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln43_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tj_1_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="1"/>
<pin id="500" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="indvar_flatten311_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="1"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten311_load/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_shl2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_shl3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_shl3_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_shl2_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln52_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln50_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln133_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln133_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="shl_ln133_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_3/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln43_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="0"/>
<pin id="578" dir="0" index="1" bw="14" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln43_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="14" slack="24"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="kernel_group_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_group_load/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="ti_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln43_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln46_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_mid2256_v_v_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="0"/>
<pin id="609" dir="0" index="2" bw="5" slack="0"/>
<pin id="610" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2256_v_v/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_mid2258_v_v_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2258_v_v/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="not_exitcond_flatten234_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten234/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln52_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln52_mid2310_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln52_mid2310/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln24_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln24_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln52_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln54_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tj_mid2247_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tj_mid2247/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_cast30_mid2284_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="7" slack="1"/>
<pin id="668" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast30_mid2284/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln52_mid2288_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="9" slack="1"/>
<pin id="674" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln52_mid2288/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln50_1_mid2292_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="11" slack="1"/>
<pin id="680" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln50_1_mid2292/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln133_6_mid2308_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="11" slack="1"/>
<pin id="686" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln133_6_mid2308/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln46_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="empty_48_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_48/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_shl2_mid1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="5" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl3_mid1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="5" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_shl3_cast_mid1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_shl2_cast_mid1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="0"/>
<pin id="720" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_mid_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="0" index="1" bw="5" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln24_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="0" index="2" bw="7" slack="0"/>
<pin id="734" dir="1" index="3" bw="7" slack="23"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_mid2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="9" slack="0"/>
<pin id="739" dir="0" index="1" bw="5" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln52_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="0"/>
<pin id="747" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln24_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="9" slack="0"/>
<pin id="752" dir="0" index="2" bw="9" slack="0"/>
<pin id="753" dir="1" index="3" bw="9" slack="23"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln50_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln24_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="0" index="2" bw="11" slack="0"/>
<pin id="766" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln133_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln133_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="0"/>
<pin id="775" dir="0" index="1" bw="9" slack="0"/>
<pin id="776" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="shl_ln133_3_mid1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="0" index="1" bw="10" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_3_mid1/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln24_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="11" slack="0"/>
<pin id="790" dir="0" index="2" bw="11" slack="0"/>
<pin id="791" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln46_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_mid2256_v_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="3"/>
<pin id="803" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2256_v/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_mid2256_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="9" slack="21"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid2256/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln46_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="2"/>
<pin id="812" dir="1" index="1" bw="19" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="shl_ln_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="7" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="3"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln54_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln54_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="0"/>
<pin id="826" dir="0" index="1" bw="64" slack="4"/>
<pin id="827" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln54_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln54_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="4"/>
<pin id="835" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="icmp_ln54_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="3"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_mid130_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="0"/>
<pin id="844" dir="0" index="1" bw="11" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid130/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="63" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="2"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="0" index="3" bw="7" slack="0"/>
<pin id="852" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="sext_ln76_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="63" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="wt_addr_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="63" slack="0"/>
<pin id="863" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="trunc_ln2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="63" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="2"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="0" index="3" bw="7" slack="0"/>
<pin id="872" dir="1" index="4" bw="63" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln94_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="63" slack="9"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/16 "/>
</bind>
</comp>

<comp id="879" class="1004" name="wt_addr_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="63" slack="0"/>
<pin id="882" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="conv_bias_buf_V_0_2_load_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="22"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_0_2_load/23 "/>
</bind>
</comp>

<comp id="890" class="1004" name="conv_bias_buf_V_1_2_load_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="22"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_2_load/23 "/>
</bind>
</comp>

<comp id="894" class="1004" name="conv_bias_buf_V_2_2_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="22"/>
<pin id="896" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_2_2_load/23 "/>
</bind>
</comp>

<comp id="898" class="1004" name="conv_bias_buf_V_3_2_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="22"/>
<pin id="900" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_3_2_load/23 "/>
</bind>
</comp>

<comp id="902" class="1004" name="conv_bias_buf_V_3_3_loc_load_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="24"/>
<pin id="904" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_3_3_loc_load/25 "/>
</bind>
</comp>

<comp id="905" class="1004" name="conv_bias_buf_V_2_3_loc_load_load_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="24"/>
<pin id="907" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_2_3_loc_load/25 "/>
</bind>
</comp>

<comp id="908" class="1004" name="conv_bias_buf_V_1_3_loc_load_load_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="24"/>
<pin id="910" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_3_loc_load/25 "/>
</bind>
</comp>

<comp id="911" class="1004" name="conv_bias_buf_V_0_3_loc_load_load_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="24"/>
<pin id="913" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_0_3_loc_load/25 "/>
</bind>
</comp>

<comp id="914" class="1004" name="empty_39_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/26 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="921" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="922" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="923" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="924" dir="0" index="5" bw="2" slack="0"/>
<pin id="925" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln38_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="11" slack="0"/>
<pin id="930" dir="0" index="1" bw="9" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/26 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln38_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/26 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln38_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/26 "/>
</bind>
</comp>

<comp id="946" class="1004" name="icmp_ln40_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="0"/>
<pin id="948" dir="0" index="1" bw="10" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/26 "/>
</bind>
</comp>

<comp id="952" class="1004" name="select_ln38_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="0" index="2" bw="5" slack="0"/>
<pin id="956" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/26 "/>
</bind>
</comp>

<comp id="960" class="1004" name="select_ln38_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="6" slack="0"/>
<pin id="964" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/26 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln38_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="3" slack="0"/>
<pin id="971" dir="0" index="2" bw="3" slack="0"/>
<pin id="972" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/26 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln1319_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="3" slack="0"/>
<pin id="978" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/26 "/>
</bind>
</comp>

<comp id="980" class="1004" name="empty_42_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="3" slack="0"/>
<pin id="982" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/26 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_mid1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="987" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="988" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="989" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="990" dir="0" index="5" bw="2" slack="0"/>
<pin id="991" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_mid1/26 "/>
</bind>
</comp>

<comp id="994" class="1004" name="select_ln38_3_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="0" index="2" bw="16" slack="0"/>
<pin id="998" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_3/26 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln38_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/26 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="xor_ln38_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/26 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln41_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="0"/>
<pin id="1014" dir="0" index="1" bw="5" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/26 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="and_ln38_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/26 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln40_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="0"/>
<pin id="1026" dir="0" index="1" bw="3" slack="0"/>
<pin id="1027" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/26 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln40_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/26 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln40_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/26 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="select_ln40_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="0" index="2" bw="6" slack="0"/>
<pin id="1046" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/26 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="select_ln40_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="0" index="2" bw="5" slack="0"/>
<pin id="1054" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/26 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="select_ln40_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="5" slack="0"/>
<pin id="1061" dir="0" index="2" bw="5" slack="0"/>
<pin id="1062" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/26 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="select_ln40_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="6" slack="0"/>
<pin id="1069" dir="0" index="2" bw="6" slack="0"/>
<pin id="1070" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/26 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln41_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="0"/>
<pin id="1076" dir="0" index="1" bw="3" slack="0"/>
<pin id="1077" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/26 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln41_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/26 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln40_2_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/26 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="select_ln40_4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="0" index="2" bw="10" slack="0"/>
<pin id="1096" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_4/26 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="shl_ln1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="24"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/26 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="shl_ln133_mid_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="19" slack="0"/>
<pin id="1110" dir="0" index="1" bw="9" slack="21"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_mid/26 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="shl_ln133_1_mid_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="17" slack="0"/>
<pin id="1118" dir="0" index="1" bw="9" slack="21"/>
<pin id="1119" dir="0" index="2" bw="1" slack="0"/>
<pin id="1120" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1_mid/26 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln128_1_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="17" slack="0"/>
<pin id="1126" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1/26 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln133_9_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="19" slack="0"/>
<pin id="1130" dir="0" index="1" bw="11" slack="21"/>
<pin id="1131" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_9/26 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln133_10_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="19" slack="0"/>
<pin id="1135" dir="0" index="1" bw="17" slack="0"/>
<pin id="1136" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_10/26 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="add_ln52_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="5" slack="24"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/26 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln46_2_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="11" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/26 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="select_ln46_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="24"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="0" index="2" bw="11" slack="0"/>
<pin id="1155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/26 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="store_ln52_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="14" slack="24"/>
<pin id="1160" dir="0" index="1" bw="14" slack="25"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="store_ln52_store_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="24"/>
<pin id="1164" dir="0" index="1" bw="5" slack="25"/>
<pin id="1165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="store_ln52_store_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="11" slack="0"/>
<pin id="1168" dir="0" index="1" bw="11" slack="25"/>
<pin id="1169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="store_ln52_store_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="6" slack="23"/>
<pin id="1173" dir="0" index="1" bw="6" slack="25"/>
<pin id="1174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="store_ln52_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="1177" dir="0" index="1" bw="16" slack="25"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="store_ln52_store_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="1181" dir="0" index="1" bw="16" slack="25"/>
<pin id="1182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="store_ln52_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="1185" dir="0" index="1" bw="16" slack="25"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="store_ln52_store_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="1189" dir="0" index="1" bw="16" slack="25"/>
<pin id="1190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="store_ln52_store_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="0"/>
<pin id="1193" dir="0" index="1" bw="5" slack="25"/>
<pin id="1194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/26 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="select_ln40_2_cast_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="5" slack="2"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln40_2_cast/28 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="empty_44_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/29 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="p_shl6_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="0"/>
<pin id="1204" dir="0" index="1" bw="7" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/29 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="0"/>
<pin id="1212" dir="0" index="1" bw="8" slack="0"/>
<pin id="1213" dir="0" index="2" bw="1" slack="0"/>
<pin id="1214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/29 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="p_shl7_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="0"/>
<pin id="1219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7/29 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="empty_45_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="11" slack="0"/>
<pin id="1223" dir="0" index="1" bw="10" slack="0"/>
<pin id="1224" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/29 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="select_ln40_1_cast_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="5" slack="3"/>
<pin id="1229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln40_1_cast/29 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="empty_46_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="11" slack="0"/>
<pin id="1232" dir="0" index="1" bw="5" slack="0"/>
<pin id="1233" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_46/29 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="p_cast406_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="11" slack="1"/>
<pin id="1238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast406/30 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln1319_3_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="5"/>
<pin id="1242" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_3/31 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_s_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="0"/>
<pin id="1245" dir="0" index="1" bw="3" slack="5"/>
<pin id="1246" dir="0" index="2" bw="1" slack="0"/>
<pin id="1247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="zext_ln1319_4_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="0"/>
<pin id="1252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_4/31 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="sub_ln1319_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="0"/>
<pin id="1256" dir="0" index="1" bw="3" slack="0"/>
<pin id="1257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319/31 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="lhs_loc_load_load_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="32"/>
<pin id="1263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_loc_load/33 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="trunc_ln859_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="0"/>
<pin id="1266" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln859/33 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="add_ln859_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="0"/>
<pin id="1270" dir="0" index="1" bw="16" slack="7"/>
<pin id="1271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/33 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="add_ln1696_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="15" slack="0"/>
<pin id="1275" dir="0" index="1" bw="15" slack="7"/>
<pin id="1276" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1696/33 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_2_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="16" slack="0"/>
<pin id="1281" dir="0" index="2" bw="5" slack="0"/>
<pin id="1282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/33 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln54_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1289" dir="0" index="2" bw="15" slack="0"/>
<pin id="1290" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/33 "/>
</bind>
</comp>

<comp id="1295" class="1007" name="grp_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="5" slack="0"/>
<pin id="1297" dir="0" index="1" bw="6" slack="0"/>
<pin id="1298" dir="0" index="2" bw="3" slack="0"/>
<pin id="1299" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid2258_v/2 p_mid2258/4 "/>
</bind>
</comp>

<comp id="1304" class="1007" name="grp_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="5" slack="0"/>
<pin id="1306" dir="0" index="1" bw="11" slack="0"/>
<pin id="1307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/2 "/>
</bind>
</comp>

<comp id="1311" class="1007" name="grp_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="3" slack="0"/>
<pin id="1313" dir="0" index="1" bw="5" slack="0"/>
<pin id="1314" dir="0" index="2" bw="5" slack="0"/>
<pin id="1315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_41/26 empty_43/28 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="kernel_group_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="5" slack="0"/>
<pin id="1323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="kernel_group "/>
</bind>
</comp>

<comp id="1328" class="1005" name="conv_bias_buf_V_0_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="22"/>
<pin id="1330" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_0_2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="conv_bias_buf_V_1_2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="22"/>
<pin id="1336" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_2 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="conv_bias_buf_V_2_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="16" slack="22"/>
<pin id="1342" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2_2 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="conv_bias_buf_V_3_2_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="22"/>
<pin id="1348" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3_2 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tj_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="6" slack="0"/>
<pin id="1354" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="1359" class="1005" name="indvar_flatten232_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="11" slack="0"/>
<pin id="1361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten232 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="ti_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="5" slack="0"/>
<pin id="1368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="1373" class="1005" name="indvar_flatten311_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="14" slack="0"/>
<pin id="1375" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten311 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="output_feature_map_read_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="64" slack="25"/>
<pin id="1382" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="1385" class="1005" name="layer_bias_read_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="64" slack="4"/>
<pin id="1387" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="1390" class="1005" name="layer_weights_read_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="64" slack="4"/>
<pin id="1392" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="1395" class="1005" name="input_feature_map_read_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="64" slack="5"/>
<pin id="1397" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="1400" class="1005" name="lhs_loc_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="16" slack="30"/>
<pin id="1402" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opset="lhs_loc "/>
</bind>
</comp>

<comp id="1406" class="1005" name="conv_bias_buf_V_0_3_loc_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="22"/>
<pin id="1408" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_0_3_loc "/>
</bind>
</comp>

<comp id="1412" class="1005" name="conv_bias_buf_V_1_3_loc_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="22"/>
<pin id="1414" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_3_loc "/>
</bind>
</comp>

<comp id="1418" class="1005" name="conv_bias_buf_V_2_3_loc_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="16" slack="22"/>
<pin id="1420" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2_3_loc "/>
</bind>
</comp>

<comp id="1424" class="1005" name="conv_bias_buf_V_3_3_loc_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="16" slack="22"/>
<pin id="1426" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3_3_loc "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tmp_4_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="7" slack="1"/>
<pin id="1435" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp_6_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="9" slack="1"/>
<pin id="1440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln50_1_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="11" slack="1"/>
<pin id="1445" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="shl_ln133_3_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="1"/>
<pin id="1450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln133_3 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="add_ln43_2_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="14" slack="24"/>
<pin id="1458" dir="1" index="1" bw="14" slack="24"/>
</pin_list>
<bind>
<opset="add_ln43_2 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="icmp_ln46_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="1"/>
<pin id="1463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="p_mid2256_v_v_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="5" slack="3"/>
<pin id="1473" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_mid2256_v_v "/>
</bind>
</comp>

<comp id="1477" class="1005" name="p_mid2258_v_v_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="11" slack="1"/>
<pin id="1479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_mid2258_v_v "/>
</bind>
</comp>

<comp id="1482" class="1005" name="icmp_ln52_mid2310_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="1"/>
<pin id="1484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln52_mid2310 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="select_ln24_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="5" slack="3"/>
<pin id="1493" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="zext_ln52_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="1"/>
<pin id="1499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52_2 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln54_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="4" slack="3"/>
<pin id="1504" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="select_ln24_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="7" slack="23"/>
<pin id="1510" dir="1" index="1" bw="7" slack="23"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="select_ln24_2_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="9" slack="23"/>
<pin id="1515" dir="1" index="1" bw="9" slack="23"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="select_ln24_3_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="11" slack="3"/>
<pin id="1520" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24_3 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="select_ln24_4_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="2"/>
<pin id="1525" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24_4 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="select_ln46_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="6" slack="23"/>
<pin id="1531" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="p_mid2256_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="9" slack="21"/>
<pin id="1536" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="p_mid2256 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_mid2258_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="11" slack="1"/>
<pin id="1543" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_mid2258 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="zext_ln46_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="19" slack="21"/>
<pin id="1548" dir="1" index="1" bw="19" slack="21"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="add_ln54_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="64" slack="2"/>
<pin id="1553" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="add_ln54_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="64" slack="2"/>
<pin id="1558" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="icmp_ln54_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="2"/>
<pin id="1563" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="p_mid130_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="1"/>
<pin id="1567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid130 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="trunc_ln_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="63" slack="7"/>
<pin id="1572" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1575" class="1005" name="wt_addr_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="16" slack="1"/>
<pin id="1577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="1580" class="1005" name="trunc_ln2_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="63" slack="9"/>
<pin id="1582" dir="1" index="1" bw="63" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="wt_addr_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="16" slack="1"/>
<pin id="1588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln38_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="11" slack="0"/>
<pin id="1620" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="select_ln38_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="3" slack="0"/>
<pin id="1625" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln38_2 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="zext_ln1319_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="8" slack="1"/>
<pin id="1632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1319 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="select_ln38_3_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="7"/>
<pin id="1637" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="select_ln38_3 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln38_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="15" slack="7"/>
<pin id="1642" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="select_ln40_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="6" slack="5"/>
<pin id="1647" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="select_ln40 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="select_ln40_1_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="5" slack="3"/>
<pin id="1652" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="select_ln40_2_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="5" slack="0"/>
<pin id="1657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_2 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="select_ln40_3_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="6" slack="0"/>
<pin id="1663" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_3 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="add_ln41_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="6" slack="0"/>
<pin id="1669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln41_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="5" slack="0"/>
<pin id="1674" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41_1 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="select_ln40_4_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="10" slack="0"/>
<pin id="1679" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_4 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="shl_ln1_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="6" slack="1"/>
<pin id="1684" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="shl_ln133_mid_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="19" slack="1"/>
<pin id="1689" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln133_mid "/>
</bind>
</comp>

<comp id="1692" class="1005" name="shl_ln133_1_mid_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="17" slack="1"/>
<pin id="1694" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln133_1_mid "/>
</bind>
</comp>

<comp id="1697" class="1005" name="add_ln133_10_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="19" slack="1"/>
<pin id="1699" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_10 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="select_ln40_2_cast_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="8" slack="1"/>
<pin id="1704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln40_2_cast "/>
</bind>
</comp>

<comp id="1707" class="1005" name="empty_46_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="11" slack="1"/>
<pin id="1709" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="out_fm_buf_V_addr_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="11" slack="1"/>
<pin id="1714" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_V_addr "/>
</bind>
</comp>

<comp id="1717" class="1005" name="sub_ln1319_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="6" slack="1"/>
<pin id="1719" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1319 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="out_fm_buf_V_load_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="15" slack="1"/>
<pin id="1724" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_fm_buf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="136" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="138" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="136" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="144" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="262" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="148" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="412"><net_src comp="130" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="420"><net_src comp="140" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="2" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="142" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="440"><net_src comp="146" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="427" pin=5"/></net>

<net id="456"><net_src comp="176" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="0" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="468"><net_src comp="184" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="312" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="504" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="508" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="76" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="504" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="80" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="504" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="528" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="524" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="532" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="548" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="84" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="86" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="501" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="501" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="92" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="470" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="594" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="591" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="600" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="98" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="588" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="100" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="618" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="600" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="64" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="588" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="642" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="68" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="104" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="106" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="66" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="658" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="108" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="70" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="64" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="694" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="74" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="698" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="76" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="694" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="78" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="722" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="664" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="80" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="694" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="82" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="737" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="755"><net_src comp="670" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="718" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="714" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="768"><net_src comp="676" pin="3"/><net_sink comp="762" pin=2"/></net>

<net id="772"><net_src comp="722" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="745" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="84" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="86" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="779" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="682" pin="3"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="688" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="658" pin="3"/><net_sink comp="794" pin=2"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="818"><net_src comp="126" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="74" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="64" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="128" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="132" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="12" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="855"><net_src comp="134" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="859"><net_src comp="847" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="2" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="860" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="873"><net_src comp="132" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="12" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="875"><net_src comp="134" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="883"><net_src comp="2" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="879" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="427" pin=4"/></net>

<net id="893"><net_src comp="890" pin="1"/><net_sink comp="427" pin=3"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="917"><net_src comp="341" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="926"><net_src comp="150" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="914" pin="1"/><net_sink comp="918" pin=5"/></net>

<net id="932"><net_src comp="330" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="152" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="330" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="154" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="341" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="156" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="352" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="158" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="64" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="363" pin="4"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="946" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="68" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="374" pin="4"/><net_sink comp="960" pin=2"/></net>

<net id="973"><net_src comp="946" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="940" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="341" pin="4"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="940" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="992"><net_src comp="150" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="980" pin="1"/><net_sink comp="984" pin=5"/></net>

<net id="999"><net_src comp="946" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="984" pin="6"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="918" pin="6"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="994" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="946" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="98" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="396" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="162" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1006" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="960" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="164" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="952" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="92" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1018" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="946" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="68" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="385" pin="4"/><net_sink comp="1042" pin=2"/></net>

<net id="1055"><net_src comp="1036" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="64" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="396" pin="4"/><net_sink comp="1050" pin=2"/></net>

<net id="1063"><net_src comp="1018" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1030" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="952" pin="3"/><net_sink comp="1058" pin=2"/></net>

<net id="1071"><net_src comp="1018" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1024" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="960" pin="3"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="1042" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="164" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1050" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="92" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="352" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="166" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1097"><net_src comp="946" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="166" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=2"/></net>

<net id="1105"><net_src comp="168" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="78" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1107"><net_src comp="1100" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="1113"><net_src comp="170" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="148" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1115"><net_src comp="1108" pin="3"/><net_sink comp="442" pin=6"/></net>

<net id="1121"><net_src comp="172" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="174" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1123"><net_src comp="1116" pin="3"/><net_sink comp="442" pin=7"/></net>

<net id="1127"><net_src comp="1116" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1108" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1124" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1139"><net_src comp="1133" pin="2"/><net_sink comp="442" pin=8"/></net>

<net id="1144"><net_src comp="92" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="470" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="154" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1156"><net_src comp="154" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1157"><net_src comp="1145" pin="2"/><net_sink comp="1151" pin=2"/></net>

<net id="1170"><net_src comp="1151" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1195"><net_src comp="1140" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1207"><net_src comp="178" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1199" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="82" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1215"><net_src comp="180" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="78" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1220"><net_src comp="1210" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1202" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1234"><net_src comp="1221" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1227" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1236" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1248"><net_src comp="182" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="78" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1253"><net_src comp="1243" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="1250" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1240" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1260"><net_src comp="1254" pin="2"/><net_sink comp="458" pin=3"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="1261" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="1264" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1283"><net_src comp="194" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="1268" pin="2"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="196" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1291"><net_src comp="1278" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="60" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="1273" pin="2"/><net_sink comp="1286" pin=2"/></net>

<net id="1294"><net_src comp="1286" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="1300"><net_src comp="614" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="96" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="110" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1303"><net_src comp="1295" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="1308"><net_src comp="650" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="102" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="1316"><net_src comp="976" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="160" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="1196" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="1319"><net_src comp="1311" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1320"><net_src comp="1311" pin="3"/><net_sink comp="1210" pin=1"/></net>

<net id="1324"><net_src comp="198" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1327"><net_src comp="1321" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1331"><net_src comp="202" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1337"><net_src comp="206" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1343"><net_src comp="210" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1349"><net_src comp="214" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1355"><net_src comp="218" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1358"><net_src comp="1352" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1362"><net_src comp="222" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1369"><net_src comp="226" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1376"><net_src comp="230" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1379"><net_src comp="1373" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1383"><net_src comp="266" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="442" pin=3"/></net>

<net id="1388"><net_src comp="272" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1393"><net_src comp="278" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1398"><net_src comp="284" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="1403"><net_src comp="234" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="458" pin=7"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1409"><net_src comp="238" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="427" pin=10"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1415"><net_src comp="242" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="427" pin=9"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1421"><net_src comp="246" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1427"><net_src comp="250" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="427" pin=7"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1436"><net_src comp="532" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1441"><net_src comp="540" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="1446"><net_src comp="552" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="1451"><net_src comp="568" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="1459"><net_src comp="582" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1464"><net_src comp="600" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1467"><net_src comp="1461" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1468"><net_src comp="1461" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1469"><net_src comp="1461" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1470"><net_src comp="1461" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1474"><net_src comp="606" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1480"><net_src comp="614" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1485"><net_src comp="630" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1488"><net_src comp="1482" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1489"><net_src comp="1482" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1490"><net_src comp="1482" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1494"><net_src comp="642" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1500"><net_src comp="650" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1505"><net_src comp="654" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1511"><net_src comp="730" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="442" pin=10"/></net>

<net id="1516"><net_src comp="749" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="442" pin=11"/></net>

<net id="1521"><net_src comp="762" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="403" pin=6"/></net>

<net id="1526"><net_src comp="787" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="442" pin=5"/></net>

<net id="1532"><net_src comp="794" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1537"><net_src comp="804" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="1544"><net_src comp="1295" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1549"><net_src comp="810" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1554"><net_src comp="824" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1559"><net_src comp="832" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1564"><net_src comp="837" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1568"><net_src comp="842" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1573"><net_src comp="847" pin="4"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1578"><net_src comp="860" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1583"><net_src comp="867" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="427" pin=6"/></net>

<net id="1589"><net_src comp="879" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1621"><net_src comp="934" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1626"><net_src comp="968" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1629"><net_src comp="1623" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1633"><net_src comp="976" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1638"><net_src comp="994" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1643"><net_src comp="1002" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1648"><net_src comp="1042" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="458" pin=5"/></net>

<net id="1653"><net_src comp="1050" pin="3"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1658"><net_src comp="1058" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1660"><net_src comp="1655" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1664"><net_src comp="1066" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1670"><net_src comp="1074" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1675"><net_src comp="1080" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1680"><net_src comp="1092" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1685"><net_src comp="1100" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1690"><net_src comp="1108" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="442" pin=6"/></net>

<net id="1695"><net_src comp="1116" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="442" pin=7"/></net>

<net id="1700"><net_src comp="1133" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="442" pin=8"/></net>

<net id="1705"><net_src comp="1196" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1710"><net_src comp="1230" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1715"><net_src comp="319" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1720"><net_src comp="1254" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="458" pin=3"/></net>

<net id="1725"><net_src comp="312" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="458" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {26 34 }
 - Input state : 
	Port: tiled_conv : fm | {6 7 }
	Port: tiled_conv : wt | {7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_V_addr : 1
		store_ln887 : 2
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
	State 2
		empty : 1
		p_shl2 : 2
		p_shl3 : 2
		p_shl3_cast : 3
		p_shl2_cast : 3
		tmp_4 : 2
		tmp_6 : 2
		zext_ln52 : 3
		add_ln50_1 : 4
		zext_ln133_1 : 3
		add_ln133 : 4
		shl_ln133_3 : 5
		icmp_ln43 : 1
		add_ln43_2 : 1
		br_ln43 : 2
		add_ln43 : 1
		icmp_ln46 : 1
		p_mid2256_v_v : 2
		p_mid2258_v_v : 3
		p_mid2258_v : 4
		not_exitcond_flatten234 : 2
		icmp_ln52 : 1
		icmp_ln52_mid2310 : 2
		or_ln24 : 2
		select_ln24 : 2
		zext_ln52_2 : 3
		trunc_ln54 : 3
		mul_ln54 : 4
	State 3
		add_ln46 : 1
		empty_48 : 2
		p_shl2_mid1 : 3
		p_shl3_mid1 : 3
		p_shl3_cast_mid1 : 4
		p_shl2_cast_mid1 : 4
		p_mid : 3
		select_ln24_1 : 4
		p_mid2 : 3
		zext_ln52_1 : 4
		select_ln24_2 : 4
		add_ln50 : 5
		select_ln24_3 : 6
		zext_ln133_3 : 4
		add_ln133_1 : 5
		shl_ln133_3_mid1 : 6
		select_ln24_4 : 7
		select_ln46 : 2
	State 4
		p_mid2258 : 1
	State 5
		p_mid2256 : 1
		zext_ln54 : 1
		add_ln54 : 2
		zext_ln54_1 : 1
		add_ln54_1 : 2
		br_ln54 : 1
		p_mid130 : 1
	State 6
	State 7
		sext_ln76 : 1
		wt_addr : 2
		empty_37 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		wt_addr_1 : 1
		empty_38 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		call_ln94 : 1
	State 24
	State 25
	State 26
		empty_39 : 1
		tmp : 2
		icmp_ln38 : 1
		add_ln38_1 : 1
		br_ln38 : 2
		add_ln38 : 1
		icmp_ln40 : 1
		select_ln38 : 2
		select_ln38_1 : 2
		select_ln38_2 : 2
		zext_ln1319 : 3
		empty_41 : 4
		empty_42 : 2
		tmp_mid1 : 3
		select_ln38_3 : 4
		trunc_ln38 : 5
		xor_ln38 : 2
		icmp_ln41 : 1
		and_ln38 : 2
		add_ln40 : 3
		add_ln40_1 : 3
		or_ln40 : 2
		select_ln40 : 2
		select_ln40_1 : 2
		select_ln40_2 : 2
		select_ln40_3 : 2
		add_ln41 : 3
		add_ln41_1 : 3
		add_ln40_2 : 1
		select_ln40_4 : 2
		zext_ln128_1 : 1
		add_ln133_9 : 1
		add_ln133_10 : 2
		call_ln73 : 3
		add_ln46_2 : 1
		select_ln46_1 : 2
		store_ln52 : 3
		store_ln52 : 1
	State 27
	State 28
		empty_43 : 1
	State 29
		empty_44 : 1
		p_shl6 : 2
		tmp_1 : 1
		p_shl7 : 2
		empty_45 : 3
		empty_46 : 4
	State 30
		out_fm_buf_V_addr : 1
		out_fm_buf_V_load : 2
	State 31
		zext_ln1319_4 : 1
		sub_ln1319 : 2
		call_ln883 : 3
	State 32
	State 33
		trunc_ln859 : 1
		add_ln859 : 1
		add_ln1696 : 2
		tmp_2 : 2
		select_ln54 : 3
		store_ln54 : 4
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403  |    1    |  1.588  |   271   |   501   |
|          |  grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414  |    0    |    0    |   151   |   241   |
|   call   |        grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422       |    1    |  3.176  |    73   |   167   |
|          |                             grp_tiled_conv_Pipeline_BIAS_fu_427                             |    0    |    0    |   102   |    19   |
|          | grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 |    3    |  12.704 |   1203  |   1393  |
|          |        grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458       |    2    |  8.0593 |   220   |   301   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      add_ln50_1_fu_552                                      |    0    |    0    |    0    |    13   |
|          |                                       add_ln133_fu_562                                      |    0    |    0    |    0    |    14   |
|          |                                      add_ln43_2_fu_582                                      |    0    |    0    |    0    |    17   |
|          |                                       add_ln43_fu_594                                       |    0    |    0    |    0    |    13   |
|          |                                       add_ln46_fu_688                                       |    0    |    0    |    0    |    14   |
|          |                                       add_ln50_fu_756                                       |    0    |    0    |    0    |    13   |
|          |                                      add_ln133_1_fu_773                                     |    0    |    0    |    0    |    14   |
|          |                                       add_ln54_fu_824                                       |    0    |    0    |    0    |    71   |
|          |                                      add_ln54_1_fu_832                                      |    0    |    0    |    0    |    71   |
|          |                                      add_ln38_1_fu_934                                      |    0    |    0    |    0    |    12   |
|          |                                       add_ln38_fu_940                                       |    0    |    0    |    0    |    11   |
|    add   |                                       add_ln40_fu_1024                                      |    0    |    0    |    0    |    14   |
|          |                                      add_ln40_1_fu_1030                                     |    0    |    0    |    0    |    13   |
|          |                                       add_ln41_fu_1074                                      |    0    |    0    |    0    |    14   |
|          |                                      add_ln41_1_fu_1080                                     |    0    |    0    |    0    |    13   |
|          |                                      add_ln40_2_fu_1086                                     |    0    |    0    |    0    |    13   |
|          |                                     add_ln133_9_fu_1128                                     |    0    |    0    |    0    |    19   |
|          |                                     add_ln133_10_fu_1133                                    |    0    |    0    |    0    |    19   |
|          |                                       add_ln52_fu_1140                                      |    0    |    0    |    0    |    13   |
|          |                                      add_ln46_2_fu_1145                                     |    0    |    0    |    0    |    12   |
|          |                                       empty_45_fu_1221                                      |    0    |    0    |    0    |    11   |
|          |                                       empty_46_fu_1230                                      |    0    |    0    |    0    |    11   |
|          |                                      add_ln859_fu_1268                                      |    0    |    0    |    0    |    23   |
|          |                                      add_ln1696_fu_1273                                     |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     p_mid2256_v_v_fu_606                                    |    0    |    0    |    0    |    5    |
|          |                                      select_ln24_fu_642                                     |    0    |    0    |    0    |    5    |
|          |                                      tj_mid2247_fu_658                                      |    0    |    0    |    0    |    6    |
|          |                                   p_cast30_mid2284_fu_664                                   |    0    |    0    |    0    |    7    |
|          |                                   zext_ln52_mid2288_fu_670                                  |    0    |    0    |    0    |    9    |
|          |                                  zext_ln50_1_mid2292_fu_676                                 |    0    |    0    |    0    |    11   |
|          |                                 zext_ln133_6_mid2308_fu_682                                 |    0    |    0    |    0    |    11   |
|          |                                     select_ln24_1_fu_730                                    |    0    |    0    |    0    |    7    |
|          |                                     select_ln24_2_fu_749                                    |    0    |    0    |    0    |    9    |
|          |                                     select_ln24_3_fu_762                                    |    0    |    0    |    0    |    11   |
|          |                                     select_ln24_4_fu_787                                    |    0    |    0    |    0    |    11   |
|  select  |                                      select_ln46_fu_794                                     |    0    |    0    |    0    |    6    |
|          |                                      select_ln38_fu_952                                     |    0    |    0    |    0    |    5    |
|          |                                     select_ln38_1_fu_960                                    |    0    |    0    |    0    |    6    |
|          |                                     select_ln38_2_fu_968                                    |    0    |    0    |    0    |    3    |
|          |                                     select_ln38_3_fu_994                                    |    0    |    0    |    0    |    16   |
|          |                                     select_ln40_fu_1042                                     |    0    |    0    |    0    |    6    |
|          |                                    select_ln40_1_fu_1050                                    |    0    |    0    |    0    |    5    |
|          |                                    select_ln40_2_fu_1058                                    |    0    |    0    |    0    |    5    |
|          |                                    select_ln40_3_fu_1066                                    |    0    |    0    |    0    |    6    |
|          |                                    select_ln40_4_fu_1092                                    |    0    |    0    |    0    |    10   |
|          |                                    select_ln46_1_fu_1151                                    |    0    |    0    |    0    |    11   |
|          |                                     select_ln54_fu_1286                                     |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       icmp_ln43_fu_576                                      |    0    |    0    |    0    |    12   |
|          |                                       icmp_ln46_fu_600                                      |    0    |    0    |    0    |    11   |
|          |                                       icmp_ln52_fu_624                                      |    0    |    0    |    0    |    9    |
|   icmp   |                                       icmp_ln54_fu_837                                      |    0    |    0    |    0    |    9    |
|          |                                       p_mid130_fu_842                                       |    0    |    0    |    0    |    11   |
|          |                                       icmp_ln38_fu_928                                      |    0    |    0    |    0    |    11   |
|          |                                       icmp_ln40_fu_946                                      |    0    |    0    |    0    |    11   |
|          |                                      icmp_ln41_fu_1012                                      |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                                          tmp_fu_918                                         |    0    |    0    |    0    |    20   |
|          |                                       tmp_mid1_fu_984                                       |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                       p_mid2256_fu_804                                      |    0    |    0    |    0    |    26   |
|          |                                         grp_fu_1304                                         |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                                      sub_ln1319_fu_1254                                     |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                                not_exitcond_flatten234_fu_618                               |    0    |    0    |    0    |    2    |
|          |                                       xor_ln38_fu_1006                                      |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                                   icmp_ln52_mid2310_fu_630                                  |    0    |    0    |    0    |    2    |
|          |                                       and_ln38_fu_1018                                      |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                        or_ln24_fu_636                                       |    0    |    0    |    0    |    2    |
|          |                                       or_ln40_fu_1036                                       |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                         grp_fu_1295                                         |    1    |    0    |    0    |    0    |
|          |                                         grp_fu_1311                                         |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             output_feature_map_read_read_fu_266                             |    0    |    0    |    0    |    0    |
|   read   |                                 layer_bias_read_read_fu_272                                 |    0    |    0    |    0    |    0    |
|          |                                layer_weights_read_read_fu_278                               |    0    |    0    |    0    |    0    |
|          |                              input_feature_map_read_read_fu_284                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                      grp_readreq_fu_290                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_readreq_fu_297                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                         empty_fu_504                                        |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln54_fu_654                                      |    0    |    0    |    0    |    0    |
|          |                                       empty_48_fu_694                                       |    0    |    0    |    0    |    0    |
|   trunc  |                                       empty_39_fu_914                                       |    0    |    0    |    0    |    0    |
|          |                                       empty_42_fu_980                                       |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln38_fu_1002                                     |    0    |    0    |    0    |    0    |
|          |                                       empty_44_fu_1199                                      |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln859_fu_1264                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        p_shl2_fu_508                                        |    0    |    0    |    0    |    0    |
|          |                                        p_shl3_fu_516                                        |    0    |    0    |    0    |    0    |
|          |                                         tmp_4_fu_532                                        |    0    |    0    |    0    |    0    |
|          |                                         tmp_6_fu_540                                        |    0    |    0    |    0    |    0    |
|          |                                      shl_ln133_3_fu_568                                     |    0    |    0    |    0    |    0    |
|          |                                      p_shl2_mid1_fu_698                                     |    0    |    0    |    0    |    0    |
|          |                                      p_shl3_mid1_fu_706                                     |    0    |    0    |    0    |    0    |
|          |                                         p_mid_fu_722                                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                                        p_mid2_fu_737                                        |    0    |    0    |    0    |    0    |
|          |                                   shl_ln133_3_mid1_fu_779                                   |    0    |    0    |    0    |    0    |
|          |                                        shl_ln_fu_813                                        |    0    |    0    |    0    |    0    |
|          |                                       shl_ln1_fu_1100                                       |    0    |    0    |    0    |    0    |
|          |                                    shl_ln133_mid_fu_1108                                    |    0    |    0    |    0    |    0    |
|          |                                   shl_ln133_1_mid_fu_1116                                   |    0    |    0    |    0    |    0    |
|          |                                        p_shl6_fu_1202                                       |    0    |    0    |    0    |    0    |
|          |                                        tmp_1_fu_1210                                        |    0    |    0    |    0    |    0    |
|          |                                        tmp_s_fu_1243                                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      p_shl3_cast_fu_524                                     |    0    |    0    |    0    |    0    |
|          |                                      p_shl2_cast_fu_528                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln52_fu_548                                      |    0    |    0    |    0    |    0    |
|          |                                     zext_ln133_1_fu_558                                     |    0    |    0    |    0    |    0    |
|          |                                     p_mid2258_v_v_fu_614                                    |    0    |    0    |    0    |    0    |
|          |                                      zext_ln52_2_fu_650                                     |    0    |    0    |    0    |    0    |
|          |                                   p_shl3_cast_mid1_fu_714                                   |    0    |    0    |    0    |    0    |
|          |                                   p_shl2_cast_mid1_fu_718                                   |    0    |    0    |    0    |    0    |
|          |                                      zext_ln52_1_fu_745                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln133_3_fu_769                                     |    0    |    0    |    0    |    0    |
|   zext   |                                      p_mid2256_v_fu_801                                     |    0    |    0    |    0    |    0    |
|          |                                       zext_ln46_fu_810                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln54_fu_820                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln54_1_fu_829                                     |    0    |    0    |    0    |    0    |
|          |                                      zext_ln1319_fu_976                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln128_1_fu_1124                                    |    0    |    0    |    0    |    0    |
|          |                                  select_ln40_2_cast_fu_1196                                 |    0    |    0    |    0    |    0    |
|          |                                        p_shl7_fu_1217                                       |    0    |    0    |    0    |    0    |
|          |                                  select_ln40_1_cast_fu_1227                                 |    0    |    0    |    0    |    0    |
|          |                                      p_cast406_fu_1236                                      |    0    |    0    |    0    |    0    |
|          |                                    zext_ln1319_3_fu_1240                                    |    0    |    0    |    0    |    0    |
|          |                                    zext_ln1319_4_fu_1250                                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                       trunc_ln_fu_847                                       |    0    |    0    |    0    |    0    |
|          |                                       trunc_ln2_fu_867                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                       sext_ln76_fu_856                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln94_fu_876                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                        tmp_2_fu_1278                                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    10   | 25.5273 |   2020  |   3440  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| conv_in_buf_V|    8   |    0   |    0   |    0   |
|conv_out_buf_V|    2   |    0   |    0   |    0   |
| conv_wt_buf_V|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |   11   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln133_10_reg_1697     |   19   |
|       add_ln38_1_reg_1618      |   11   |
|       add_ln41_1_reg_1672      |    5   |
|        add_ln41_reg_1667       |    6   |
|       add_ln43_2_reg_1456      |   14   |
|       add_ln50_1_reg_1443      |   11   |
|       add_ln54_1_reg_1556      |   64   |
|        add_ln54_reg_1551       |   64   |
|  conv_bias_buf_V_0_2_reg_1328  |   16   |
|conv_bias_buf_V_0_3_loc_reg_1406|   16   |
|  conv_bias_buf_V_1_2_reg_1334  |   16   |
|conv_bias_buf_V_1_3_loc_reg_1412|   16   |
|  conv_bias_buf_V_2_2_reg_1340  |   16   |
|conv_bias_buf_V_2_3_loc_reg_1418|   16   |
|  conv_bias_buf_V_3_2_reg_1346  |   16   |
|conv_bias_buf_V_3_3_loc_reg_1424|   16   |
|        empty_46_reg_1707       |   11   |
|            h_reg_370           |    6   |
|       icmp_ln46_reg_1461       |    1   |
|   icmp_ln52_mid2310_reg_1482   |    1   |
|       icmp_ln54_reg_1561       |    1   |
|    indvar_flatten147_reg_348   |   10   |
|    indvar_flatten163_reg_326   |   11   |
|   indvar_flatten232_reg_1359   |   11   |
|   indvar_flatten311_reg_1373   |   14   |
| input_feature_map_read_reg_1395|   64   |
|      kernel_group_reg_1321     |    5   |
|         kernel_reg_337         |    3   |
|    layer_bias_read_reg_1385    |   64   |
|   layer_weights_read_reg_1390  |   64   |
|        lhs_loc_reg_1400        |   16   |
|           oh_reg_359           |    5   |
|   out_fm_buf_V_addr_reg_1712   |   11   |
|   out_fm_buf_V_load_reg_1722   |   15   |
|output_feature_map_read_reg_1380|   64   |
|           ow_reg_392           |    5   |
|        p_mid130_reg_1565       |    1   |
|       p_mid2256_reg_1534       |    9   |
|     p_mid2256_v_v_reg_1471     |    5   |
|       p_mid2258_reg_1541       |   11   |
|     p_mid2258_v_v_reg_1477     |   11   |
|     select_ln24_1_reg_1508     |    7   |
|     select_ln24_2_reg_1513     |    9   |
|     select_ln24_3_reg_1518     |   11   |
|     select_ln24_4_reg_1523     |   11   |
|      select_ln24_reg_1491      |    5   |
|     select_ln38_2_reg_1623     |    3   |
|     select_ln38_3_reg_1635     |   16   |
|     select_ln40_1_reg_1650     |    5   |
|   select_ln40_2_cast_reg_1702  |    8   |
|     select_ln40_2_reg_1655     |    5   |
|     select_ln40_3_reg_1661     |    6   |
|     select_ln40_4_reg_1677     |   10   |
|      select_ln40_reg_1645      |    6   |
|      select_ln46_reg_1529      |    6   |
|    shl_ln133_1_mid_reg_1692    |   17   |
|      shl_ln133_3_reg_1448      |   11   |
|     shl_ln133_mid_reg_1687     |   19   |
|        shl_ln1_reg_1682        |    6   |
|       sub_ln1319_reg_1717      |    6   |
|           ti_reg_1366          |    5   |
|           tj_reg_1352          |    6   |
|         tmp_4_reg_1433         |    7   |
|         tmp_6_reg_1438         |    9   |
|       trunc_ln2_reg_1580       |   63   |
|       trunc_ln38_reg_1640      |   15   |
|       trunc_ln54_reg_1502      |    4   |
|        trunc_ln_reg_1570       |   63   |
|            w_reg_381           |    6   |
|       wt_addr_1_reg_1586       |   16   |
|        wt_addr_reg_1575        |   16   |
|      zext_ln1319_reg_1630      |    8   |
|       zext_ln46_reg_1546       |   19   |
|      zext_ln52_2_reg_1497      |   16   |
+--------------------------------+--------+
|              Total             |  1161  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      grp_readreq_fu_290                                     |  p1  |   2  |  16  |   32   ||    9    |
|                                      grp_readreq_fu_297                                     |  p1  |   2  |  16  |   32   ||    9    |
|                                      grp_access_fu_312                                      |  p0  |   3  |  11  |   33   ||    14   |
|                                      grp_access_fu_312                                      |  p1  |   2  |  15  |   30   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 |  p2  |   2  |   6  |   12   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 |  p6  |   2  |  19  |   38   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 |  p7  |   2  |  17  |   34   ||    9    |
| grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 |  p8  |   2  |  19  |   38   ||    9    |
|        grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458       |  p1  |   2  |  15  |   30   ||    9    |
|        grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458       |  p3  |   2  |   6  |   12   ||    9    |
|                                         grp_fu_1295                                         |  p0  |   2  |   5  |   10   ||    9    |
|                                         grp_fu_1304                                         |  p0  |   2  |   5  |   10   ||    9    |
|                                         grp_fu_1311                                         |  p0  |   2  |   3  |    6   ||    9    |
|                                         grp_fu_1311                                         |  p1  |   2  |   5  |   10   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   327  || 22.3513 ||   131   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   25   |  2020  |  3440  |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   131  |    -   |
|  Register |    -   |    -   |    -   |  1161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |   10   |   47   |  3181  |  3571  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
