0.7
2020.2
Oct 14 2022
05:07:14
/home/bogdan/git/FiCPUv2/FiCPUv2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sim_1/new/test_bench.v,1669574217,verilog,,,,test_bench,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/acc_reg.v,1669637501,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/adder.v,,acc_reg,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/adder.v,1669566331,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/alu.v,,adder,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/alu.v,1669635519,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/controller.v,,alu,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/controller.v,1669637949,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/cpu.v,,controller,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/cpu.v,1669639726,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_mem.v,,cpu,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_mem.v,1669578552,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_path.v,,data_mem,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_path.v,1669639676,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/flopr.v,,data_path,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/flopr.v,1669579180,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/instr_mem.v,,flopr,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/instr_mem.v,1669568162,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/main_dec.v,,instr_mem,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/main_dec.v,1669637932,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/mux2.v,,main_dec,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/mux2.v,1669582415,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/reg_file.v,,mux2,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/reg_file.v,1669584518,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/sign_extension.v,,reg_file,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/sign_extension.v,1669564649,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/top.v,,sign_extension,,,,,,,,
/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/top.v,1669578473,verilog,,/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sim_1/new/test_bench.v,,top,,,,,,,,
