0.6
2016.4
Jan 23 2017
19:37:30
D:/23221111/Data S2/Semester 2/System on Chip/Project/Tutorial 2/Tutorial 2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/Tutorial 2/Tutorial 2.srcs/sim_1/new/full_adder_tb.v,1646531467,verilog,,,,full_adder_tb,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/Tutorial 2/Tutorial 2.srcs/sources_1/new/full_adder.v,1646531295,verilog,,,,full_adder,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/Tutorial 2/Tutorial 2.srcs/sources_1/new/half_adder.v,1646531231,verilog,,,,half_adder,,,,,,,,
