C:\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results   -part LFE5U_12F  -package MG285C  -grade -6    -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "lvdsClk.vm" -ovhdl "lvdsClk.vhm" -summaryfile C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synlog\report\lvdsClk_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  lvdsClk  -implementation  syn_results  -flow mapping  -multisrs  -oedif  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.edn   -freq 100.000   -tcl  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\lvdsClk.fdc  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synwork\lvdsClk_prem.srd  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\syntmp\lvdsClk.plg  -osyn  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\lvdsClk.srm  -prjdir  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\  -prjname  lvdsClk  -log  C:\Users\Borna\Documents\Projects\FPGA\Blink\pll\lvdsClk\syn_results\synlog\lvdsClk_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\syn_results -part LFE5U_12F -package MG285C -grade -6 -maxfan 50 -block -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -overilog "lvdsClk.vm" -ovhdl "lvdsClk.vhm" -summaryfile ..\synlog\report\lvdsClk_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module lvdsClk -implementation syn_results -flow mapping -multisrs -oedif ..\lvdsClk.edn -freq 100.000 -tcl ..\..\lvdsClk.fdc ..\synwork\lvdsClk_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam lvdsClk.plg -osyn ..\lvdsClk.srm -prjdir ..\ -prjname lvdsClk -log ..\synlog\lvdsClk_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\lvdsclk.edn|io:o|time:1720816734|size:9001|exec:0|csum:
file:..\..\lvdsclk.fdc|io:i|time:1720816725|size:31|exec:0|csum:2F2341A2DB93159234560DAEA3680AAC
file:..\synwork\lvdsclk_prem.srd|io:i|time:1720816731|size:5139|exec:0|csum:A032C8DCF1C2310EE44471BE404213F5
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v|io:i|time:1691661400|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691661402|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:lvdsclk.plg|io:o|time:1720816736|size:265|exec:0|csum:
file:..\lvdsclk.srm|io:o|time:1720816734|size:5892|exec:0|csum:
file:..\synlog\lvdsclk_fpga_mapper.srr|io:o|time:1720816736|size:8676|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693474890|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
