{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666349152371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666349152371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 18:45:52 2022 " "Processing started: Fri Oct 21 18:45:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666349152371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666349152371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666349152371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666349152621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-arch_Counter4 " "Found design unit 1: Counter4-arch_Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Counter4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Counter4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div50MHz-arch_Div50MHz " "Found design unit 1: Div50MHz-arch_Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Div50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/Div50MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder24-arch_decoder24 " "Found design unit 1: decoder24-arch_decoder24" {  } { { "decoder24.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder24.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver-arch_driver " "Found design unit 1: driver-arch_driver" {  } { { "driver.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/driver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-arch_decoder47 " "Found design unit 1: decoder47-arch_decoder47" {  } { { "decoder47.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder47.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Found entity 1: decoder47" {  } { { "decoder47.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/decoder47.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP4-arch_FPGA_EXP4 " "Found design unit 1: FPGA_EXP4-arch_FPGA_EXP4" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4 " "Found entity 1: FPGA_EXP4" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP4_tb-arch_FPGA_EXP4_tb " "Found design unit 1: FPGA_EXP4_tb-arch_FPGA_EXP4_tb" {  } { { "FPGA_EXP4_tb.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4_tb " "Found entity 1: FPGA_EXP4_tb" {  } { { "FPGA_EXP4_tb.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch_debounce " "Found design unit 1: debounce-arch_debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666349152996 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "newclk FPGA_EXP4.vhd(66) " "VHDL error at FPGA_EXP4.vhd(66): object \"newclk\" is used but not declared" {  } { { "FPGA_EXP4.vhd" "" { Text "C:/Users/etcis_ustc/Desktop/FPGA_EXP4/FPGA_EXP4.vhd" 66 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1666349152996 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666349153090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 21 18:45:53 2022 " "Processing ended: Fri Oct 21 18:45:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666349153090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666349153090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666349153090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666349153090 ""}
