DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
(DmPackageRef
library "Ethernet"
unitName "ethernet"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Ethernet_test"
duName "ethernetFifo_tester"
elements [
]
mwi 0
uid 171,0
)
(Instance
name "I_fifo"
duLibraryName "Ethernet"
duName "ethernetFifo"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "false"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
mwi 0
uid 4808,0
)
(Instance
name "I_fifoBridge"
duLibraryName "Memory"
duName "fifoBridgeRxToTx"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "firstWordFallThrough"
type "boolean"
value "true"
e "first byte written into the FIFO immediately appears on the output"
)
]
mwi 0
uid 4982,0
)
(Instance
name "I_rec"
duLibraryName "Ethernet_test"
duName "miiReceiver"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "rxFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "0"
)
(GiElement
name "logSingleFile"
type "boolean"
value "true"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "txEthClockFrequency"
e "txclkfrequency in MHz"
)
]
mwi 0
uid 5106,0
)
(Instance
name "I_send"
duLibraryName "Ethernet_test"
duName "miiSender"
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "txFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "1"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "rxEthClockFrequency"
)
]
mwi 0
uid 5136,0
)
(Instance
name "I_mii"
duLibraryName "Ethernet"
duName "miiToRam"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "rxMiiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "txMiiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
]
mwi 0
uid 5230,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"Ethernet"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernet@fifo_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernet@fifo_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernet@fifo_tb"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernetFifo_tb"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ethernetFifo_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:49"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Ethernet_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "ethernetFifo_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernet@fifo_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet_test\\hds\\ethernetFifo_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC-SimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:49"
)
(vvPair
variable "unit"
value "ethernetFifo_tb"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "126000,109000,143000,110000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "126200,109500,126200,109500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143000,105000,147000,106000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "143200,105500,143200,105500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "126000,107000,143000,108000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "126200,107500,126200,107500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,107000,126000,108000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,107500,122200,107500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143000,106000,163000,110000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "143200,106200,157300,107400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "147000,105000,163000,106000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "147200,105500,147200,105500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,105000,143000,107000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "127350,105400,137650,106600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,108000,126000,109000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,108500,122200,108500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,109000,126000,110000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,109500,122200,109500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "126000,108000,143000,109000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "126200,108500,126200,108500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "122000,105000,163000,110000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 171,0
shape (Rectangle
uid 172,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "48000,78000,160000,86000"
)
oxt "22000,44000,86000,52000"
ttg (MlTextGroup
uid 173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 174,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,85900,58200,87300"
st "Ethernet_test"
blo "47800,87100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 175,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,87300,61700,88700"
st "ethernetFifo_tester"
blo "47800,88500"
tm "BlkNameMgr"
)
*15 (Text
uid 176,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,88700,53700,90100"
st "I_tester"
blo "47800,89900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 178,0
text (MLText
uid 179,0
va (VaSet
font "Courier New,8,0"
)
xt "47000,92200,72500,93000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,84250,49750,85750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 2117,0
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 35,0
)
declText (MLText
uid 2118,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,41400,20500,42600"
st "SIGNAL reset          : std_ulogic"
)
)
*17 (Net
uid 2125,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 36,0
)
declText (MLText
uid 2126,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,25800,20500,27000"
st "SIGNAL clock          : std_ulogic"
)
)
*18 (Net
uid 2788,0
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 58,0
)
declText (MLText
uid 2789,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,28200,20500,29400"
st "SIGNAL mii_crs        : std_ulogic"
)
)
*19 (Net
uid 2796,0
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 59,0
)
declText (MLText
uid 2797,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,27000,20500,28200"
st "SIGNAL mii_col        : std_ulogic"
)
)
*20 (Net
uid 2812,0
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 8
suid 61,0
)
declText (MLText
uid 2813,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,34200,20500,35400"
st "SIGNAL mii_rxer       : std_ulogic"
)
)
*21 (Net
uid 2820,0
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 7
suid 62,0
)
declText (MLText
uid 2821,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,33000,20500,34200"
st "SIGNAL mii_rxdv       : std_ulogic"
)
)
*22 (Net
uid 2828,0
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 6
suid 63,0
)
declText (MLText
uid 2829,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,31800,38500,33000"
st "SIGNAL mii_rxd        : std_ulogic_vector(rxMiiDataBitNb -1 DOWNTO 0)"
)
)
*23 (Net
uid 3795,0
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 73,0
)
declText (MLText
uid 3796,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,29400,20500,30600"
st "SIGNAL mii_rxclk      : std_ulogic"
)
)
*24 (Net
uid 4002,0
decl (Decl
n "mii_txen"
t "std_ulogic"
o 12
suid 79,0
)
declText (MLText
uid 4003,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,39000,20500,40200"
st "SIGNAL mii_txen       : std_ulogic"
)
)
*25 (Net
uid 4008,0
decl (Decl
n "mii_txer"
t "std_ulogic"
o 13
suid 80,0
)
declText (MLText
uid 4009,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,40200,20500,41400"
st "SIGNAL mii_txer       : std_ulogic"
)
)
*26 (Net
uid 4014,0
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 9
suid 81,0
)
declText (MLText
uid 4015,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,35400,20500,36600"
st "SIGNAL mii_txclk      : std_ulogic"
)
)
*27 (HdlText
uid 4020,0
optionalChildren [
*28 (EmbeddedText
uid 4029,0
commentText (CommentText
uid 4030,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4031,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,61000,80000,65000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4032,0
va (VaSet
)
xt "72200,61200,79900,64800"
st "
mii_crs <= mii_txcrs or mii_rxcrs;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 4021,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,60000,80000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4022,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 4023,0
va (VaSet
font "Arial,8,1"
)
xt "68150,66000,69850,67000"
st "eb3"
blo "68150,66800"
tm "HdlTextNameMgr"
)
*30 (Text
uid 4024,0
va (VaSet
font "Arial,8,1"
)
xt "68150,67000,68950,68000"
st "3"
blo "68150,67800"
tm "HdlTextNumberMgr"
)
]
)
ga (GenericAssociation
uid 4025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4026,0
text (MLText
uid 4027,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,15000,-55000,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4028,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,64250,73750,65750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*31 (Net
uid 4049,0
decl (Decl
n "mii_txcrs"
t "std_ulogic"
o 10
suid 84,0
)
declText (MLText
uid 4050,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,36600,20500,37800"
st "SIGNAL mii_txcrs      : std_ulogic"
)
)
*32 (Net
uid 4051,0
decl (Decl
n "mii_rxcrs"
t "std_ulogic"
o 5
suid 85,0
)
declText (MLText
uid 4052,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,30600,20500,31800"
st "SIGNAL mii_rxcrs      : std_ulogic"
)
)
*33 (Net
uid 4063,0
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 11
suid 86,0
)
declText (MLText
uid 4064,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,37800,38500,39000"
st "SIGNAL mii_txd        : std_ulogic_vector(txMiiDataBitNb -1 DOWNTO 0)"
)
)
*34 (Net
uid 4565,0
decl (Decl
n "tx_write"
t "std_ulogic"
o 28
suid 87,0
)
declText (MLText
uid 4566,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,58200,20500,59400"
st "SIGNAL tx_write       : std_ulogic"
)
)
*35 (Net
uid 4571,0
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 24
suid 88,0
)
declText (MLText
uid 4572,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,53400,37000,54600"
st "SIGNAL tx_data        : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*36 (Net
uid 4577,0
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 89,0
)
declText (MLText
uid 4578,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,45000,37000,46200"
st "SIGNAL rx_data        : std_ulogic_vector(ramDataBitNb-1 DOWNTO 0)"
)
)
*37 (Net
uid 4583,0
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 90,0
)
declText (MLText
uid 4584,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,42600,34500,43800"
st "SIGNAL rx_address     : unsigned(ramAddressBitNb -1 DOWNTO 0)"
)
)
*38 (Net
uid 4589,0
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 91,0
)
declText (MLText
uid 4590,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,43800,34000,45000"
st "SIGNAL rx_baseAddress : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*39 (Net
uid 4595,0
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 22
suid 92,0
)
declText (MLText
uid 4596,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,51000,34000,52200"
st "SIGNAL tx_address     : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*40 (Net
uid 4601,0
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 23
suid 93,0
)
declText (MLText
uid 4602,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,52200,34000,53400"
st "SIGNAL tx_baseAddress : unsigned(ramAddressBitNb-1 DOWNTO 0)"
)
)
*41 (Net
uid 4623,0
decl (Decl
n "tx_fifoWrite"
t "std_ulogic"
o 27
suid 94,0
)
declText (MLText
uid 4624,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,57000,20500,58200"
st "SIGNAL tx_fifoWrite   : std_ulogic"
)
)
*42 (Net
uid 4631,0
decl (Decl
n "tx_fifoFull"
t "std_ulogic"
o 26
suid 95,0
)
declText (MLText
uid 4632,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,55800,20500,57000"
st "SIGNAL tx_fifoFull    : std_ulogic"
)
)
*43 (Net
uid 4639,0
decl (Decl
n "tx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 25
suid 96,0
)
declText (MLText
uid 4640,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,54600,37500,55800"
st "SIGNAL tx_fifoData    : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*44 (Net
uid 4647,0
decl (Decl
n "rx_fifoRead"
t "std_ulogic"
o 20
suid 97,0
)
declText (MLText
uid 4648,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,48600,20500,49800"
st "SIGNAL rx_fifoRead    : std_ulogic"
)
)
*45 (Net
uid 4655,0
decl (Decl
n "rx_fifoEmpty"
t "std_ulogic"
o 19
suid 98,0
)
declText (MLText
uid 4656,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,47400,20500,48600"
st "SIGNAL rx_fifoEmpty   : std_ulogic"
)
)
*46 (Net
uid 4663,0
decl (Decl
n "rx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 18
suid 99,0
)
declText (MLText
uid 4664,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,46200,37500,47400"
st "SIGNAL rx_fifoData    : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*47 (SaComponent
uid 4808,0
optionalChildren [
*48 (CptPort
uid 4748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,62625,120000,63375"
)
tg (CPTG
uid 4750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4751,0
va (VaSet
)
xt "120800,62500,122900,63500"
st "clock"
blo "120800,63300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*49 (CptPort
uid 4752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,64625,120000,65375"
)
tg (CPTG
uid 4754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4755,0
va (VaSet
)
xt "121000,64500,123100,65500"
st "reset"
blo "121000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*50 (CptPort
uid 4756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4757,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,44625,120000,45375"
)
tg (CPTG
uid 4758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4759,0
va (VaSet
)
xt "121000,44500,127200,45500"
st "rx_baseAddress"
blo "121000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 9
suid 13,0
)
)
)
*51 (CptPort
uid 4760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,46625,120000,47375"
)
tg (CPTG
uid 4762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4763,0
va (VaSet
)
xt "121000,46500,125500,47500"
st "rx_address"
blo "121000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 8
suid 14,0
)
)
)
*52 (CptPort
uid 4764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,48625,120000,49375"
)
tg (CPTG
uid 4766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4767,0
va (VaSet
)
xt "121000,48500,123800,49500"
st "rx_data"
blo "121000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 3
suid 15,0
)
)
)
*53 (CptPort
uid 4768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4769,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,54625,120000,55375"
)
tg (CPTG
uid 4770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4771,0
va (VaSet
)
xt "121000,54500,125400,55500"
st "tx_address"
blo "121000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2018,0
)
)
)
*54 (CptPort
uid 4772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,52625,120000,53375"
)
tg (CPTG
uid 4774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4775,0
va (VaSet
)
xt "121000,52500,127100,53500"
st "tx_baseAddress"
blo "121000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 5
suid 2019,0
)
)
)
*55 (CptPort
uid 4776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4777,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,56625,120000,57375"
)
tg (CPTG
uid 4778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4779,0
va (VaSet
)
xt "121000,56500,123700,57500"
st "tx_data"
blo "121000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 2020,0
)
)
)
*56 (CptPort
uid 4780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4781,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,58625,120000,59375"
)
tg (CPTG
uid 4782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4783,0
va (VaSet
)
xt "121000,58500,123900,59500"
st "tx_write"
blo "121000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 15
suid 2023,0
)
)
)
*57 (CptPort
uid 4784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,44625,136750,45375"
)
tg (CPTG
uid 4786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4787,0
va (VaSet
)
xt "130600,44500,135000,45500"
st "rx_fifoData"
ju 2
blo "135000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 10
suid 2028,0
)
)
)
*58 (CptPort
uid 4788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,46625,136750,47375"
)
tg (CPTG
uid 4790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4791,0
va (VaSet
)
xt "130200,46500,135000,47500"
st "rx_fifoEmpty"
ju 2
blo "135000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoEmpty"
t "std_ulogic"
o 11
suid 2030,0
)
)
)
*59 (CptPort
uid 4792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,48625,136750,49375"
)
tg (CPTG
uid 4794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4795,0
va (VaSet
)
xt "130400,48500,135000,49500"
st "rx_fifoRead"
ju 2
blo "135000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifoRead"
t "std_ulogic"
o 4
suid 2031,0
)
)
)
*60 (CptPort
uid 4796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4797,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,52625,136750,53375"
)
tg (CPTG
uid 4798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4799,0
va (VaSet
)
xt "130700,52500,135000,53500"
st "tx_fifoData"
ju 2
blo "135000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 6
suid 2032,0
)
)
)
*61 (CptPort
uid 4800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,54625,136750,55375"
)
tg (CPTG
uid 4802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4803,0
va (VaSet
)
xt "131000,54500,135000,55500"
st "tx_fifoFull"
ju 2
blo "135000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifoFull"
t "std_ulogic"
o 14
suid 2033,0
)
)
)
*62 (CptPort
uid 4804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4805,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136000,56625,136750,57375"
)
tg (CPTG
uid 4806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4807,0
va (VaSet
)
xt "130500,56500,135000,57500"
st "tx_fifoWrite"
ju 2
blo "135000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoWrite"
t "std_ulogic"
o 7
suid 2034,0
)
)
)
]
shape (Rectangle
uid 4809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,41000,136000,67000"
)
oxt "46000,9000,62000,35000"
ttg (MlTextGroup
uid 4810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 4811,0
va (VaSet
font "Arial,8,1"
)
xt "120200,67000,123800,68000"
st "Ethernet"
blo "120200,67800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 4812,0
va (VaSet
font "Arial,8,1"
)
xt "120200,68000,125600,69000"
st "ethernetFifo"
blo "120200,68800"
tm "CptNameMgr"
)
*65 (Text
uid 4813,0
va (VaSet
font "Arial,8,1"
)
xt "120200,69000,122500,70000"
st "I_fifo"
blo "120200,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4815,0
text (MLText
uid 4816,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,70200,201000,73400"
st "ramAddressBitNb    = ramAddressBitNb    ( positive )                                                                                                          
ramDataBitNb       = ramDataBitNb       ( positive )                                                                                                          
fifoDataBitNb      = fifoDataBitNb      ( positive )                                                                                                          
disable_txFifoFull = false              ( boolean  ) -- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "false"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
)
viewicon (ZoomableIcon
uid 4817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "120250,65250,121750,66750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 4982,0
optionalChildren [
*67 (CptPort
uid 4950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,52625,160000,53375"
)
tg (CPTG
uid 4952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4953,0
va (VaSet
)
xt "161000,52400,164400,53600"
st "clock"
blo "161000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*68 (CptPort
uid 4954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,54625,160000,55375"
)
tg (CPTG
uid 4956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4957,0
va (VaSet
)
xt "161000,54400,164300,55600"
st "reset"
blo "161000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*69 (CptPort
uid 4958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176000,44625,176750,45375"
)
tg (CPTG
uid 4960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4961,0
va (VaSet
)
xt "171400,44400,175000,45600"
st "data2"
ju 2
blo "175000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data2"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*70 (CptPort
uid 4962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4963,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176000,46625,176750,47375"
)
tg (CPTG
uid 4964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4965,0
va (VaSet
)
xt "172100,46400,175000,47600"
st "full2"
ju 2
blo "175000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "full2"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*71 (CptPort
uid 4966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176000,48625,176750,49375"
)
tg (CPTG
uid 4968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4969,0
va (VaSet
)
xt "172500,48400,175000,49600"
st "wr2"
ju 2
blo "175000,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr2"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*72 (CptPort
uid 4970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,46625,160000,47375"
)
tg (CPTG
uid 4972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4973,0
va (VaSet
)
xt "161000,46400,165500,47600"
st "empty1"
blo "161000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "empty1"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*73 (CptPort
uid 4974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,44625,160000,45375"
)
tg (CPTG
uid 4976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4977,0
va (VaSet
)
xt "161000,44400,164600,45600"
st "data1"
blo "161000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "data1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 7,0
)
)
)
*74 (CptPort
uid 4978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4979,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "159250,48625,160000,49375"
)
tg (CPTG
uid 4980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4981,0
va (VaSet
)
xt "161000,48400,163400,49600"
st "rd1"
blo "161000,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 4983,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "160000,41000,176000,57000"
)
oxt "35000,10000,51000,26000"
ttg (MlTextGroup
uid 4984,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 4985,0
va (VaSet
font "Verdana,9,1"
)
xt "160600,56800,165100,58000"
st "Memory"
blo "160600,57800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 4986,0
va (VaSet
font "Verdana,9,1"
)
xt "160600,58000,170600,59200"
st "fifoBridgeRxToTx"
blo "160600,59000"
tm "CptNameMgr"
)
*77 (Text
uid 4987,0
va (VaSet
font "Verdana,9,1"
)
xt "160600,59200,168000,60400"
st "I_fifoBridge"
blo "160600,60200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4988,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4989,0
text (MLText
uid 4990,0
va (VaSet
font "Courier New,8,0"
)
xt "160000,60600,223000,63000"
st "dataBitNb            = fifoDataBitNb    ( positive )                                                                      
fifoDepth            = 1                ( positive )                                                                      
firstWordFallThrough = true             ( boolean  ) --first byte written into the FIFO immediately appears on the output "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "firstWordFallThrough"
type "boolean"
value "true"
e "first byte written into the FIFO immediately appears on the output"
)
]
)
viewicon (ZoomableIcon
uid 4991,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "160250,55250,161750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*78 (Net
uid 5004,0
decl (Decl
n "rx_fifoRead1"
t "std_ulogic"
o 21
suid 100,0
)
declText (MLText
uid 5005,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,49800,20500,51000"
st "SIGNAL rx_fifoRead1   : std_ulogic"
)
)
*79 (SaComponent
uid 5106,0
optionalChildren [
*80 (CptPort
uid 5086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,60625,64750,61375"
)
tg (CPTG
uid 5088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5089,0
va (VaSet
)
xt "58600,60400,63000,61600"
st "mii_crs"
ju 2
blo "63000,61400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_crs"
t "std_ulogic"
o 16
suid 1,0
)
)
)
*81 (CptPort
uid 5090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,58625,64750,59375"
)
tg (CPTG
uid 5092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5093,0
va (VaSet
)
xt "57700,58400,63000,59600"
st "mii_txclk"
ju 2
blo "63000,59400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 18
suid 2,0
)
)
)
*82 (CptPort
uid 5094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,52625,64750,53375"
)
tg (CPTG
uid 5096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5097,0
va (VaSet
)
xt "58600,52400,63000,53600"
st "mii_txd"
ju 2
blo "63000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 21
suid 3,0
)
)
)
*83 (CptPort
uid 5098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5099,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,54625,64750,55375"
)
tg (CPTG
uid 5100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5101,0
va (VaSet
)
xt "58000,54400,63000,55600"
st "mii_txen"
ju 2
blo "63000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txen"
t "std_ulogic"
o 20
suid 4,0
)
)
)
*84 (CptPort
uid 5102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5103,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,56625,64750,57375"
)
tg (CPTG
uid 5104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5105,0
va (VaSet
)
xt "58200,56400,63000,57600"
st "mii_txer"
ju 2
blo "63000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txer"
t "std_ulogic"
o 19
suid 5,0
)
)
)
]
shape (Rectangle
uid 5107,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,49000,64000,65000"
)
oxt "17000,7000,33000,23000"
ttg (MlTextGroup
uid 5108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 5109,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,64600,58200,66000"
st "Ethernet_test"
blo "47800,65800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 5110,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,66000,56400,67400"
st "miiReceiver"
blo "47800,67200"
tm "CptNameMgr"
)
*87 (Text
uid 5111,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,67400,51800,68800"
st "I_rec"
blo "47800,68600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5113,0
text (MLText
uid 5114,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,69000,83500,74000"
st "miiDataBitNb      = txMiiDataBitNb         ( positive )                         
framesFileSpec    = rxFileSpec             ( string   )                         
verbosity         = 0                      ( natural  )                         
logSingleFile     = true                   ( boolean  )                         
ethClockFrequency = txEthClockFrequency    ( positive ) --txclkfrequency in MHz "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "rxFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "0"
)
(GiElement
name "logSingleFile"
type "boolean"
value "true"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "txEthClockFrequency"
e "txclkfrequency in MHz"
)
]
)
viewicon (ZoomableIcon
uid 5115,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,63250,49750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 5136,0
optionalChildren [
*89 (CptPort
uid 5116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,36625,64750,37375"
)
tg (CPTG
uid 5118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5119,0
va (VaSet
)
xt "58600,36400,63000,37600"
st "mii_crs"
ju 2
blo "63000,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_crs"
t "std_ulogic"
o 16
suid 1,0
)
)
)
*90 (CptPort
uid 5120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,34625,64750,35375"
)
tg (CPTG
uid 5122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5123,0
va (VaSet
)
xt "57700,34400,63000,35600"
st "mii_rxclk"
ju 2
blo "63000,35400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 18
suid 2,0
)
)
)
*91 (CptPort
uid 5124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,28625,64750,29375"
)
tg (CPTG
uid 5126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5127,0
va (VaSet
)
xt "58600,28400,63000,29600"
st "mii_rxd"
ju 2
blo "63000,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(miiDataBitNb -1 DOWNTO 0)"
o 21
suid 3,0
)
)
)
*92 (CptPort
uid 5128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,30625,64750,31375"
)
tg (CPTG
uid 5130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5131,0
va (VaSet
)
xt "58000,30400,63000,31600"
st "mii_rxdv"
ju 2
blo "63000,31400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 20
suid 4,0
)
)
)
*93 (CptPort
uid 5132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,32625,64750,33375"
)
tg (CPTG
uid 5134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5135,0
va (VaSet
)
xt "58200,32400,63000,33600"
st "mii_rxer"
ju 2
blo "63000,33400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 19
suid 5,0
)
)
)
]
shape (Rectangle
uid 5137,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,25000,64000,41000"
)
oxt "17000,7000,33000,23000"
ttg (MlTextGroup
uid 5138,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 5139,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,40600,58200,42000"
st "Ethernet_test"
blo "47800,41800"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 5140,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,42000,54800,43400"
st "miiSender"
blo "47800,43200"
tm "CptNameMgr"
)
*96 (Text
uid 5141,0
va (VaSet
font "Verdana,12,0"
)
xt "47800,43400,53000,44800"
st "I_send"
blo "47800,44600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5143,0
text (MLText
uid 5144,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,45000,73800,49000"
st "miiDataBitNb      = rxMiiDataBitNb         ( positive )  
framesFileSpec    = txFileSpec             ( string   )  
verbosity         = 1                      ( natural  )  
ethClockFrequency = rxEthClockFrequency    ( positive )  "
)
header ""
)
elements [
(GiElement
name "miiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "framesFileSpec"
type "string"
value "txFileSpec"
)
(GiElement
name "verbosity"
type "natural"
value "1"
)
(GiElement
name "ethClockFrequency"
type "positive"
value "rxEthClockFrequency"
)
]
)
viewicon (ZoomableIcon
uid 5145,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,39250,49750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*97 (SaComponent
uid 5230,0
optionalChildren [
*98 (CptPort
uid 5146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,48625,88000,49375"
)
tg (CPTG
uid 5148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5149,0
va (VaSet
)
xt "89000,48500,92300,49500"
st "mii_rxclk"
blo "89000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*99 (CptPort
uid 5150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,62625,88000,63375"
)
tg (CPTG
uid 5152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5153,0
va (VaSet
)
xt "89000,62500,91900,63500"
st "mii_crs"
blo "89000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*100 (CptPort
uid 5154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,44625,88000,45375"
)
tg (CPTG
uid 5156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5157,0
va (VaSet
)
xt "89000,44500,92100,45500"
st "mii_rxdv"
blo "89000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 6
suid 3,0
)
)
)
*101 (CptPort
uid 5158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,46625,88000,47375"
)
tg (CPTG
uid 5160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5161,0
va (VaSet
)
xt "89000,46500,92100,47500"
st "mii_rxer"
blo "89000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*102 (CptPort
uid 5162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,42625,88000,43375"
)
tg (CPTG
uid 5164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5165,0
va (VaSet
)
xt "89000,42500,91800,43500"
st "mii_rxd"
blo "89000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 5
suid 5,0
)
)
)
*103 (CptPort
uid 5166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,58625,88000,59375"
)
tg (CPTG
uid 5168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5169,0
va (VaSet
)
xt "89000,58500,92200,59500"
st "mii_txclk"
blo "89000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 8
suid 6,0
)
)
)
*104 (CptPort
uid 5170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,64625,88000,65375"
)
tg (CPTG
uid 5172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5173,0
va (VaSet
)
xt "89000,64500,91800,65500"
st "mii_col"
blo "89000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 7,0
)
)
)
*105 (CptPort
uid 5174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5175,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,54625,88000,55375"
)
tg (CPTG
uid 5176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5177,0
va (VaSet
)
xt "89000,54500,92100,55500"
st "mii_txen"
blo "89000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txen"
t "std_ulogic"
o 16
suid 8,0
)
)
)
*106 (CptPort
uid 5178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5179,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,56625,88000,57375"
)
tg (CPTG
uid 5180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5181,0
va (VaSet
)
xt "89000,56500,92000,57500"
st "mii_txer"
blo "89000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txer"
t "std_ulogic"
o 17
suid 9,0
)
)
)
*107 (CptPort
uid 5182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5183,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,52625,88000,53375"
)
tg (CPTG
uid 5184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5185,0
va (VaSet
)
xt "89000,52500,91700,53500"
st "mii_txd"
blo "89000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*108 (CptPort
uid 5186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5187,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,64625,104750,65375"
)
tg (CPTG
uid 5188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5189,0
va (VaSet
)
xt "100900,64500,103000,65500"
st "clock"
ju 2
blo "103000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*109 (CptPort
uid 5190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5191,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,66625,104750,67375"
)
tg (CPTG
uid 5192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5193,0
va (VaSet
)
xt "100900,66500,103000,67500"
st "reset"
ju 2
blo "103000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*110 (CptPort
uid 5194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5195,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,42625,104750,43375"
)
tg (CPTG
uid 5196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5197,0
va (VaSet
)
xt "96800,42500,103000,43500"
st "rx_baseAddress"
ju 2
blo "103000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*111 (CptPort
uid 5198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5199,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,44625,104750,45375"
)
tg (CPTG
uid 5200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5201,0
va (VaSet
)
xt "98500,44500,103000,45500"
st "rx_address"
ju 2
blo "103000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 10
suid 14,0
)
)
)
*112 (CptPort
uid 5202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,46625,104750,47375"
)
tg (CPTG
uid 5204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5205,0
va (VaSet
)
xt "100200,46500,103000,47500"
st "rx_data"
ju 2
blo "103000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 18
suid 15,0
)
)
)
*113 (CptPort
uid 5206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,48625,104750,49375"
)
tg (CPTG
uid 5208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5209,0
va (VaSet
)
xt "96700,48500,103000,49500"
st "rx_startOfFrame"
ju 2
blo "103000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_startOfFrame"
t "std_ulogic"
o 19
suid 2016,0
)
)
)
*114 (CptPort
uid 5210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,54625,104750,55375"
)
tg (CPTG
uid 5212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5213,0
va (VaSet
)
xt "98600,54500,103000,55500"
st "tx_address"
ju 2
blo "103000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2018,0
)
)
)
*115 (CptPort
uid 5214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,52625,104750,53375"
)
tg (CPTG
uid 5216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5217,0
va (VaSet
)
xt "96900,52500,103000,53500"
st "tx_baseAddress"
ju 2
blo "103000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 20
suid 2019,0
)
)
)
*116 (CptPort
uid 5218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,56625,104750,57375"
)
tg (CPTG
uid 5220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5221,0
va (VaSet
)
xt "100300,56500,103000,57500"
st "tx_data"
ju 2
blo "103000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 2020,0
)
)
)
*117 (CptPort
uid 5222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,60625,104750,61375"
)
tg (CPTG
uid 5224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5225,0
va (VaSet
)
xt "97100,60500,103000,61500"
st "tx_endOfFrame"
ju 2
blo "103000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_endOfFrame"
t "std_ulogic"
o 21
suid 2021,0
)
)
)
*118 (CptPort
uid 5226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,58625,104750,59375"
)
tg (CPTG
uid 5228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5229,0
va (VaSet
)
xt "100100,58500,103000,59500"
st "tx_write"
ju 2
blo "103000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_write"
t "std_ulogic"
o 14
suid 2023,0
)
)
)
]
shape (Rectangle
uid 5231,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,39000,104000,69000"
)
oxt "46000,5000,62000,35000"
ttg (MlTextGroup
uid 5232,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 5233,0
va (VaSet
font "Arial,8,1"
)
xt "88200,69000,91800,70000"
st "Ethernet"
blo "88200,69800"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 5234,0
va (VaSet
font "Arial,8,1"
)
xt "88200,70000,92400,71000"
st "miiToRam"
blo "88200,70800"
tm "CptNameMgr"
)
*121 (Text
uid 5235,0
va (VaSet
font "Arial,8,1"
)
xt "88200,71000,90300,72000"
st "I_mii"
blo "88200,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5236,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5237,0
text (MLText
uid 5238,0
va (VaSet
font "Courier New,8,0"
)
xt "88000,72200,115500,75400"
st "ramAddressBitNb = ramAddressBitNb    ( positive )  
ramDataBitNb    = ramDataBitNb       ( positive )  
rxMiiDataBitNb  = rxMiiDataBitNb     ( positive )  
txMiiDataBitNb  = txMiiDataBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "ramDataBitNb"
)
(GiElement
name "rxMiiDataBitNb"
type "positive"
value "rxMiiDataBitNb"
)
(GiElement
name "txMiiDataBitNb"
type "positive"
value "txMiiDataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5239,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,67250,89750,68750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*122 (Wire
uid 2119,0
shape (OrthoPolyLine
uid 2120,0
va (VaSet
vasetType 3
)
xt "118000,65000,119250,78000"
pts [
"119250,65000"
"118000,65000"
"118000,78000"
]
)
start &49
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2124,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,63600,120100,65000"
st "reset"
blo "116000,64800"
tm "WireNameMgr"
)
)
on &16
)
*123 (Wire
uid 2127,0
shape (OrthoPolyLine
uid 2128,0
va (VaSet
vasetType 3
)
xt "116000,63000,119250,78000"
pts [
"119250,63000"
"116000,63000"
"116000,78000"
]
)
start &48
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2132,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,61600,119800,63000"
st "clock"
blo "116000,62800"
tm "WireNameMgr"
)
)
on &17
)
*124 (Wire
uid 2790,0
shape (OrthoPolyLine
uid 2791,0
va (VaSet
vasetType 3
)
xt "80000,63000,87250,63000"
pts [
"87250,63000"
"80000,63000"
]
)
start &99
end &27
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2795,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,61600,87100,63000"
st "mii_crs"
blo "82000,62800"
tm "WireNameMgr"
)
)
on &18
)
*125 (Wire
uid 2798,0
shape (OrthoPolyLine
uid 2799,0
va (VaSet
vasetType 3
)
xt "84000,65000,87250,78000"
pts [
"87250,65000"
"84000,65000"
"84000,78000"
]
)
start &104
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2803,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,63600,87000,65000"
st "mii_col"
blo "82000,64800"
tm "WireNameMgr"
)
)
on &19
)
*126 (Wire
uid 2806,0
shape (OrthoPolyLine
uid 2807,0
va (VaSet
vasetType 3
)
xt "64750,35000,87250,49000"
pts [
"87250,49000"
"74000,49000"
"74000,35000"
"64750,35000"
]
)
start &98
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2811,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,47600,86100,49000"
st "mii_rxclk"
blo "80000,48800"
tm "WireNameMgr"
)
)
on &23
)
*127 (Wire
uid 2814,0
shape (OrthoPolyLine
uid 2815,0
va (VaSet
vasetType 3
)
xt "64750,33000,87250,47000"
pts [
"87250,47000"
"76000,47000"
"76000,33000"
"64750,33000"
]
)
start &101
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2819,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,45600,85800,47000"
st "mii_rxer"
blo "80000,46800"
tm "WireNameMgr"
)
)
on &20
)
*128 (Wire
uid 2822,0
shape (OrthoPolyLine
uid 2823,0
va (VaSet
vasetType 3
)
xt "64750,31000,87250,45000"
pts [
"87250,45000"
"78000,45000"
"78000,31000"
"64750,31000"
]
)
start &100
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2827,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,43600,86000,45000"
st "mii_rxdv"
blo "80000,44800"
tm "WireNameMgr"
)
)
on &21
)
*129 (Wire
uid 2830,0
shape (OrthoPolyLine
uid 2831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,29000,87250,43000"
pts [
"87250,43000"
"80000,43000"
"80000,29000"
"64750,29000"
]
)
start &102
end &91
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2835,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,41600,85300,43000"
st "mii_rxd"
blo "80000,42800"
tm "WireNameMgr"
)
)
on &22
)
*130 (Wire
uid 4004,0
shape (OrthoPolyLine
uid 4005,0
va (VaSet
vasetType 3
)
xt "64750,55000,87250,55000"
pts [
"87250,55000"
"64750,55000"
]
)
start &105
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4007,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,53600,86100,55000"
st "mii_txen"
blo "80000,54800"
tm "WireNameMgr"
)
)
on &24
)
*131 (Wire
uid 4010,0
shape (OrthoPolyLine
uid 4011,0
va (VaSet
vasetType 3
)
xt "64750,57000,87250,57000"
pts [
"87250,57000"
"64750,57000"
]
)
start &106
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4013,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,55600,85800,57000"
st "mii_txer"
blo "80000,56800"
tm "WireNameMgr"
)
)
on &25
)
*132 (Wire
uid 4016,0
shape (OrthoPolyLine
uid 4017,0
va (VaSet
vasetType 3
)
xt "64750,59000,87250,59000"
pts [
"87250,59000"
"64750,59000"
]
)
start &103
end &81
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4019,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,57600,86100,59000"
st "mii_txclk"
blo "80000,58800"
tm "WireNameMgr"
)
)
on &26
)
*133 (Wire
uid 4035,0
shape (OrthoPolyLine
uid 4036,0
va (VaSet
vasetType 3
)
xt "64750,61000,72000,64000"
pts [
"64750,61000"
"68000,61000"
"68000,64000"
"72000,64000"
]
)
start &80
end &27
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4040,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,59600,71300,61000"
st "mii_txcrs"
blo "65000,60800"
tm "WireNameMgr"
)
)
on &31
)
*134 (Wire
uid 4043,0
shape (OrthoPolyLine
uid 4044,0
va (VaSet
vasetType 3
)
xt "64750,37000,72000,62000"
pts [
"64750,37000"
"70000,37000"
"70000,62000"
"72000,62000"
]
)
start &89
end &27
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4048,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,35600,71300,37000"
st "mii_rxcrs"
blo "65000,36800"
tm "WireNameMgr"
)
)
on &32
)
*135 (Wire
uid 4065,0
shape (OrthoPolyLine
uid 4066,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,53000,87250,53000"
pts [
"87250,53000"
"64750,53000"
]
)
start &107
end &82
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4068,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,51600,85300,53000"
st "mii_txd"
blo "80000,52800"
tm "WireNameMgr"
)
)
on &33
)
*136 (Wire
uid 4567,0
shape (OrthoPolyLine
uid 4568,0
va (VaSet
vasetType 3
)
xt "104750,59000,119250,59000"
pts [
"104750,59000"
"119250,59000"
]
)
start &118
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4570,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,57600,112750,59000"
st "tx_write"
blo "106750,58800"
tm "WireNameMgr"
)
)
on &34
)
*137 (Wire
uid 4573,0
shape (OrthoPolyLine
uid 4574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,57000,119250,57000"
pts [
"104750,57000"
"119250,57000"
]
)
start &116
end &55
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4576,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,55600,112450,57000"
st "tx_data"
blo "106750,56800"
tm "WireNameMgr"
)
)
on &35
)
*138 (Wire
uid 4579,0
shape (OrthoPolyLine
uid 4580,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,47000,119250,49000"
pts [
"104750,47000"
"110000,47000"
"110000,49000"
"119250,49000"
]
)
start &112
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4582,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,45600,112450,47000"
st "rx_data"
blo "106750,46800"
tm "WireNameMgr"
)
)
on &36
)
*139 (Wire
uid 4585,0
shape (OrthoPolyLine
uid 4586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,45000,119250,47000"
pts [
"104750,45000"
"112000,45000"
"112000,47000"
"119250,47000"
]
)
start &111
end &51
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4588,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,43600,115450,45000"
st "rx_address"
blo "106750,44800"
tm "WireNameMgr"
)
)
on &37
)
*140 (Wire
uid 4591,0
shape (OrthoPolyLine
uid 4592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,43000,119250,45000"
pts [
"104750,43000"
"114000,43000"
"114000,45000"
"119250,45000"
]
)
start &110
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4594,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,41600,118550,43000"
st "rx_baseAddress"
blo "106750,42800"
tm "WireNameMgr"
)
)
on &38
)
*141 (Wire
uid 4597,0
shape (OrthoPolyLine
uid 4598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,55000,119250,55000"
pts [
"104750,55000"
"119250,55000"
]
)
start &114
end &53
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4600,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,53600,115450,55000"
st "tx_address"
blo "106750,54800"
tm "WireNameMgr"
)
)
on &39
)
*142 (Wire
uid 4603,0
shape (OrthoPolyLine
uid 4604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,53000,119250,53000"
pts [
"104750,53000"
"119250,53000"
]
)
start &115
end &54
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4606,0
va (VaSet
font "Verdana,12,0"
)
xt "106750,51600,118550,53000"
st "tx_baseAddress"
blo "106750,52800"
tm "WireNameMgr"
)
)
on &40
)
*143 (Wire
uid 4607,0
shape (OrthoPolyLine
uid 4608,0
va (VaSet
vasetType 3
)
xt "104750,65000,108000,65000"
pts [
"108000,65000"
"104750,65000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4614,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,63600,109800,65000"
st "clock"
blo "106000,64800"
tm "WireNameMgr"
)
)
on &17
)
*144 (Wire
uid 4615,0
shape (OrthoPolyLine
uid 4616,0
va (VaSet
vasetType 3
)
xt "104750,67000,108000,67000"
pts [
"108000,67000"
"104750,67000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4622,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,65600,110100,67000"
st "reset"
blo "106000,66800"
tm "WireNameMgr"
)
)
on &16
)
*145 (Wire
uid 4625,0
shape (OrthoPolyLine
uid 4626,0
va (VaSet
vasetType 3
)
xt "136750,49000,182000,66000"
pts [
"136750,57000"
"148000,57000"
"148000,66000"
"182000,66000"
"182000,49000"
"176750,49000"
]
)
start &62
end &71
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4630,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,55600,147650,57000"
st "tx_fifoWrite"
blo "138750,56800"
tm "WireNameMgr"
)
)
on &41
)
*146 (Wire
uid 4633,0
shape (OrthoPolyLine
uid 4634,0
va (VaSet
vasetType 3
)
xt "136750,47000,181000,65000"
pts [
"136750,55000"
"149000,55000"
"149000,65000"
"181000,65000"
"181000,47000"
"176750,47000"
]
)
start &61
end &70
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4638,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,53600,146350,55000"
st "tx_fifoFull"
blo "138750,54800"
tm "WireNameMgr"
)
)
on &42
)
*147 (Wire
uid 4641,0
shape (OrthoPolyLine
uid 4642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "136750,45000,180000,64000"
pts [
"136750,53000"
"150000,53000"
"150000,64000"
"180000,64000"
"180000,45000"
"176750,45000"
]
)
start &60
end &69
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4646,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,51600,147250,53000"
st "tx_fifoData"
blo "138750,52800"
tm "WireNameMgr"
)
)
on &43
)
*148 (Wire
uid 4649,0
shape (OrthoPolyLine
uid 4650,0
va (VaSet
vasetType 3
)
xt "154000,51000,154000,78000"
pts [
"154000,51000"
"154000,78000"
]
)
end &12
sat 16
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4654,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "152600,68300,154000,77000"
st "rx_fifoRead"
blo "153800,77000"
tm "WireNameMgr"
)
)
on &44
)
*149 (Wire
uid 4657,0
optionalChildren [
*150 (BdJunction
uid 5016,0
ps "OnConnectorStrategy"
shape (Circle
uid 5017,0
va (VaSet
vasetType 1
)
xt "151600,46600,152400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4658,0
va (VaSet
vasetType 3
)
xt "136750,47000,159250,47000"
pts [
"136750,47000"
"159250,47000"
]
)
start &58
end &72
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4662,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,45600,148150,47000"
st "rx_fifoEmpty"
blo "138750,46800"
tm "WireNameMgr"
)
)
on &45
)
*151 (Wire
uid 4665,0
shape (OrthoPolyLine
uid 4666,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "136750,45000,159250,45000"
pts [
"136750,45000"
"159250,45000"
]
)
start &57
end &73
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4670,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,43600,147250,45000"
st "rx_fifoData"
blo "138750,44800"
tm "WireNameMgr"
)
)
on &46
)
*152 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
)
xt "136750,49000,159250,49000"
pts [
"136750,49000"
"159250,49000"
]
)
start &59
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5009,0
va (VaSet
font "Verdana,12,0"
)
xt "138750,47600,148250,49000"
st "rx_fifoRead1"
blo "138750,48800"
tm "WireNameMgr"
)
)
on &78
)
*153 (Wire
uid 5010,0
shape (OrthoPolyLine
uid 5011,0
va (VaSet
vasetType 3
)
xt "152000,47000,152000,78000"
pts [
"152000,47000"
"152000,78000"
]
)
start &150
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5015,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "150600,68000,152000,77400"
st "rx_fifoEmpty"
blo "151800,77400"
tm "WireNameMgr"
)
)
on &45
)
*154 (Wire
uid 5024,0
shape (OrthoPolyLine
uid 5025,0
va (VaSet
vasetType 3
)
xt "156750,53000,159250,53000"
pts [
"159250,53000"
"156750,53000"
]
)
start &67
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5031,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,51600,159800,53000"
st "clock"
blo "156000,52800"
tm "WireNameMgr"
)
)
on &17
)
*155 (Wire
uid 5032,0
shape (OrthoPolyLine
uid 5033,0
va (VaSet
vasetType 3
)
xt "156750,55000,159250,55000"
pts [
"159250,55000"
"156750,55000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5039,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,53600,160100,55000"
st "reset"
blo "156000,54800"
tm "WireNameMgr"
)
)
on &16
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *156 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*158 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,17500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.NUMERIC_STD.all;
LIBRARY Ethernet;
  USE Ethernet.ethernet.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*160 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*161 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*162 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*163 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*164 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*165 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1680,0,-43,1050"
viewArea "-4600,-2052,102484,68096"
cachedDiagramExtent "0,0,223000,110000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 45
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 5484,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,2900,7250,4300"
st "<library>"
blo "750,4100"
tm "BdLibraryNameMgr"
)
*167 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,4300,6550,5700"
st "<block>"
blo "750,5500"
tm "BlkNameMgr"
)
*168 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,5700,4050,7100"
st "U_0"
blo "750,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "750,12900,750,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1450,0,9450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
)
xt "-950,3200,3450,4400"
st "Library"
blo "-950,4200"
)
*170 (Text
va (VaSet
)
xt "-950,4400,8950,5600"
st "MWComponent"
blo "-950,5400"
)
*171 (Text
va (VaSet
)
xt "-950,5600,1850,6800"
st "U_0"
blo "-950,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7950,1200,-7950,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
)
xt "-650,3200,3750,4400"
st "Library"
blo "-650,4200"
tm "BdLibraryNameMgr"
)
*173 (Text
va (VaSet
)
xt "-650,4400,8650,5600"
st "SaComponent"
blo "-650,5400"
tm "CptNameMgr"
)
*174 (Text
va (VaSet
)
xt "-650,5600,2150,6800"
st "U_0"
blo "-650,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7650,1200,-7650,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
)
xt "-1150,3200,3250,4400"
st "Library"
blo "-1150,4200"
)
*176 (Text
va (VaSet
)
xt "-1150,4400,9150,5600"
st "VhdlComponent"
blo "-1150,5400"
)
*177 (Text
va (VaSet
)
xt "-1150,5600,1650,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2350,0,10350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
)
xt "-1850,3200,2550,4400"
st "Library"
blo "-1850,4200"
)
*179 (Text
va (VaSet
)
xt "-1850,4400,9850,5600"
st "VerilogComponent"
blo "-1850,5400"
)
*180 (Text
va (VaSet
)
xt "-1850,5600,950,6800"
st "U_0"
blo "-1850,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8850,1200,-8850,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-750,-600,750,600"
st "G"
blo "-750,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*184 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*186 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,9800,5400,10800"
st "Declarations"
blo "0,10600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,10800,2700,11800"
st "Ports:"
blo "0,11600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,11800,3800,12800"
st "Pre User:"
blo "0,12600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,9,0"
)
xt "2000,12800,50000,24800"
st "constant ramDataBitNb : positive := 16;
constant ramAddressBitNb : positive := 10;
constant fifoDataBitNb : positive := 8;
constant txMiiDataBitNb : positive := FastEthernet.miiDataBitNb;
constant txEthClockFrequency : positive := FastEthernet.miiClockFreq;
constant rxMiiDataBitNb : positive := FastEthernet.miiDataBitNb;
constant rxEthClockFrequency : positive := FastEthernet.miiClockFreq;

constant txFileSpec : string := \"$HEI_LIBS_DIR/Ethernet_test/sim/ethernetFifo.eth\";
constant rxFileSpec : string := \"$HEI_LIBS_DIR/Ethernet_test/sim/output/ethernetFifoRx.eth\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,24800,7100,25800"
st "Diagram Signals:"
blo "0,25600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,9800,4700,10800"
st "Post User:"
blo "0,10600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "0,9800,0,9800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 100,0
usingSuid 1
emptyRow *187 (LEmptyRow
)
uid 54,0
optionalChildren [
*188 (RefLabelRowHdr
)
*189 (TitleRowHdr
)
*190 (FilterRowHdr
)
*191 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*192 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*193 (GroupColHdr
tm "GroupColHdrMgr"
)
*194 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*195 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*196 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*197 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*198 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*199 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 35,0
)
)
uid 2379,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 36,0
)
)
uid 2381,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_crs"
t "std_ulogic"
o 3
suid 58,0
)
)
uid 2846,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_col"
t "std_ulogic"
o 2
suid 59,0
)
)
uid 2848,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxer"
t "std_ulogic"
o 8
suid 61,0
)
)
uid 2852,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxdv"
t "std_ulogic"
o 7
suid 62,0
)
)
uid 2854,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxd"
t "std_ulogic_vector"
b "(rxMiiDataBitNb -1 DOWNTO 0)"
o 6
suid 63,0
)
)
uid 2856,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxclk"
t "std_ulogic"
o 4
suid 73,0
)
)
uid 3875,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txen"
t "std_ulogic"
o 12
suid 79,0
)
)
uid 4053,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txer"
t "std_ulogic"
o 13
suid 80,0
)
)
uid 4055,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txclk"
t "std_ulogic"
o 9
suid 81,0
)
)
uid 4057,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txcrs"
t "std_ulogic"
o 10
suid 84,0
)
)
uid 4059,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_rxcrs"
t "std_ulogic"
o 5
suid 85,0
)
)
uid 4061,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mii_txd"
t "std_ulogic_vector"
b "(txMiiDataBitNb -1 DOWNTO 0)"
o 11
suid 86,0
)
)
uid 4069,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_write"
t "std_ulogic"
o 28
suid 87,0
)
)
uid 4671,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 24
suid 88,0
)
)
uid 4673,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 17
suid 89,0
)
)
uid 4675,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 15
suid 90,0
)
)
uid 4677,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 16
suid 91,0
)
)
uid 4679,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 22
suid 92,0
)
)
uid 4681,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 23
suid 93,0
)
)
uid 4683,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifoWrite"
t "std_ulogic"
o 27
suid 94,0
)
)
uid 4685,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifoFull"
t "std_ulogic"
o 26
suid 95,0
)
)
uid 4687,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 25
suid 96,0
)
)
uid 4689,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifoRead"
t "std_ulogic"
o 20
suid 97,0
)
)
uid 4691,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifoEmpty"
t "std_ulogic"
o 19
suid 98,0
)
)
uid 4693,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 18
suid 99,0
)
)
uid 4695,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifoRead1"
t "std_ulogic"
o 21
suid 100,0
)
)
uid 5054,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*228 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *229 (MRCItem
litem &187
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*230 (MRCItem
litem &188
pos 0
dimension 20
uid 70,0
)
*231 (MRCItem
litem &189
pos 1
dimension 23
uid 71,0
)
*232 (MRCItem
litem &190
pos 2
hidden 1
dimension 20
uid 72,0
)
*233 (MRCItem
litem &200
pos 0
dimension 20
uid 2380,0
)
*234 (MRCItem
litem &201
pos 1
dimension 20
uid 2382,0
)
*235 (MRCItem
litem &202
pos 2
dimension 20
uid 2847,0
)
*236 (MRCItem
litem &203
pos 3
dimension 20
uid 2849,0
)
*237 (MRCItem
litem &204
pos 4
dimension 20
uid 2853,0
)
*238 (MRCItem
litem &205
pos 5
dimension 20
uid 2855,0
)
*239 (MRCItem
litem &206
pos 6
dimension 20
uid 2857,0
)
*240 (MRCItem
litem &207
pos 7
dimension 20
uid 3876,0
)
*241 (MRCItem
litem &208
pos 8
dimension 20
uid 4054,0
)
*242 (MRCItem
litem &209
pos 9
dimension 20
uid 4056,0
)
*243 (MRCItem
litem &210
pos 10
dimension 20
uid 4058,0
)
*244 (MRCItem
litem &211
pos 11
dimension 20
uid 4060,0
)
*245 (MRCItem
litem &212
pos 12
dimension 20
uid 4062,0
)
*246 (MRCItem
litem &213
pos 13
dimension 20
uid 4070,0
)
*247 (MRCItem
litem &214
pos 14
dimension 20
uid 4672,0
)
*248 (MRCItem
litem &215
pos 15
dimension 20
uid 4674,0
)
*249 (MRCItem
litem &216
pos 16
dimension 20
uid 4676,0
)
*250 (MRCItem
litem &217
pos 17
dimension 20
uid 4678,0
)
*251 (MRCItem
litem &218
pos 18
dimension 20
uid 4680,0
)
*252 (MRCItem
litem &219
pos 19
dimension 20
uid 4682,0
)
*253 (MRCItem
litem &220
pos 20
dimension 20
uid 4684,0
)
*254 (MRCItem
litem &221
pos 21
dimension 20
uid 4686,0
)
*255 (MRCItem
litem &222
pos 22
dimension 20
uid 4688,0
)
*256 (MRCItem
litem &223
pos 23
dimension 20
uid 4690,0
)
*257 (MRCItem
litem &224
pos 24
dimension 20
uid 4692,0
)
*258 (MRCItem
litem &225
pos 25
dimension 20
uid 4694,0
)
*259 (MRCItem
litem &226
pos 26
dimension 20
uid 4696,0
)
*260 (MRCItem
litem &227
pos 27
dimension 20
uid 5055,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*261 (MRCItem
litem &191
pos 0
dimension 20
uid 74,0
)
*262 (MRCItem
litem &193
pos 1
dimension 50
uid 75,0
)
*263 (MRCItem
litem &194
pos 2
dimension 100
uid 76,0
)
*264 (MRCItem
litem &195
pos 3
dimension 50
uid 77,0
)
*265 (MRCItem
litem &196
pos 4
dimension 100
uid 78,0
)
*266 (MRCItem
litem &197
pos 5
dimension 100
uid 79,0
)
*267 (MRCItem
litem &198
pos 6
dimension 50
uid 80,0
)
*268 (MRCItem
litem &199
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *269 (LEmptyRow
)
uid 83,0
optionalChildren [
*270 (RefLabelRowHdr
)
*271 (TitleRowHdr
)
*272 (FilterRowHdr
)
*273 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*274 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*275 (GroupColHdr
tm "GroupColHdrMgr"
)
*276 (NameColHdr
tm "GenericNameColHdrMgr"
)
*277 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*278 (InitColHdr
tm "GenericValueColHdrMgr"
)
*279 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*280 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*281 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *282 (MRCItem
litem &269
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*283 (MRCItem
litem &270
pos 0
dimension 20
uid 98,0
)
*284 (MRCItem
litem &271
pos 1
dimension 23
uid 99,0
)
*285 (MRCItem
litem &272
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*286 (MRCItem
litem &273
pos 0
dimension 20
uid 102,0
)
*287 (MRCItem
litem &275
pos 1
dimension 50
uid 103,0
)
*288 (MRCItem
litem &276
pos 2
dimension 100
uid 104,0
)
*289 (MRCItem
litem &277
pos 3
dimension 100
uid 105,0
)
*290 (MRCItem
litem &278
pos 4
dimension 50
uid 106,0
)
*291 (MRCItem
litem &279
pos 5
dimension 50
uid 107,0
)
*292 (MRCItem
litem &280
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
