library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity DIVISOR is port(
	clock_in: in STD_LOGIC; 
	clock_out: out STD_LOGIC);
	
end DIVISOR;


arquitecture DIVISOR_arc of DIVISOR is
	signal counter : integer range 0 to 49999999 := 0;

begin
	process(clock_in)
	begin
		if rising_edge(clock_in) then
			if counter = 49999999 then
				clock_out <=  not clock_out;
				
			else
				counter <= counter +1;
				
			end if;
		end if;
	end process;
end DIVISOR_arch;