{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531216280030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531216280035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 14:21:19 2018 " "Processing started: Tue Jul 10 14:21:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531216280035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216280035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216280035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531216280381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/write_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/write_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_tb " "Found entity 1: write_tb" {  } { { "../SM_files/write_tb.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "../SM_files/write.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../SM_files/rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_count " "Found entity 1: read_count" {  } { { "../SM_files/read_counter.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/read_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "next_adr_rom.v(4) " "Verilog HDL information at next_adr_rom.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/next_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/next_adr_rom.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216293035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/next_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/next_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_adr_rom " "Found entity 1: next_adr_rom" {  } { { "../SM_files/next_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/next_adr_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_w " "Found entity 1: memory_w" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/instruction_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/instruction_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_ram " "Found entity 1: instruction_ram" {  } { { "../SM_files/instruction_ram.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/instruction_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "inst_adr_rom.v(7) " "Verilog HDL information at inst_adr_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/inst_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/inst_adr_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216293040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/inst_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/inst_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_adr_rom " "Found entity 1: inst_adr_rom" {  } { { "../SM_files/inst_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/inst_adr_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/count_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/count_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_rom " "Found entity 1: count_rom" {  } { { "../SM_files/count_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/count_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "com_rom.v(7) " "Verilog HDL information at com_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531216293044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/com_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/com_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 com_rom " "Found entity 1: com_rom" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/su6lime/desktop/dsd-sm/sm_files/adr_to_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/su6lime/desktop/dsd-sm/sm_files/adr_to_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 adr_to_arm " "Found entity 1: adr_to_arm" {  } { { "../SM_files/adr_to_arm.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/adr_to_arm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531216293047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216293047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fetch top.v(38) " "Verilog HDL Implicit Net warning at top.v(38): created implicit net for \"fetch\"" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531216293085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch top.v(38) " "Verilog HDL or VHDL warning at top.v(38): object \"fetch\" assigned a value but never read" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531216293086 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_reset_value top.v(45) " "Verilog HDL or VHDL warning at top.v(45): object \"pc_reset_value\" assigned a value but never read" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531216293086 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oram_iter top.v(19) " "Output port \"oram_iter\" at top.v(19) has no driver" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531216293088 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adr_to_arm adr_to_arm:decoder " "Elaborating entity \"adr_to_arm\" for hierarchy \"adr_to_arm:decoder\"" {  } { { "../SM_files/top.v" "decoder" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_adr_rom adr_to_arm:decoder\|inst_adr_rom:a " "Elaborating entity \"inst_adr_rom\" for hierarchy \"adr_to_arm:decoder\|inst_adr_rom:a\"" {  } { { "../SM_files/adr_to_arm.v" "a" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/adr_to_arm.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 inst_adr_rom.v(331) " "Verilog HDL assignment warning at inst_adr_rom.v(331): truncated value with size 32 to match size of target (7)" {  } { { "../SM_files/inst_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/inst_adr_rom.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293126 "|top|adr_to_arm:decoder|inst_adr_rom:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com_rom adr_to_arm:decoder\|com_rom:c " "Elaborating entity \"com_rom\" for hierarchy \"adr_to_arm:decoder\|com_rom:c\"" {  } { { "../SM_files/adr_to_arm.v" "c" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/adr_to_arm.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(9) " "Verilog HDL assignment warning at com_rom.v(9): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293149 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(10) " "Verilog HDL assignment warning at com_rom.v(10): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(11) " "Verilog HDL assignment warning at com_rom.v(11): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(12) " "Verilog HDL assignment warning at com_rom.v(12): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(13) " "Verilog HDL assignment warning at com_rom.v(13): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(14) " "Verilog HDL assignment warning at com_rom.v(14): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(15) " "Verilog HDL assignment warning at com_rom.v(15): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(16) " "Verilog HDL assignment warning at com_rom.v(16): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(17) " "Verilog HDL assignment warning at com_rom.v(17): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293150 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(18) " "Verilog HDL assignment warning at com_rom.v(18): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(19) " "Verilog HDL assignment warning at com_rom.v(19): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(20) " "Verilog HDL assignment warning at com_rom.v(20): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(21) " "Verilog HDL assignment warning at com_rom.v(21): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(22) " "Verilog HDL assignment warning at com_rom.v(22): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(23) " "Verilog HDL assignment warning at com_rom.v(23): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(24) " "Verilog HDL assignment warning at com_rom.v(24): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(25) " "Verilog HDL assignment warning at com_rom.v(25): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(26) " "Verilog HDL assignment warning at com_rom.v(26): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293151 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(27) " "Verilog HDL assignment warning at com_rom.v(27): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(28) " "Verilog HDL assignment warning at com_rom.v(28): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(29) " "Verilog HDL assignment warning at com_rom.v(29): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(30) " "Verilog HDL assignment warning at com_rom.v(30): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(31) " "Verilog HDL assignment warning at com_rom.v(31): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(32) " "Verilog HDL assignment warning at com_rom.v(32): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(33) " "Verilog HDL assignment warning at com_rom.v(33): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(34) " "Verilog HDL assignment warning at com_rom.v(34): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(35) " "Verilog HDL assignment warning at com_rom.v(35): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293152 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(36) " "Verilog HDL assignment warning at com_rom.v(36): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(37) " "Verilog HDL assignment warning at com_rom.v(37): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(38) " "Verilog HDL assignment warning at com_rom.v(38): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(39) " "Verilog HDL assignment warning at com_rom.v(39): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(40) " "Verilog HDL assignment warning at com_rom.v(40): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(41) " "Verilog HDL assignment warning at com_rom.v(41): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(42) " "Verilog HDL assignment warning at com_rom.v(42): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(43) " "Verilog HDL assignment warning at com_rom.v(43): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(44) " "Verilog HDL assignment warning at com_rom.v(44): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293153 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(45) " "Verilog HDL assignment warning at com_rom.v(45): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(46) " "Verilog HDL assignment warning at com_rom.v(46): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(47) " "Verilog HDL assignment warning at com_rom.v(47): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(48) " "Verilog HDL assignment warning at com_rom.v(48): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(49) " "Verilog HDL assignment warning at com_rom.v(49): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(50) " "Verilog HDL assignment warning at com_rom.v(50): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(51) " "Verilog HDL assignment warning at com_rom.v(51): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(52) " "Verilog HDL assignment warning at com_rom.v(52): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293154 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(53) " "Verilog HDL assignment warning at com_rom.v(53): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(54) " "Verilog HDL assignment warning at com_rom.v(54): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(55) " "Verilog HDL assignment warning at com_rom.v(55): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(56) " "Verilog HDL assignment warning at com_rom.v(56): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(57) " "Verilog HDL assignment warning at com_rom.v(57): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(58) " "Verilog HDL assignment warning at com_rom.v(58): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(59) " "Verilog HDL assignment warning at com_rom.v(59): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(60) " "Verilog HDL assignment warning at com_rom.v(60): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(61) " "Verilog HDL assignment warning at com_rom.v(61): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293155 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(62) " "Verilog HDL assignment warning at com_rom.v(62): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(63) " "Verilog HDL assignment warning at com_rom.v(63): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(64) " "Verilog HDL assignment warning at com_rom.v(64): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(65) " "Verilog HDL assignment warning at com_rom.v(65): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(66) " "Verilog HDL assignment warning at com_rom.v(66): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(67) " "Verilog HDL assignment warning at com_rom.v(67): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(68) " "Verilog HDL assignment warning at com_rom.v(68): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(69) " "Verilog HDL assignment warning at com_rom.v(69): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293156 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(70) " "Verilog HDL assignment warning at com_rom.v(70): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(71) " "Verilog HDL assignment warning at com_rom.v(71): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(72) " "Verilog HDL assignment warning at com_rom.v(72): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(73) " "Verilog HDL assignment warning at com_rom.v(73): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(74) " "Verilog HDL assignment warning at com_rom.v(74): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(75) " "Verilog HDL assignment warning at com_rom.v(75): truncated value with size 3232 to match size of target (32)" {  } { { "../SM_files/com_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/com_rom.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293157 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../SM_files/top.v" "sm" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293198 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(45) " "Verilog HDL warning at state_machine.v(45): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/state_machine.v" 45 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531216293199 "|top|state_machine:sm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(46) " "Verilog HDL warning at state_machine.v(46): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/state_machine.v" 46 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531216293199 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_adr_rom state_machine:sm\|next_adr_rom:nar " "Elaborating entity \"next_adr_rom\" for hierarchy \"state_machine:sm\|next_adr_rom:nar\"" {  } { { "../SM_files/state_machine.v" "nar" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/state_machine.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 next_adr_rom.v(328) " "Verilog HDL assignment warning at next_adr_rom.v(328): truncated value with size 32 to match size of target (9)" {  } { { "../SM_files/next_adr_rom.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/next_adr_rom.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293225 "|top|state_machine:sm|next_adr_rom:nar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_rom count_rom:c " "Elaborating entity \"count_rom\" for hierarchy \"count_rom:c\"" {  } { { "../SM_files/top.v" "c" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write write:w " "Elaborating entity \"write\" for hierarchy \"write:w\"" {  } { { "../SM_files/top.v" "w" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 write.v(34) " "Verilog HDL assignment warning at write.v(34): truncated value with size 32 to match size of target (8)" {  } { { "../SM_files/write.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293267 "|top|write:w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_w write:w\|memory_w:mem " "Elaborating entity \"memory_w\" for hierarchy \"write:w\|memory_w:mem\"" {  } { { "../SM_files/write.v" "mem" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/write.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216293301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array memory.v(17) " "Verilog HDL or VHDL warning at memory.v(17): object \"array\" assigned a value but never read" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/memory.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531216293303 "|top|write:w|memory_w:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory.v(48) " "Verilog HDL assignment warning at memory.v(48): truncated value with size 32 to match size of target (2)" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/memory.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531216293323 "|top|write:w|memory_w:mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i memory.v(32) " "Verilog HDL Always Construct warning at memory.v(32): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/memory.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531216293353 "|top|write:w|memory_w:mem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[8\] GND " "Pin \"push_inst\[8\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[9\] GND " "Pin \"push_inst\[9\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[10\] GND " "Pin \"push_inst\[10\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[11\] GND " "Pin \"push_inst\[11\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[12\] GND " "Pin \"push_inst\[12\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[13\] GND " "Pin \"push_inst\[13\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[14\] GND " "Pin \"push_inst\[14\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[15\] GND " "Pin \"push_inst\[15\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[17\] GND " "Pin \"push_inst\[17\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[20\] GND " "Pin \"push_inst\[20\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[23\] GND " "Pin \"push_inst\[23\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[24\] VCC " "Pin \"push_inst\[24\]\" is stuck at VCC" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[27\] GND " "Pin \"push_inst\[27\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[28\] GND " "Pin \"push_inst\[28\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[29\] VCC " "Pin \"push_inst\[29\]\" is stuck at VCC" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[30\] VCC " "Pin \"push_inst\[30\]\" is stuck at VCC" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[31\] VCC " "Pin \"push_inst\[31\]\" is stuck at VCC" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|push_inst[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[0\] GND " "Pin \"oram_iter\[0\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[1\] GND " "Pin \"oram_iter\[1\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[2\] GND " "Pin \"oram_iter\[2\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[3\] GND " "Pin \"oram_iter\[3\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[4\] GND " "Pin \"oram_iter\[4\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[5\] GND " "Pin \"oram_iter\[5\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[6\] GND " "Pin \"oram_iter\[6\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[7\] GND " "Pin \"oram_iter\[7\]\" is stuck at GND" {  } { { "../SM_files/top.v" "" { Text "C:/Users/Su6lime/Desktop/DSD-SM/SM_files/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531216295123 "|top|oram_iter[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531216295123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531216295227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531216298475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Su6lime/Desktop/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg " "Generated suppressed messages file C:/Users/Su6lime/Desktop/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216298520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531216298801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531216298801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531216298926 ""} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Implemented 143 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531216298926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "564 " "Implemented 564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531216298926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531216298926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531216298980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 14:21:38 2018 " "Processing ended: Tue Jul 10 14:21:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531216298980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531216298980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531216298980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531216298980 ""}
