
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003561                       # Number of seconds simulated
sim_ticks                                  3561217113                       # Number of ticks simulated
final_tick                               533125597050                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136330                       # Simulator instruction rate (inst/s)
host_op_rate                                   176556                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 122590                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922952                       # Number of bytes of host memory used
host_seconds                                 29049.78                       # Real time elapsed on the host
sim_insts                                  3960342569                       # Number of instructions simulated
sim_ops                                    5128918654                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       221056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       196992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       231808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       100480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               757120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       213120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            213120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1539                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          785                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       395370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62073160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       539142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55315920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       467256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     65092353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       503199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28215073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               212601472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       395370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       539142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       467256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       503199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1904967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59844708                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59844708                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59844708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       395370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62073160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       539142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55315920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       467256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     65092353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       503199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28215073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              272446180                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8540090                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113819                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556453                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203257                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255993                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203629                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314081                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17079948                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113819                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517710                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086427                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        683984                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564840                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8430652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4766388     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365976      4.34%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318009      3.77%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342721      4.07%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300225      3.56%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154565      1.83%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101406      1.20%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270580      3.21%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810782     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8430652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364612                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999973                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371277                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       640665                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483297                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56133                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879271                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507630                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1026                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253118                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6345                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879271                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540754                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         291779                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72745                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366547                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279548                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19555738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          572                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175104                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27158344                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91163147                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91163147                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10351360                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3306                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745231                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26056                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       273555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18429378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14782645                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28735                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6152314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18791898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8430652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912669                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3014657     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1795689     21.30%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1173511     13.92%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760498      9.02%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762978      9.05%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441319      5.23%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340266      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75535      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66199      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8430652                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108258     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21129     13.51%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27015     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146384     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200842      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580147     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853675      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14782645                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.730971                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010580                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38181082                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24585126                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14365099                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14939052                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26217                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710390                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227502                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879271                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         216723                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16963                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18432684                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939593                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007402                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1708                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          914                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237904                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14522345                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485903                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260298                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2314150                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057966                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828247                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700491                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14379851                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14365099                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9364008                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26147760                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682078                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358119                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193806                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205376                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7551381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173790                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3026957     40.08%     40.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042028     27.04%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836486     11.08%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428475      5.67%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366339      4.85%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179568      2.38%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197850      2.62%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100818      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372860      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7551381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372860                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25611654                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37746488                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 109438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854009                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854009                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65577662                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19690717                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19007608                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8540090                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3126919                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2729560                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200015                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546501                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492604                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6400                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3664521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17379949                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3126919                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719271                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3584885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         983235                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        415166                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1806641                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8446680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4861795     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179709      2.13%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          329254      3.90%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307684      3.64%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495052      5.86%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          511679      6.06%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123734      1.46%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93851      1.11%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1543922     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8446680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366146                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035101                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3783599                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       401138                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3466693                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13935                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        781314                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          775                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19471432                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        781314                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3946583                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133409                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47031                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3316074                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222268                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18941715                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75610                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25195085                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86269906                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86269906                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16316559                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8878501                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2263                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           598175                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2883928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10726                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210325                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17923365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15082548                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20147                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5434188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14974832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8446680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2927913     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1581903     18.73%     53.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1367390     16.19%     69.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842015      9.97%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       877373     10.39%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516061      6.11%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230183      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61811      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42031      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8446680                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60118     66.42%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19172     21.18%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11219     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11850557     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120425      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2567341     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543123      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15082548                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766088                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90509                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006001                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38722430                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23359807                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14592020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15173057                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36953                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       837274                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156333                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        781314                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          69292                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6300                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17925571                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2883928                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638327                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225005                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14800291                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2465589                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282255                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2995119                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2233844                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529530                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733037                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14608204                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14592020                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8969513                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21999979                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708649                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10916871                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12428685                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5496953                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200354                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7665366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.313892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3514932     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1637420     21.36%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       906796     11.83%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311374      4.06%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298882      3.90%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124425      1.62%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325481      4.25%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95436      1.25%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       450620      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7665366                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10916871                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12428685                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2528642                       # Number of memory references committed
system.switch_cpus1.commit.loads              2046648                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1942572                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10857992                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170134                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       450620                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25140384                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36633268                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10916871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12428685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10916871                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.782284                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782284                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.278309                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278309                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68408868                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19158212                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20011480                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8540090                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3087034                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2509850                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213269                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1308388                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1197920                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          325413                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9131                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3100237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17122825                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3087034                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1523333                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3762465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1139691                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        625624                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1517807                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8410138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4647673     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          331146      3.94%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          265747      3.16%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          646680      7.69%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173533      2.06%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          226829      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          164323      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91530      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1862677     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8410138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361476                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004994                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3244017                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       608107                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3616422                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24328                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        917255                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526095                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4597                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20462180                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10592                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        917255                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3482221                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         139084                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       121728                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3396932                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       352910                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19731135                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2963                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        145338                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          213                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27628592                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92109068                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92109068                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16852778                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10775780                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4026                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2267                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           972256                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1844206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14890                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       372416                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18646590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14780237                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29661                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6492712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19845294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          615                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8410138                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.757431                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882557                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2926347     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1792424     21.31%     56.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1214720     14.44%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       874951     10.40%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       744433      8.85%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       391579      4.66%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       332298      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62983      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70403      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8410138                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86897     71.34%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17685     14.52%     85.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17222     14.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12316294     83.33%     83.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209756      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1471128      9.95%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       781427      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14780237                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.730689                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121804                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38122070                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25143253                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14398813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14902041                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55042                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       735125                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241798                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        917255                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          60420                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8270                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18650471                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1844206                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935451                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2247                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246538                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14541625                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377608                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238605                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2139764                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2049662                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            762156                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.702748                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14408704                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14398813                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9376248                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26485152                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686026                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354019                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9872628                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12124658                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6525910                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213322                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7492883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618157                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2925642     39.05%     39.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2070479     27.63%     66.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       841012     11.22%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       472098      6.30%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       389298      5.20%     89.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159936      2.13%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       191068      2.55%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94219      1.26%     95.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349131      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7492883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9872628                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12124658                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1802731                       # Number of memory references committed
system.switch_cpus2.commit.loads              1109078                       # Number of loads committed
system.switch_cpus2.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1741980                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10924864                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246853                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349131                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25794320                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38219057                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 129952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9872628                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12124658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9872628                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865027                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865027                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.156033                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.156033                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65416116                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19910875                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18880414                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8540090                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3150284                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2569657                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212113                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1335357                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229738                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339134                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9538                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3152621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17311145                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3150284                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1568872                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3844464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124610                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        534208                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1556254                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8441223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.543062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4596759     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          253877      3.01%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          474872      5.63%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          471494      5.59%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          293155      3.47%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233545      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          147535      1.75%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          136994      1.62%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1832992     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8441223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368882                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.027045                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3289552                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       527901                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3691448                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22626                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909689                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531034                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20769915                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909689                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3530090                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         101835                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        99846                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3468945                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       330812                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20015697                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        136511                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       102274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28096448                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93378552                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93378552                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17329988                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10766394                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3553                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1708                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           928210                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1858674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       943128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11893                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       411649                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18865022                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14997631                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28804                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6411429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19649804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8441223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.776713                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890857                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2894931     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1808997     21.43%     55.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1257254     14.89%     70.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       790139      9.36%     79.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       824779      9.77%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404987      4.80%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       314535      3.73%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        72360      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73241      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8441223                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93473     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18256     14.16%     86.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17233     13.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12549466     83.68%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201437      1.34%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1450900      9.67%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794121      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14997631                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.756144                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128962                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38594245                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25279903                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14656249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15126593                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47040                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       728558                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227141                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909689                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          53910                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9204                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18868441                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1858674                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       943128                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1708                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250521                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14799826                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1384674                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       197799                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2161530                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2097501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            776856                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732982                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14661057                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14656249                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9343645                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26816377                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716170                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348431                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10093827                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12428819                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6439653                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214455                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7531533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.650238                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144354                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2865043     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2104952     27.95%     65.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       874185     11.61%     77.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       435495      5.78%     83.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       438110      5.82%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       178240      2.37%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181688      2.41%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95316      1.27%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       358504      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7531533                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10093827                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12428819                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1846097                       # Number of memory references committed
system.switch_cpus3.commit.loads              1130113                       # Number of loads committed
system.switch_cpus3.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1793977                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11197460                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       256353                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       358504                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26041501                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38647292                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  98867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10093827                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12428819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10093827                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846071                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846071                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181934                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181934                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66484659                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20360917                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19073185                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3416                       # number of misc regfile writes
system.l2.replacements                           5915                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1205758                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38683                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.170230                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           407.411203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    887.747680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    803.999794                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.971208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    943.511361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.977309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    398.922173                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8581.998607                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8282.553433                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7436.576605                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4972.425088                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.027092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024536                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012174                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.261902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.252763                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.226946                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.151746                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8122                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3828                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5469                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3230                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20649                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5640                       # number of Writeback hits
system.l2.Writeback_hits::total                  5640                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8122                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5469                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3230                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20649                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8122                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3828                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5469                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3230                       # number of overall hits
system.l2.overall_hits::total                   20649                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1727                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1539                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          785                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5915                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1539                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          785                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5915                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1727                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1539                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1811                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          785                       # number of overall misses
system.l2.overall_misses::total                  5915                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       436528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     82088276                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     69792074                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       589012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     82075619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       589732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     35964301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       272204100                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       436528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     82088276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69792074                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       589012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     82075619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       589732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     35964301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        272204100                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       436528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     82088276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69792074                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       589012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     82075619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       589732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     35964301                       # number of overall miss cycles
system.l2.overall_miss_latency::total       272204100                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7280                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26564                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5640                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5640                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26564                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26564                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.175348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.286752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248764                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.195517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222670                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.175348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.286752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.248764                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.195517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222670                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.175348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.286752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.248764                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.195517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222670                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47532.296468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45348.975958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45320.606847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45814.396178                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46019.289941                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47532.296468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45348.975958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45320.606847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45814.396178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46019.289941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39684.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47532.296468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45348.975958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45308.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45320.606847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42123.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45814.396178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46019.289941                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1665                       # number of writebacks
system.l2.writebacks::total                      1665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5915                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5915                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72183520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       582182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     60856686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       514056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     71598805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       509507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     31425874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    238044139                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72183520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       582182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     60856686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       514056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     71598805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       509507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     31425874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    238044139                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72183520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       582182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     60856686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       514056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     71598805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       509507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     31425874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    238044139                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.286752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.195517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222670                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.175348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.286752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.248764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.195517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.175348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.286752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.248764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.195517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222670                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41797.058483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39543.005848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39535.508007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40032.960510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40244.148605                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41797.058483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39543.005848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39535.508007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40032.960510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40244.148605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33955.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41797.058483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38812.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39543.005848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39542.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39535.508007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36393.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40032.960510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40244.148605                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.966076                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572489                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817735.914701                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.966076                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564828                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564828                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564828                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564828                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564828                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564828                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       526957                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       526957                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       526957                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       526957                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       526957                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       526957                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564840                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43913.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43913.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43913.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43913.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       448198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       448198                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       448198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       448198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       448198                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       448198                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40745.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40745.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9849                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469577                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10105                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17265.668184                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.836701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.163299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897800                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102200                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167826                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167826                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944513                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944513                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38205                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38205                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38210                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38210                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38210                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38210                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1106346932                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1106346932                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       261416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       261416                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1106608348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1106608348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1106608348                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1106608348                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206031                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206031                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982723                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982723                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982723                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982723                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031678                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031678                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019271                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019271                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019271                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019271                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28958.171234                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28958.171234                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 52283.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52283.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28961.223449                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28961.223449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28961.223449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28961.223449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1680                       # number of writebacks
system.cpu0.dcache.writebacks::total             1680                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28356                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28356                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28361                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28361                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28361                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28361                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9849                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    165938458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    165938458                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    165938458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    165938458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    165938458                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    165938458                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16848.254442                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16848.254442                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16848.254442                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16848.254442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16848.254442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16848.254442                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939413                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913272615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685004.824723                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939413                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1806625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1806625                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1806625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1806625                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1806625                       # number of overall hits
system.cpu1.icache.overall_hits::total        1806625                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       783294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       783294                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       783294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       783294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       783294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       783294                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1806641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1806641                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1806641                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1806641                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1806641                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1806641                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48955.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48955.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48955.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48955.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       705922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       705922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       705922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       705922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       705922                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       705922                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47061.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47061.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5367                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207684738                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5623                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36934.863596                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.341152                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.658848                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.778676                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.221324                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2233540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2233540                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479792                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2713332                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2713332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2713332                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2713332                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16980                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16980                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16980                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16980                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16980                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16980                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    621521466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    621521466                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    621521466                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    621521466                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    621521466                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    621521466                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2250520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2250520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2730312                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2730312                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2730312                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2730312                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007545                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006219                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006219                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006219                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006219                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36603.148763                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36603.148763                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36603.148763                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36603.148763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36603.148763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36603.148763                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1100                       # number of writebacks
system.cpu1.dcache.writebacks::total             1100                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11613                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11613                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5367                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5367                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5367                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5367                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105580900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105580900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105580900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105580900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105580900                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105580900                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19672.237749                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19672.237749                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19672.237749                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19672.237749                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19672.237749                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19672.237749                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.971187                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006598546                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029432.552419                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.971187                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020787                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794826                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1517791                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1517791                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1517791                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1517791                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1517791                       # number of overall hits
system.cpu2.icache.overall_hits::total        1517791                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       765623                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       765623                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       765623                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       765623                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       765623                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       765623                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1517807                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1517807                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1517807                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1517807                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1517807                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1517807                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47851.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47851.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47851.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47851.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       603907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       603907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       603907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       603907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       603907                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       603907                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46454.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46454.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7280                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165474849                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7536                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21957.915207                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.062333                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.937667                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879150                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120850                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1047114                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1047114                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690389                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690389                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2154                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2154                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1632                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1737503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1737503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1737503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1737503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15916                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15916                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15916                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15916                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15916                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15916                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    505003347                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    505003347                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    505003347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    505003347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    505003347                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    505003347                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1063030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1063030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690389                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690389                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1753419                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1753419                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1753419                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1753419                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014972                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014972                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009077                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009077                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31729.287949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31729.287949                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31729.287949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31729.287949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31729.287949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31729.287949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1952                       # number of writebacks
system.cpu2.dcache.writebacks::total             1952                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8636                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8636                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8636                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8636                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8636                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8636                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7280                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7280                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7280                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7280                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7280                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    136421034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    136421034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    136421034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    136421034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    136421034                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    136421034                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004152                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004152                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18739.153022                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18739.153022                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18739.153022                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18739.153022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18739.153022                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18739.153022                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977279                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004516111                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169581.233261                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977279                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022399                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1556237                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1556237                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1556237                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1556237                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1556237                       # number of overall hits
system.cpu3.icache.overall_hits::total        1556237                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       788721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       788721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       788721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1556254                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1556254                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1556254                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1556254                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1556254                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1556254                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46395.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       636757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4015                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153871990                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4271                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36027.157574                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.933954                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.066046                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.863023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.136977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1056178                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1056178                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       712632                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        712632                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1708                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1708                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1768810                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1768810                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1768810                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1768810                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10541                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10541                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10541                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10541                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10541                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    337901644                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    337901644                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    337901644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    337901644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    337901644                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    337901644                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1066719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1066719                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       712632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       712632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1779351                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1779351                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1779351                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1779351                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009882                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009882                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005924                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005924                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005924                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005924                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32055.938146                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32055.938146                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32055.938146                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32055.938146                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32055.938146                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32055.938146                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          908                       # number of writebacks
system.cpu3.dcache.writebacks::total              908                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6526                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6526                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6526                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6526                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6526                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6526                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4015                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4015                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4015                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4015                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     63713963                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     63713963                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     63713963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     63713963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     63713963                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     63713963                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002256                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002256                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002256                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002256                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15868.982067                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15868.982067                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15868.982067                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15868.982067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15868.982067                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15868.982067                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
