
*** Running vivado
    with args -log sin_12x16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sin_12x16.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sin_12x16.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP sin_12x16, cache-ID = 00ba64e2a186cb6e.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 21:02:48 2020...
