Warning (10268): Verilog HDL information at ALU.v(116): always construct contains both blocking and non-blocking assignments File: D:/CMP/1st year/first term/Logic design/project/project/ALU.v Line: 116
