<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axidma_middleware_v1_2</spirit:name>
  <spirit:version>1.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axi_lite</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m00_axi_lite"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axi_lite</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m01_axi_lite"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s01_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_lite_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_LITE_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axi_lite_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXI_LITE_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_lite_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_lite_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_LITE_ACLK.ASSOCIATED_BUSIF">m00_axi_lite</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_LITE_ACLK.ASSOCIATED_RESET">m00_axi_lite_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axi_lite_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axi_lite_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXI_LITE_ACLK.ASSOCIATED_BUSIF">m01_axi_lite</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXI_LITE_ACLK.ASSOCIATED_RESET">m01_axi_lite_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">sctrl_axi:s00_axi:s01_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sctrl_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="sctrl_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sctrl_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m00_axi_lite</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>m01_axi_lite</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>s01_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>sctrl_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axidma_middleware_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5b77fb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axidma_middleware_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5b77fb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a99858a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>irq_s2mm_in_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_mm2s_in_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_out_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_tdest_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_suppress_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aclken_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_s2mm_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_mm2s_in_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_out_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_tdest_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_suppress_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn_out_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sctrl_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_lite_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_lite_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_LENGTH_WIDTH</spirit:name>
        <spirit:displayName>C Length Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_LENGTH_WIDTH">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CH0_DMA_MM2S_ADDR_BASE</spirit:name>
        <spirit:displayName>Ch0 Dma Mm2s Addr Base</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CH0_DMA_MM2S_ADDR_BASE" spirit:bitStringLength="32">0x41E00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CH0_DMA_S2MM_ADDR_BASE</spirit:name>
        <spirit:displayName>Ch0 Dma S2mm Addr Base</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CH0_DMA_S2MM_ADDR_BASE" spirit:bitStringLength="32">0x40400000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CH1_DMA_MM2S_ADDR_BASE</spirit:name>
        <spirit:displayName>Ch1 Dma Mm2s Addr Base</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CH1_DMA_MM2S_ADDR_BASE" spirit:bitStringLength="32">0x41E00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CH1_DMA_S2MM_ADDR_BASE</spirit:name>
        <spirit:displayName>Ch1 Dma S2mm Addr Base</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CH1_DMA_S2MM_ADDR_BASE" spirit:bitStringLength="32">0x40400000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_descriptor/fifo_descriptor.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axidma_middleware_S_AXI_FULL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dma_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/ipic_lite_state_machine.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/proc_common_v4_0/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/proc_common_v4_0/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite_cntlr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/axidma_middleware_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_56d44b19</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>prj/axidma_middleware_v1_2_project/axidma_middleware_v1_2_project.srcs/sources_1/imports/src/axidma_middleware_S_AXI_CONFIG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>prj/axidma_middleware_v1_2_project/axidma_middleware_v1_2_project.srcs/sources_1/imports/src/dma_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6c2f6ea8</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_descriptor/fifo_descriptor.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axidma_middleware_S_AXI_FULL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dma_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/ipic_lite_state_machine.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/proc_common_v4_0/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/proc_common_v4_0/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite_cntlr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_master_lite_v3_0/axi_master_lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>axi_master_lite_v3_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/work/axidma_middleware_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>prj/axidma_middleware_v1_2_project/axidma_middleware_v1_2_project.srcs/sources_1/imports/src/axidma_middleware_S_AXI_CONFIG.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>prj/axidma_middleware_v1_2_project/axidma_middleware_v1_2_project.srcs/sources_1/imports/src/dma_channel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axidma_middleware_v1_2_v1_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a99858a8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axidma_middleware two cores</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_LENGTH_WIDTH</spirit:name>
      <spirit:displayName>C Length Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_LENGTH_WIDTH">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axidma_middleware_v1_0_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CH0_DMA_MM2S_ADDR_BASE</spirit:name>
      <spirit:displayName>Ch0 Dma Mm2s Addr Base</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CH0_DMA_MM2S_ADDR_BASE" spirit:bitStringLength="32">0x41E00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CH0_DMA_S2MM_ADDR_BASE</spirit:name>
      <spirit:displayName>Ch0 Dma S2mm Addr Base</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CH0_DMA_S2MM_ADDR_BASE" spirit:bitStringLength="32">0x40400000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CH1_DMA_MM2S_ADDR_BASE</spirit:name>
      <spirit:displayName>Ch1 Dma Mm2s Addr Base</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CH1_DMA_MM2S_ADDR_BASE" spirit:bitStringLength="32">0x41E00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CH1_DMA_S2MM_ADDR_BASE</spirit:name>
      <spirit:displayName>Ch1 Dma S2mm Addr Base</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CH1_DMA_S2MM_ADDR_BASE" spirit:bitStringLength="32">0x40400000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axidma_middleware</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>38</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-11-01T13:46:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32eba07a_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c77552_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb3fbf_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a01f59_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e90ad3e_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1052d01d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c33c206_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1854d5e0_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ebed50_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34232148_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0cec59_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7834db36_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ed7314_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e4b5e3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c881442_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cedfe1_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7857abbd_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c8a583_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f38f3c6_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536fc303_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e756b41_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583d64f9_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491b0de5_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e2e58_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67601064_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223ea10_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b6eed_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d47a18_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35649b84_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd38536_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20eed2ac_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37954545_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb3f08d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ac53ec_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba2bbc3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5540f73c_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f281052_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be3abc8_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74612f3c_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48695387_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7d16f0_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332b56f5_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2fc11b_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcb4a0a_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a19d38_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23abb993_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e5e547_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202a8ca1_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5fad49_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0482ce_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4c4960_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e83501f_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6001d1e4_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673080b7_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55427d0e_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334a3fa3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d608e02_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@972c2e9_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39831a6b_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7bf86a_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54190806_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bf983c_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107d4af4_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316a7fce_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9afccae_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbb10d3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312e0e23_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121c968b_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b1d39d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14be3b3d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4cc64e_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db405fa_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78730128_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be12ce7_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3971a01d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e671d_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450c1f79_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d824e0_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c29719_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f496ae_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3254c330_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e819f3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb260e9_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6140e59e_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66900196_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b4edc5_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aead94f_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692d4fa4_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2a66d4_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511935e8_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261297c5_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f66a556_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f686a83_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753c4480_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ffa711_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199cbf25_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac05ab3_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c340dd4_ARCHIVE_LOCATION">h:/acac/heteros/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50abcb6f_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c59f83_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10f9b6_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dfb626_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20de0ca4_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8cebc_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d10fae4_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd5282a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c86dad1_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45208581_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332b842c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e5edbe_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682ef067_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709d56bb_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554f74f2_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba113db_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a923b86_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5340737b_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729655fc_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ed1ed5_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7b088a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b45cdf_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597931d6_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6103568a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595a46d4_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e48c55_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4cabeb_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c4cdd1_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17808186_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d4e425_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd53501_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de4a8fb_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd5774b_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e757bf4_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ad296c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7693b497_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7178398c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39901bc5_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647b41f2_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41dc8786_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5eec41_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c9864_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2400f3e3_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571cab30_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5a4feb_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30350432_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a694f40_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582393f_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecfcb3e_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547ff801_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4f582_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc673da_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4708998b_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3701e5dc_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef0c28f_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fa0c14_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76153a90_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edca260_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66249d2d_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d48668_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6067f8_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b1a2e9_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@866487c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e269d8_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba8145f_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eae568_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788cc48e_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ae76a7_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698ca123_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b66cd4c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da3ea9_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0b8394_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309a1707_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1cfc26_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d6b58a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513cfc3d_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564c048f_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f746d4b_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604df511_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c203f7d_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342966e8_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27653bd3_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cc3dac_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bff2f7_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a784861_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b01eb59_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126fc576_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255a4ffd_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b72f24_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1439aa6d_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6696ab46_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5011384a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39512d36_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4534f7d3_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7273c58c_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461afc41_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609c97ee_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bf9fcc_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aaa5407_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d06cad5_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe49da_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a151b3d_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea5d086_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679162d6_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b741da_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3fb22a_ARCHIVE_LOCATION">h:/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f829c7c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69de29bd_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac66a88_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30096bf1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dd4cf8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77baf9c0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74095a14_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b68e08_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b4c89d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ee571f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7e9396_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed14adc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a092168_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f83f766_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76522596_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c074837_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646fabd4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bde798_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309ddd81_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2cc0ad_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3482d6e4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d658879_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50619848_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f057a59_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c428efe_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15faf199_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc3ba68_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280f6cf0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e31c289_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200909fe_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535f4263_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431d728_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3394b3ea_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec1a24_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4fba8c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287f7120_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f968b5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efe3058_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a591bc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321c8260_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f7de3a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a387f4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585cbeab_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1442e528_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a42b168_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ec11a8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd5abff_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699114f8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d332ed5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f36a35_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f7e0e1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268451fc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330d9f04_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afc090c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d78ac25_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b38242f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5108cd5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf23a85_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b447b6e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2e3aae_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6722daf_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c52f17_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2569819d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cff93b4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7920bb02_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a489011_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c336de_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baefdf_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111f0494_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f5a96b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276883da_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112401dc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffc847d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7739bf84_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b31abe_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e589ce9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e22f9fc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702851c9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3559fa70_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e99184_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30574259_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1889e3eb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489960dd_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273d6bd8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a01b7d7_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1884780e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6198b035_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7710ee52_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33dd9afe_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5965721b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9aaf5a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a58ccb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f60141_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638d0902_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59147f39_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2175c41c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dbf099_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19522d96_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152c3292_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a355df_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335ea83d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329c772e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b37f0b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299ccd98_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f5dd92_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cab36b1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9fa465_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232609bc_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dff1d3a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f19a184_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e47ed04_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125be8a1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1908f28a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e58a53_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35af5029_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdfeb91_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbdc371_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52abd181_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c3baca_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e771903_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ee5ef_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fff151f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bad6276_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d99eeb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eb6690_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da8477d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3d1072_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b18fe2_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5635de_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1571bd36_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a41348_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495f9363_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be47843_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3754a900_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26af2751_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b90933_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a703a3a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796f335a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9687b6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1b03d4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d49e0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c83773e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf4ad15_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1425147d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad64ead_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d047d15_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc25aa5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4554178_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506515c9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edf700_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177dc659_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305b511e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180080f6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69894753_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2383f4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699df3e6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1807bead_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2291fb1b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715b8a0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b8237d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e97fa64_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760dd12e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c359d7_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665fe216_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19653098_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61787d8e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e5a099_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247a5d3e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d0ff38_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5556107e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268734e9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46236b79_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202645b1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732b66ad_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c878e9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3262bd83_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dc6a17_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21573bbf_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f19c4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340505a4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5042a992_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a80caca_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598b0434_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb1e242_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7f2c1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b005d4a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622c65bb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d83820_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a8a051_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757d300f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2727e777_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f3bd53_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508042f0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc252d6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63127339_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5a1b9b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2bf8b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21717a2a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c81e32_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5dd2e3_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3626509d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4164856e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1272eb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6800a113_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e811be1_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278f40a0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9fc80b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24fe6854_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d02058_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d652909_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568b9ca8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a7a842_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcbcd6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71055517_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a17af0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f33480_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6227f100_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdf1a27_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7197219c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3157dfff_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501e9437_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc67937_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54586e0b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791d0fad_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60162367_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35168832_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606b3aca_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108109dd_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320dda87_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5074673f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9d15d7_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4304315e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4ccbcd_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6e432a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb92204_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f31107_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad501b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1411149f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd23af3_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8e213d_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22104070_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d14e8d7_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e83431e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469287d0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d4cc66_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e70083_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2321df87_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39402001_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f87fbe5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ece34f5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a32c6b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40038bad_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13592da8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3912d85f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a841db5_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6334f905_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db58b9c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435ad71a_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ee5b65_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb8ad12_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11720a9e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27794cc4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c759426_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5418ffd9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d11b4f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27589db6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b21c449_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46586b74_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc18b28_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c761e3_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c00e9f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b840c8b_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246fec96_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9fec01_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebe1c19_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef4472_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75da1e06_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea71979_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff510e3_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447c06ac_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e04d23_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed605ae_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c097c10_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a18f5e6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fb57c8_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567641fa_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9885e3_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd5fd0_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78da1de6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115500f4_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2cf34c_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b06dab_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366e9fe6_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f58967f_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfd30b9_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1b83fb_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3f2a9e_ARCHIVE_LOCATION">f:/work/acac/heterOS/ip_repo/axidma_middleware_1.2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4fde9a61"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="692466f5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="3129bd02"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9bb1bbd2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ca3e0e2d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f208450f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ab40c4ff"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
