// Seed: 3057779068
module module_0;
  reg id_1;
  initial begin : LABEL_0
    `define pp_3 0
    wait (`pp_3) `pp_3 = 1 ? `pp_3 : id_1;
    if (1);
    else `pp_3 = "" & 1;
    @(posedge 1 or posedge id_2) id_2 <= id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
  wire id_15, id_16, id_17;
  assign id_6 = id_14;
  assign id_8 = 1;
  assign id_13[1*1] = 1;
endmodule
