INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sim_1/new/fp_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mult_tb
