$date
	Fri Jun  5 12:08:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module ibuffer_tb $end
$var wire 1 ! b $end
$var wire 8 " dat2 [7:0] $end
$var wire 1 # c $end
$var reg 1 $ a $end
$var reg 1 % clk $end
$var reg 1 & d $end
$var reg 8 ' dat1 [7:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 8 ( ldata [7:0] $end
$var wire 1 ! lrdy $end
$var wire 1 $ lvalid $end
$var wire 8 ) rdata [7:0] $end
$var wire 1 & rrdy $end
$var wire 1 # rvalid $end
$var wire 1 * full $end
$var wire 1 + empty $end
$var reg 8 , irdata [7:0] $end
$var reg 3 - pnt [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 -
bx ,
1+
0*
bx )
bx (
bx '
0&
0%
0$
0#
bx "
1!
$end
#50
b1010101 '
b1010101 (
1&
1$
#100
1#
0+
b10 -
1%
#200
0%
#250
b1010110 '
b1010110 (
#300
b1010101 "
b1010101 )
b1010101 ,
1%
#400
0%
#450
b1010111 '
b1010111 (
#500
b1010110 "
b1010110 )
b1010110 ,
1%
#600
0%
#650
0#
0&
b1011000 '
b1011000 (
#700
b1 -
1%
#800
0%
#850
b1011001 '
b1011001 (
#900
b0 -
1%
#1000
0%
#1050
b1011010 '
b1011010 (
#1100
0!
1*
b111 -
1%
#1200
0%
#1250
b1011011 '
b1011011 (
#1300
1%
#1350
1#
1&
#1400
0%
#1450
b1011100 '
b1011100 (
#1500
1!
0*
b0 -
b1010111 "
b1010111 )
b1010111 ,
1%
#1600
0%
#1650
b1011101 '
b1011101 (
#1700
b1011000 "
b1011000 )
b1011000 ,
1%
#1800
0%
#1850
0#
0&
b1011110 '
b1011110 (
#1900
0!
1*
b111 -
1%
#2000
0%
#2050
b1011111 '
b1011111 (
#2100
1%
#2150
1#
0$
1&
#2200
0%
#2300
1!
0*
b0 -
b1011001 "
b1011001 )
b1011001 ,
1%
#2400
0%
#2500
b1 -
b1011010 "
b1011010 )
b1011010 ,
1%
#2600
0%
#2700
b10 -
b1011101 "
b1011101 )
b1011101 ,
1%
#2800
0%
#2900
0#
1+
b11 -
b1011110 "
b1011110 )
b1011110 ,
1%
#3000
0%
#3100
1%
#3200
0%
#3300
1%
#3400
0%
#3500
1%
#3600
0%
#3650
