<dec f='linux/drivers/gpu/drm/i915/i915_gem_fence_reg.h' l='49' type='bool'/>
<offset>320</offset>
<doc f='linux/drivers/gpu/drm/i915/i915_gem_fence_reg.h' l='41'>/**
	 * Whether the tiling parameters for the currently
	 * associated fence register have changed. Note that
	 * for the purposes of tracking tiling changes we also
	 * treat the unfenced register, the register slot that
	 * the object occupies whilst it executes a fenced
	 * command (such as BLT on gen2/3), as a &quot;fence&quot;.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='2109' u='w' c='i915_gem_runtime_suspend'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_fence_reg.c' l='207' u='w' c='fence_write'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_fence_reg.c' l='352' u='r' c='i915_vma_pin_fence'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_fence_reg.c' l='482' u='r' c='i915_gem_restore_fences'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_tiling.c' l='299' u='w' c='i915_gem_object_set_tiling'/>
