LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY eightBitRegister IS
	PORT(
		i_resetBar, i_load: STD_LOGIC;
		i_clk: IN STD_LOGIC;
		i_Value: IN STD_LOGIC_VECTOR(7 downto 0);
		o_Value: OUT STD_LOGIC_VECTOR(7 downto 0));
END eightBitRegister;
	
ARCHITECTURE behavior OF eightBitRegister IS
	SIGNAL