--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X42Y89.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (1.413 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y140.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X34Y119.A5     net (fanout=2)        1.161   system/rst/d25
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X42Y89.CE      net (fanout=2)        1.642   system/rst/d25_d25_d_AND_3_o
    SLICE_X42Y89.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.767ns logic, 2.803ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.931 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y119.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X34Y119.A4     net (fanout=1)        0.408   system/rst/d25_d
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X42Y89.CE      net (fanout=2)        1.642   system/rst/d25_d25_d_AND_3_o
    SLICE_X42Y89.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.723ns logic, 2.050ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X40Y89.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.411 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y140.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X34Y119.A5     net (fanout=2)        1.161   system/rst/d25
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y89.CE      net (fanout=2)        1.625   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y89.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (0.733ns logic, 2.786ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.929 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y119.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X34Y119.A4     net (fanout=1)        0.408   system/rst/d25_d
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y89.CE      net (fanout=2)        1.625   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y89.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.689ns logic, 2.033ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X40Y89.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.411 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y140.BQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X34Y119.A5     net (fanout=2)        1.161   system/rst/d25
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y89.CE      net (fanout=2)        1.625   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y89.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (0.542ns logic, 2.786ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.929 - 0.975)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y119.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X34Y119.A4     net (fanout=1)        0.408   system/rst/d25_d
    SLICE_X34Y119.A      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y89.CE      net (fanout=2)        1.625   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y89.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.498ns logic, 2.033ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X89Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y113.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X89Y113.A5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X89Y113.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X32Y142.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y142.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X32Y142.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X32Y142.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X32Y143.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y143.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X32Y143.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X32Y143.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13580 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.629ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (SLICE_X91Y132.A2), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.932 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.BQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X92Y139.A2     net (fanout=25)       5.096   system/mac_rx_data<2><1>
    SLICE_X92Y139.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_in<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o15
    SLICE_X92Y139.B3     net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o14
    SLICE_X92Y139.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_in<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17_SW0
    SLICE_X93Y136.B4     net (fanout=1)        0.515   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N12
    SLICE_X93Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17
    SLICE_X93Y136.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o16
    SLICE_X93Y136.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o18
    SLICE_X91Y132.A2     net (fanout=1)        0.782   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o
    SLICE_X91Y132.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (0.726ns logic, 6.843ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.932 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.BQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X92Y139.B4     net (fanout=25)       4.895   system/mac_rx_data<2><1>
    SLICE_X92Y139.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_in<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17_SW0
    SLICE_X93Y136.B4     net (fanout=1)        0.515   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N12
    SLICE_X93Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17
    SLICE_X93Y136.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o16
    SLICE_X93Y136.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o18
    SLICE_X91Y132.A2     net (fanout=1)        0.782   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o
    SLICE_X91Y132.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (0.658ns logic, 6.302ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.278ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.932 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.CQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    SLICE_X92Y139.A4     net (fanout=24)       3.805   system/mac_rx_data<2><2>
    SLICE_X92Y139.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_in<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o15
    SLICE_X92Y139.B3     net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o14
    SLICE_X92Y139.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/ipbus_in<123>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17_SW0
    SLICE_X93Y136.B4     net (fanout=1)        0.515   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N12
    SLICE_X93Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o17
    SLICE_X93Y136.A6     net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o16
    SLICE_X93Y136.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o18
    SLICE_X91Y132.A2     net (fanout=1)        0.782   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i_enable_125_MUX_1427_o
    SLICE_X91Y132.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    -------------------------------------------------  ---------------------------
    Total                                      6.278ns (0.726ns logic, 5.552ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (SLICE_X62Y151.D1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.825 - 0.966)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.DQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X63Y155.A4     net (fanout=528)      3.941   system/rst_macclk<2>
    SLICE_X63Y155.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X67Y151.A1     net (fanout=8)        1.028   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X67Y151.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.C6     net (fanout=1)        0.508   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X62Y151.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X62Y151.D1     net (fanout=1)        0.839   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (0.655ns logic, 6.316ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y146.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_5
    SLICE_X63Y155.A2     net (fanout=27)       1.585   system/phy_en.phy_ipb_ctrl/udp_if/addrb<5>
    SLICE_X63Y155.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT9
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X67Y151.A1     net (fanout=8)        1.028   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X67Y151.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.C6     net (fanout=1)        0.508   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X62Y151.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X62Y151.D1     net (fanout=1)        0.839   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.611ns logic, 3.960ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.606 - 0.717)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y145.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1
    SLICE_X63Y154.D2     net (fanout=45)       1.641   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
    SLICE_X63Y154.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o111
    SLICE_X67Y151.A4     net (fanout=17)       0.861   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
    SLICE_X67Y151.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.C6     net (fanout=1)        0.508   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT6
    SLICE_X62Y151.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT62
    SLICE_X62Y151.D1     net (fanout=1)        0.839   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT61
    SLICE_X62Y151.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT65
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_1
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.611ns logic, 3.849ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (SLICE_X81Y130.A6), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.021ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.921 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.BQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X95Y139.D3     net (fanout=25)       5.074   system/mac_rx_data<2><1>
    SLICE_X95Y139.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17_SW0
    SLICE_X94Y138.B6     net (fanout=1)        0.240   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
    SLICE_X94Y138.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X94Y138.A6     net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X94Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y130.A6     net (fanout=1)        0.924   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y130.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (0.658ns logic, 6.363ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.921 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.CQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    SLICE_X95Y139.C2     net (fanout=24)       4.102   system/mac_rx_data<2><2>
    SLICE_X95Y139.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o15
    SLICE_X95Y139.D5     net (fanout=1)        0.311   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o16
    SLICE_X95Y139.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17_SW0
    SLICE_X94Y138.B6     net (fanout=1)        0.240   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/N10
    SLICE_X94Y138.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X94Y138.A6     net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X94Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y130.A6     net (fanout=1)        0.924   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y130.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (0.726ns logic, 5.702ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.274ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.921 - 0.957)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.CQ     Tcko                  0.381   system/mac_rx_data<2><3>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    SLICE_X94Y139.A1     net (fanout=24)       4.106   system/mac_rx_data<2><2>
    SLICE_X94Y139.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o14
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o14
    SLICE_X94Y138.B3     net (fanout=1)        0.461   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o15
    SLICE_X94Y138.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o17
    SLICE_X94Y138.A6     net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X94Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o18
    SLICE_X81Y130.A6     net (fanout=1)        0.924   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1417_o
    SLICE_X81Y130.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_unreliable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig_rstpot
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    -------------------------------------------------  ---------------------------
    Total                                      6.274ns (0.658ns logic, 5.616ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.CQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.286   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X3Y23.ADDRBWRADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.433 - 0.282)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y117.AQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<2>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0
    RAMB36_X3Y23.ADDRBWRADDRL11 net (fanout=47)       0.192   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<0>
    RAMB36_X3Y23.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    --------------------------------------------------------  ---------------------------
    Total                                             0.193ns (0.001ns logic, 0.192ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X3Y23.ADDRBWRADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.433 - 0.282)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y117.AQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<2>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/tx_ram_selector/send_block.send_i_0
    RAMB36_X3Y23.ADDRBWRADDRU11 net (fanout=47)       0.192   system/phy_en.phy_ipb_ctrl/udp_if/tx_read_buffer<0>
    RAMB36_X3Y23.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    --------------------------------------------------------  ---------------------------
    Total                                             0.193ns (0.001ns logic, 0.192ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13587 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.208ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (SLICE_X101Y82.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y76.AQ      Tcko                  0.381   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X94Y72.C1      net (fanout=2)        0.877   system/mac_rx_last<0>
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (1.291ns logic, 5.753ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.899 - 1.020)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y79.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A4     net (fanout=2)        0.809   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/addr_to_set<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y90.A1      net (fanout=537)      2.024   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.179ns logic, 5.790ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C3      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (1.247ns logic, 5.341ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (SLICE_X101Y82.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y76.AQ      Tcko                  0.381   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X94Y72.C1      net (fanout=2)        0.877   system/mac_rx_last<0>
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (1.291ns logic, 5.753ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.899 - 1.020)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y79.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A4     net (fanout=2)        0.809   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/addr_to_set<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y90.A1      net (fanout=537)      2.024   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.179ns logic, 5.790ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C3      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (1.247ns logic, 5.341ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118 (SLICE_X101Y82.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y76.AQ      Tcko                  0.381   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X94Y72.C1      net (fanout=2)        0.877   system/mac_rx_last<0>
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (1.291ns logic, 5.753ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.899 - 1.020)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y79.DQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A4     net (fanout=2)        0.809   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X101Y76.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/addr_to_set<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y90.A1      net (fanout=537)      2.024   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.179ns logic, 5.790ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.899 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C3      net (fanout=1)        0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X94Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y89.D3      net (fanout=41)       1.564   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y89.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y90.A6      net (fanout=1)        0.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y101.A5     net (fanout=9)        0.760   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y101.AMUX   Tilo                  0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X101Y82.SR     net (fanout=24)       2.197   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X101Y82.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<119>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_118
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (1.247ns logic, 5.341ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXDVLD), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.789 - 0.716)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X103Y102.CQ                  Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y0.CLIENTEMACTXDVLD        net (fanout=5)        0.809   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_valid
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_VALID(-Th)     0.978   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.101ns (-0.708ns logic, 0.809ns route)
                                                                     (-701.0% logic, 801.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.788 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y90.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.544   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<1>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.107ns (-0.437ns logic, 0.544ns route)
                                                                 (-408.4% logic, 508.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.788 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y90.CQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.544   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.107ns (-0.437ns logic, 0.544ns route)
                                                                 (-408.4% logic, 508.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.D3      net (fanout=22)       3.184   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.DMUX    Tilo                  0.190   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.425   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (0.973ns logic, 4.609ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.D4      net (fanout=23)       2.754   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.DMUX    Tilo                  0.191   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.425   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.890ns logic, 4.179ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.487 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.D3      net (fanout=22)       3.184   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y65.DMUX    Tilo                  0.190   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y65.CE      net (fanout=2)        0.390   system/cdce_synch/_n0067_inv
    SLICE_X30Y65.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (0.939ns logic, 3.574ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.487 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.D4      net (fanout=23)       2.754   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y65.DMUX    Tilo                  0.191   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y65.CE      net (fanout=2)        0.390   system/cdce_synch/_n0067_inv
    SLICE_X30Y65.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (0.856ns logic, 3.144ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.780   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.415ns logic, 3.780ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd2 (SLICE_X28Y144.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y144.A5     net (fanout=23)       0.088   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y144.CLK    Tah         (-Th)     0.101   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.014ns logic, 0.088ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X29Y149.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y149.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y149.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y149.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X29Y150.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y150.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X29Y150.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X29Y150.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000005/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000005/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000007/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000027/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142045 paths analyzed, 1757 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.480ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X37Y87.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.110ns (Levels of Logic = 11)
  Clock Path Skew:      -0.165ns (2.965 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.110ns (1.858ns logic, 12.252ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.967ns (Levels of Logic = 11)
  Clock Path Skew:      -0.182ns (2.965 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.967ns (1.858ns logic, 12.109ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.940ns (Levels of Logic = 11)
  Clock Path Skew:      -0.182ns (2.965 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.940ns (1.858ns logic, 12.082ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X37Y87.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.110ns (Levels of Logic = 11)
  Clock Path Skew:      -0.165ns (2.965 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.110ns (1.858ns logic, 12.252ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.967ns (Levels of Logic = 11)
  Clock Path Skew:      -0.182ns (2.965 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.967ns (1.858ns logic, 12.109ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.940ns (Levels of Logic = 11)
  Clock Path Skew:      -0.182ns (2.965 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y87.SR      net (fanout=15)       1.866   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.940ns (1.858ns logic, 12.082ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_29 (SLICE_X35Y90.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.764ns (Levels of Logic = 11)
  Clock Path Skew:      -0.185ns (2.945 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.520   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     13.764ns (1.858ns logic, 11.906ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.621ns (Levels of Logic = 11)
  Clock Path Skew:      -0.202ns (2.945 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.520   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     13.621ns (1.858ns logic, 11.763ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.594ns (Levels of Logic = 11)
  Clock Path Skew:      -0.202ns (2.945 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3      net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6      net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1      net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X20Y103.C1     net (fanout=6)        2.217   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X20Y103.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X20Y103.B3     net (fanout=7)        0.472   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X20Y103.BMUX   Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1983_o11
    SLICE_X22Y103.A3     net (fanout=8)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1983_o
    SLICE_X22Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y90.SR      net (fanout=15)       1.520   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y90.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<30>
                                                       system/sram2_if/sramInterface/DATA_O_29
    -------------------------------------------------  ---------------------------
    Total                                     13.594ns (1.858ns logic, 11.736ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_12 (SLICE_X55Y57.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      1.657ns (3.265 - 1.608)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.BQ      Tcko                  0.270   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X55Y57.A2      net (fanout=59)       1.592   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X55Y57.CLK     Tah         (-Th)     0.108   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.162ns logic, 1.592ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_18 (SLICE_X49Y56.C3), 92 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.747ns (1.481 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.BQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X47Y45.A3      net (fanout=59)       0.430   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X47Y45.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<19>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>1
    SLICE_X49Y56.C3      net (fanout=2)        0.339   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>
    SLICE_X49Y56.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.076ns logic, 0.769ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 7)
  Clock Path Skew:      0.747ns (1.481 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y39.BQ      Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
    SLICE_X46Y41.A6      net (fanout=7)        0.227   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
    SLICE_X46Y41.COUT    Topcya                0.140   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<0>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X46Y44.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X46Y44.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X46Y45.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X46Y45.CMUX    Tcinc                 0.086   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
    SLICE_X47Y45.A5      net (fanout=1)        0.066   system/sram2_if/sramInterfaceIoControl/_n0121<18>
    SLICE_X47Y45.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<19>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>1
    SLICE_X49Y56.C3      net (fanout=2)        0.339   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>
    SLICE_X49Y56.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.397ns logic, 0.632ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.107ns (Levels of Logic = 7)
  Clock Path Skew:      0.747ns (1.481 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.DQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X46Y41.B1      net (fanout=7)        0.325   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
    SLICE_X46Y41.COUT    Topcyb                0.137   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<1>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X46Y44.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X46Y44.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X46Y45.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
    SLICE_X46Y45.CMUX    Tcinc                 0.086   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
    SLICE_X47Y45.A5      net (fanout=1)        0.066   system/sram2_if/sramInterfaceIoControl/_n0121<18>
    SLICE_X47Y45.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<19>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>1
    SLICE_X49Y56.C3      net (fanout=2)        0.339   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<18>
    SLICE_X49Y56.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.377ns logic, 0.730ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_9 (SLICE_X51Y57.B3), 56 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 2)
  Clock Path Skew:      0.746ns (1.480 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2 to system/sram2_if/sramInterface/ADDR_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.BQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X50Y42.A2      net (fanout=59)       0.376   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd2
    SLICE_X50Y42.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>1
    SLICE_X51Y57.B3      net (fanout=2)        0.394   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
    SLICE_X51Y57.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O211
                                                       system/sram2_if/sramInterface/ADDR_O_9
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.075ns logic, 0.770ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 5)
  Clock Path Skew:      0.746ns (1.480 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4 to system/sram2_if/sramInterface/ADDR_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y39.BQ      Tcko                  0.115   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
    SLICE_X46Y41.A6      net (fanout=7)        0.227   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd4
    SLICE_X46Y41.COUT    Topcya                0.140   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_lut<0>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<3>
    SLICE_X46Y42.COUT    Tbyp                  0.026   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.CIN     net (fanout=1)        0.000   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<7>
    SLICE_X46Y43.BMUX    Tcinb                 0.095   system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<11>
    SLICE_X50Y42.A4      net (fanout=1)        0.208   system/sram2_if/sramInterfaceIoControl/_n0121<9>
    SLICE_X50Y42.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>1
    SLICE_X51Y57.B3      net (fanout=2)        0.394   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
    SLICE_X51Y57.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O211
                                                       system/sram2_if/sramInterface/ADDR_O_9
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.353ns logic, 0.829ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 2)
  Clock Path Skew:      0.746ns (1.480 - 0.734)
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1 to system/sram2_if/sramInterface/ADDR_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X50Y42.A6      net (fanout=37)       0.780   system/sram2_if/sramInterfaceIoControl/current_state_FSM_FFd1
    SLICE_X50Y42.A       Tilo                  0.034   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
                                                       system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>1
    SLICE_X51Y57.B3      net (fanout=2)        0.394   system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction<9>
    SLICE_X51Y57.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<11>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O211
                                                       system/sram2_if/sramInterface/ADDR_O_9
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.075ns logic, 1.174ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000005/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000005/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<3>/CLK
  Logical resource: system/sram2_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000007/CLK
  Location pin: SLICE_X40Y36.CLK
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1562219 paths analyzed, 16053 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.426ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y26.WEAU2), 1568 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.354ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (1.495 - 1.482)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y89.BQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y65.D2         net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2         net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.354ns (2.196ns logic, 15.158ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.211ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y66.A3         net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1         net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.211ns (2.196ns logic, 15.015ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.184ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y64.A3         net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2         net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5         net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.184ns (2.196ns logic, 14.988ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y26.WEAU3), 1568 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.354ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (1.495 - 1.482)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y89.BQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y65.D2         net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2         net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU3      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.354ns (2.196ns logic, 15.158ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.211ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y66.A3         net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1         net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU3      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.211ns (2.196ns logic, 15.015ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.184ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y64.A3         net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2         net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5         net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU3      net (fanout=64)       1.728   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.184ns (2.196ns logic, 14.988ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y26.WEAL2), 1568 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.350ns (Levels of Logic = 14)
  Clock Path Skew:      0.013ns (1.495 - 1.482)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y89.BQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X36Y65.D2         net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2         net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAL2      net (fanout=64)       1.724   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.350ns (2.196ns logic, 15.154ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.207ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y66.A3         net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1         net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2         net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAL2      net (fanout=64)       1.724   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.207ns (2.196ns logic, 15.011ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.180ns (Levels of Logic = 14)
  Clock Path Skew:      -0.004ns (1.495 - 1.499)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y89.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X36Y64.A3         net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A          Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2         net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5         net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3         net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4         net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B3         net (fanout=39)       0.346   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y71.B          Tilo                  0.068   system/sfp_phase_mon_done
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y79.B6         net (fanout=1)        1.045   system/ipb_fabric/N36
    SLICE_X34Y79.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>3
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.C1         net (fanout=33)       1.191   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y65.CMUX       Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y65.B3         net (fanout=6)        0.351   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y65.B          Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                          system/sram2_if/sramInterfaceIoControl/Mmux_IPBUS_ACK_O11
    SLICE_X33Y89.B2         net (fanout=1)        1.401   system/ipb_from_slaves[2]_ipb_ack
    SLICE_X33Y89.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X33Y89.C2         net (fanout=11)       0.591   system/ipb_from_fabric_ipb_ack
    SLICE_X33Y89.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X34Y110.A3        net (fanout=13)       1.864   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X34Y110.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.B3        net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X34Y110.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y123.A4        net (fanout=7)        1.665   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y123.AMUX      Tilo                  0.212   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAL2      net (fanout=64)       1.724   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.180ns (2.196ns logic, 14.984ns route)
                                                          (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[8].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y32.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_user_fifo_inst/cnt_30 (FF)
  Destination:          usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[8].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.834 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_user_fifo_inst/cnt_30 to usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[8].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y147.CQ        Tcko                  0.098   usr/ipb_user_fifo_inst/cnt<31>
                                                          usr/ipb_user_fifo_inst/cnt_30
    RAMB36_X2Y32.DIBDI2     net (fanout=2)        0.363   usr/ipb_user_fifo_inst/cnt<30>
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[8].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
                                                          usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[8].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.263ns (-0.100ns logic, 0.363ns route)
                                                          (-38.0% logic, 138.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y28.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_user_fifo_inst/cnt_3 (FF)
  Destination:          usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.551 - 0.402)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_user_fifo_inst/cnt_3 to usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y140.DQ        Tcko                  0.098   usr/ipb_user_fifo_inst/cnt<3>
                                                          usr/ipb_user_fifo_inst/cnt_3
    RAMB36_X2Y28.DIBDI3     net (fanout=2)        0.292   usr/ipb_user_fifo_inst/cnt<3>
    RAMB36_X2Y28.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
                                                          usr/ipb_user_fifo_inst/i_oh_rx_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.192ns (-0.100ns logic, 0.292ns route)
                                                          (-52.1% logic, 152.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y24.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.561 - 0.407)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X69Y123.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X3Y24.ADDRARDADDRL14 net (fanout=16)       0.203   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X3Y24.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    --------------------------------------------------------  ---------------------------
    Total                                             0.204ns (0.001ns logic, 0.203ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 102805 paths analyzed, 1716 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.590ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X34Y84.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.204ns (Levels of Logic = 11)
  Clock Path Skew:      -0.181ns (2.949 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.D2      net (fanout=70)       2.769   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.204ns (1.211ns logic, 12.993ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.061ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.D2      net (fanout=70)       2.769   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.061ns (1.211ns logic, 12.850ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.034ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.D2      net (fanout=70)       2.769   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.034ns (1.211ns logic, 12.823ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X34Y84.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.199ns (Levels of Logic = 11)
  Clock Path Skew:      -0.181ns (2.949 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.B2      net (fanout=70)       2.764   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.199ns (1.211ns logic, 12.988ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.056ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.B2      net (fanout=70)       2.764   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.056ns (1.211ns logic, 12.845ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.029ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X34Y84.B2      net (fanout=70)       2.764   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X34Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.029ns (1.211ns logic, 12.818ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X35Y84.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.993ns (Levels of Logic = 11)
  Clock Path Skew:      -0.181ns (2.949 - 3.130)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y89.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y65.D2      net (fanout=68)       2.156   system/ipb_arb/src<1>
    SLICE_X36Y65.D       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X33Y66.D2      net (fanout=10)       0.873   system/flash_w_addr<19>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       2.558   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.993ns (1.211ns logic, 12.782ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.850ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y66.A3      net (fanout=69)       2.025   system/ipb_arb/src<0>
    SLICE_X36Y66.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<23>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X33Y66.D1      net (fanout=10)       0.861   system/flash_w_addr<20>
    SLICE_X33Y66.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C2      net (fanout=2)        0.582   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       2.558   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.850ns (1.211ns logic, 12.639ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.823ns (Levels of Logic = 11)
  Clock Path Skew:      -0.198ns (2.949 - 3.147)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X36Y64.A3      net (fanout=69)       2.173   system/ipb_arb/src<0>
    SLICE_X36Y64.A       Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/Mmux__n0121_rs_cy<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X33Y64.C2      net (fanout=10)       0.969   system/flash_w_addr<12>
    SLICE_X33Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C5      net (fanout=2)        0.299   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X33Y65.C       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X33Y65.D3      net (fanout=7)        0.339   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X33Y65.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X35Y71.A4      net (fanout=1)        0.680   system/ipb_fabric/N01
    SLICE_X35Y71.A       Tilo                  0.068   system/sfp_phase_mon_done
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A3      net (fanout=39)       0.478   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y70.A       Tilo                  0.068   system/sram1_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.C3      net (fanout=33)       1.120   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X30Y83.CMUX    Tilo                  0.192   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X40Y41.C4      net (fanout=6)        2.682   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X40Y41.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y40.A3      net (fanout=7)        0.492   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y40.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1982_o11
    SLICE_X39Y49.C4      net (fanout=3)        0.822   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1982_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_73_o_Mux_9_o31
    SLICE_X35Y84.D4      net (fanout=70)       2.558   system/sram1_if/sramInterface/control_process.writeState[1]_X_73_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.823ns (1.211ns logic, 12.612ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X35Y80.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.417 - 1.380)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X35Y80.D5      net (fanout=75)       0.186   system/regs_from_ipbus<8><0>
    SLICE_X35Y80.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.058ns logic, 0.186ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_16 (SLICE_X33Y74.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.473 - 1.380)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X33Y74.B3      net (fanout=75)       0.256   system/regs_from_ipbus<8><0>
    SLICE_X33Y74.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.058ns logic, 0.256ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_2 (SLICE_X35Y74.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.475 - 1.380)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X35Y74.B5      net (fanout=75)       0.260   system/regs_from_ipbus<8><0>
    SLICE_X35Y74.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<3>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT231
                                                       system/sram1_if/sramInterface/data_i_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.058ns logic, 0.260ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000025/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 32.000ns
  Low pulse: 16.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_prediction_delayed<19>/CLK
  Logical resource: system/sram1_if/sramInterfaceIoControl/ipbus_addr_delay_inst/blk00000001/blk00000002/blk00000027/CLK
  Location pin: SLICE_X28Y35.CLK
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.182ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X70Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.884 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X66Y97.C1      net (fanout=2)        0.721   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X66Y97.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>1
    SLICE_X66Y97.D3      net (fanout=2)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.801ns logic, 2.240ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X65Y99.D2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.801ns logic, 2.180ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X65Y99.D3      net (fanout=2)        0.451   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.801ns logic, 2.149ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X70Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.884 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X66Y97.C1      net (fanout=2)        0.721   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X66Y97.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>1
    SLICE_X66Y97.D3      net (fanout=2)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.801ns logic, 2.240ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X65Y99.D2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.801ns logic, 2.180ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X65Y99.D3      net (fanout=2)        0.451   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.801ns logic, 2.149ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X70Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.884 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X66Y97.C1      net (fanout=2)        0.721   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X66Y97.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>1
    SLICE_X66Y97.D3      net (fanout=2)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.801ns logic, 2.240ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X65Y99.D2      net (fanout=2)        0.482   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.801ns logic, 2.180ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.884 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y99.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X65Y99.D3      net (fanout=2)        0.451   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X65Y99.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_vld
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>3
    SLICE_X66Y97.D4      net (fanout=2)        0.529   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_503_o_INV_1455_o<16>2
    SLICE_X66Y97.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X70Y87.CE      net (fanout=4)        1.169   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X70Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.801ns logic, 2.149ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X60Y85.AI      net (fanout=4)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.011ns logic, 0.110ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X60Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X60Y83.BI      net (fanout=4)        0.113   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X60Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.012ns logic, 0.113ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X60Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X60Y83.CI      net (fanout=4)        0.112   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X60Y83.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.013ns logic, 0.112ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X60Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.697ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X49Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.303ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y32.D5      net (fanout=5)        3.348   user_ip_addr<0>
    SLICE_X48Y32.D       Tilo                  0.068   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X49Y32.SR      net (fanout=2)        0.243   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X49Y32.CLK     Trck                  0.297   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.106ns logic, 3.591ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X49Y32.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.355ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y32.D5      net (fanout=5)        3.348   user_ip_addr<0>
    SLICE_X48Y32.DMUX    Tilo                  0.191   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X49Y32.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.932ns logic, 3.713ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X49Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.178ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y32.D5      net (fanout=5)        1.626   user_ip_addr<0>
    SLICE_X48Y32.D       Tilo                  0.034   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X49Y32.SR      net (fanout=2)        0.094   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X49Y32.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.458ns logic, 1.720ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X49Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.201ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.201ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y32.D5      net (fanout=5)        1.626   user_ip_addr<0>
    SLICE_X48Y32.DMUX    Tilo                  0.078   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X49Y32.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.427ns logic, 1.774ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.363ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X54Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.637ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y34.A2      net (fanout=5)        3.749   user_ip_addr<0>
    SLICE_X48Y34.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X54Y34.SR      net (fanout=2)        0.508   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X54Y34.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (1.106ns logic, 4.257ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X54Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.826ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.174ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y34.A2      net (fanout=5)        3.749   user_ip_addr<0>
    SLICE_X48Y34.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X54Y34.CLK     net (fanout=2)        0.490   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (0.935ns logic, 4.239ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X54Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.427ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.427ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y34.A2      net (fanout=5)        1.770   user_ip_addr<0>
    SLICE_X48Y34.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X54Y34.SR      net (fanout=2)        0.199   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X54Y34.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.458ns logic, 1.969ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X54Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.391ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.391ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y34.A2      net (fanout=5)        1.770   user_ip_addr<0>
    SLICE_X48Y34.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X54Y34.CLK     net (fanout=2)        0.197   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.424ns logic, 1.967ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.731ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X48Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.269ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y33.A2      net (fanout=5)        3.319   user_ip_addr<1>
    SLICE_X49Y33.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X48Y33.SR      net (fanout=2)        0.353   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X48Y33.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.059ns logic, 3.672ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X48Y33.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.557ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y33.A2      net (fanout=5)        3.319   user_ip_addr<1>
    SLICE_X49Y33.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X48Y33.CLK     net (fanout=2)        0.236   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.888ns logic, 3.555ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X48Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.126ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.126ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y33.A2      net (fanout=5)        1.574   user_ip_addr<1>
    SLICE_X49Y33.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X48Y33.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X48Y33.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.418ns logic, 1.708ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X48Y33.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.056ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.056ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X49Y33.A2      net (fanout=5)        1.574   user_ip_addr<1>
    SLICE_X49Y33.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X48Y33.CLK     net (fanout=2)        0.098   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.384ns logic, 1.672ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.352ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X46Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.648ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y32.B4      net (fanout=5)        3.054   user_ip_addr<2>
    SLICE_X44Y32.B       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X46Y32.SR      net (fanout=2)        0.235   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X46Y32.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.063ns logic, 3.289ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X46Y32.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.703ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y32.B4      net (fanout=5)        3.054   user_ip_addr<2>
    SLICE_X44Y32.BMUX    Tilo                  0.191   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X46Y32.CLK     net (fanout=2)        0.354   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.889ns logic, 3.408ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X46Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.961ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.961ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y32.B4      net (fanout=5)        1.449   user_ip_addr<2>
    SLICE_X44Y32.B       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X46Y32.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X46Y32.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (0.421ns logic, 1.540ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X46Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.988ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.988ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y32.B4      net (fanout=5)        1.449   user_ip_addr<2>
    SLICE_X44Y32.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X46Y32.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.391ns logic, 1.597ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.796ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X47Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.204ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y32.A2      net (fanout=5)        3.315   user_ip_addr<3>
    SLICE_X46Y32.A       Tilo                  0.068   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X47Y32.SR      net (fanout=2)        0.356   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X47Y32.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (1.125ns logic, 3.671ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X47Y32.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.367ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y32.A2      net (fanout=5)        3.315   user_ip_addr<3>
    SLICE_X46Y32.AMUX    Tilo                  0.194   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X47Y32.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (0.954ns logic, 3.679ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X47Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.246ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.246ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y32.A2      net (fanout=5)        1.634   user_ip_addr<3>
    SLICE_X46Y32.A       Tilo                  0.034   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X47Y32.SR      net (fanout=2)        0.137   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X47Y32.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.475ns logic, 1.771ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X47Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.222ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.222ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y32.A2      net (fanout=5)        1.634   user_ip_addr<3>
    SLICE_X46Y32.AMUX    Tilo                  0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X47Y32.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.441ns logic, 1.781ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.690ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.310ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y32.A5      net (fanout=5)        3.160   user_ip_addr<1>
    SLICE_X48Y32.A       Tilo                  0.068   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X49Y33.SR      net (fanout=2)        0.471   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X49Y33.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.059ns logic, 3.631ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y33.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.728ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y32.A5      net (fanout=5)        3.160   user_ip_addr<1>
    SLICE_X48Y32.AMUX    Tilo                  0.193   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X49Y33.CLK     net (fanout=2)        0.225   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (0.887ns logic, 3.385ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.131ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.131ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y32.A5      net (fanout=5)        1.533   user_ip_addr<1>
    SLICE_X48Y32.A       Tilo                  0.034   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X49Y33.SR      net (fanout=2)        0.180   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X49Y33.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.418ns logic, 1.713ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X49Y33.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.014ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.014ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X48Y32.A5      net (fanout=5)        1.533   user_ip_addr<1>
    SLICE_X48Y32.AMUX    Tilo                  0.078   system/ip_mac/ip_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X49Y33.CLK     net (fanout=2)        0.094   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.387ns logic, 1.627ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.051ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.949ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y33.A2      net (fanout=5)        3.633   user_ip_addr<2>
    SLICE_X52Y33.A       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X53Y33.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X53Y33.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.063ns logic, 3.988ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y33.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.111ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y33.A2      net (fanout=5)        3.633   user_ip_addr<2>
    SLICE_X52Y33.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X53Y33.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (0.892ns logic, 3.997ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.228ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.228ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y33.A2      net (fanout=5)        1.671   user_ip_addr<2>
    SLICE_X52Y33.A       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X53Y33.SR      net (fanout=2)        0.136   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.421ns logic, 1.807ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X53Y33.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.205ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.205ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X52Y33.A2      net (fanout=5)        1.671   user_ip_addr<2>
    SLICE_X52Y33.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X53Y33.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.387ns logic, 1.818ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.807ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X50Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.193ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y34.B1      net (fanout=5)        3.306   user_ip_addr<3>
    SLICE_X46Y34.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X50Y34.SR      net (fanout=2)        0.376   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X50Y34.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.125ns logic, 3.682ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X50Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.257ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y34.B1      net (fanout=5)        3.306   user_ip_addr<3>
    SLICE_X46Y34.BMUX    Tilo                  0.197   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X50Y34.CLK     net (fanout=2)        0.480   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.957ns logic, 3.786ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X50Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.248ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y34.B1      net (fanout=5)        1.627   user_ip_addr<3>
    SLICE_X46Y34.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X50Y34.SR      net (fanout=2)        0.146   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X50Y34.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.475ns logic, 1.773ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X50Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.264ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.264ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y34.B1      net (fanout=5)        1.627   user_ip_addr<3>
    SLICE_X46Y34.BMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X50Y34.CLK     net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.441ns logic, 1.823ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.027ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_936_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X20Y30.A4      net (fanout=5)        0.971   system/regs_from_ipbus<11><12>
    SLICE_X20Y30.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_937_o1
    SLICE_X20Y30.SR      net (fanout=2)        0.353   system/spi/reset_i_cpol_i_AND_937_o
    SLICE_X20Y30.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.703ns logic, 1.324ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y30.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.095ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X20Y30.A4      net (fanout=5)        0.971   system/regs_from_ipbus<11><12>
    SLICE_X20Y30.AMUX    Tilo                  0.190   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_936_o1
    SLICE_X20Y30.CLK     net (fanout=2)        0.363   system/spi/reset_i_cpol_i_AND_936_o
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.571ns logic, 1.334ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_936_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X20Y30.A4      net (fanout=5)        0.380   system/regs_from_ipbus<11><12>
    SLICE_X20Y30.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_937_o1
    SLICE_X20Y30.SR      net (fanout=2)        0.134   system/spi/reset_i_cpol_i_AND_937_o
    SLICE_X20Y30.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.203ns logic, 0.514ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y30.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.720ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X20Y30.A4      net (fanout=5)        0.380   system/regs_from_ipbus<11><12>
    SLICE_X20Y30.AMUX    Tilo                  0.079   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_936_o1
    SLICE_X20Y30.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_936_o
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.194ns logic, 0.526ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.893ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X45Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.107ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X47Y28.B2      net (fanout=5)        3.601   user_ip_addr<1>
    SLICE_X47Y28.B       Tilo                  0.068   system/i2c_s/regs_10_1_P_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_838_o1
    SLICE_X45Y28.SR      net (fanout=2)        0.233   system/i2c_s/reset_regs_i[10][1]_AND_838_o
    SLICE_X45Y28.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (1.059ns logic, 3.834ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X45Y28.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.153ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X47Y28.B2      net (fanout=5)        3.601   user_ip_addr<1>
    SLICE_X47Y28.BMUX    Tilo                  0.197   system/i2c_s/regs_10_1_P_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_837_o1
    SLICE_X45Y28.CLK     net (fanout=2)        0.355   system/i2c_s/reset_regs_i[10][1]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.891ns logic, 3.956ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X45Y28.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.197ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X47Y28.B2      net (fanout=5)        1.690   user_ip_addr<1>
    SLICE_X47Y28.B       Tilo                  0.034   system/i2c_s/regs_10_1_P_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_838_o1
    SLICE_X45Y28.SR      net (fanout=2)        0.089   system/i2c_s/reset_regs_i[10][1]_AND_838_o
    SLICE_X45Y28.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.418ns logic, 1.779ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X45Y28.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.218ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.218ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X47Y28.B2      net (fanout=5)        1.690   user_ip_addr<1>
    SLICE_X47Y28.BMUX    Tilo                  0.075   system/i2c_s/regs_10_1_P_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_837_o1
    SLICE_X45Y28.CLK     net (fanout=2)        0.144   system/i2c_s/reset_regs_i[10][1]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.384ns logic, 1.834ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.928ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X44Y27.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.072ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.928ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y27.D2      net (fanout=5)        3.623   user_ip_addr<2>
    SLICE_X44Y27.D       Tilo                  0.068   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_836_o1
    SLICE_X44Y27.SR      net (fanout=2)        0.242   system/i2c_s/reset_regs_i[10][2]_AND_836_o
    SLICE_X44Y27.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (1.063ns logic, 3.865ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X44Y27.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.123ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y27.D2      net (fanout=5)        3.623   user_ip_addr<2>
    SLICE_X44Y27.DMUX    Tilo                  0.191   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_835_o1
    SLICE_X44Y27.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[10][2]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (0.889ns logic, 3.988ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X44Y27.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.174ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.174ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y27.D2      net (fanout=5)        1.660   user_ip_addr<2>
    SLICE_X44Y27.D       Tilo                  0.034   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_836_o1
    SLICE_X44Y27.SR      net (fanout=2)        0.093   system/i2c_s/reset_regs_i[10][2]_AND_836_o
    SLICE_X44Y27.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.421ns logic, 1.753ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X44Y27.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.194ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.194ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y27.D2      net (fanout=5)        1.660   user_ip_addr<2>
    SLICE_X44Y27.DMUX    Tilo                  0.074   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_835_o1
    SLICE_X44Y27.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[10][2]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (0.386ns logic, 1.808ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.419ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X51Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.581ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_839_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y25.D4      net (fanout=5)        3.952   user_ip_addr<0>
    SLICE_X48Y25.D       Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_840_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_840_o1
    SLICE_X51Y25.SR      net (fanout=2)        0.361   system/i2c_s/reset_regs_i[10][0]_AND_840_o
    SLICE_X51Y25.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.106ns logic, 4.313ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X51Y25.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.759ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y25.D4      net (fanout=5)        3.952   user_ip_addr<0>
    SLICE_X48Y25.DMUX    Tilo                  0.186   system/i2c_s/reset_regs_i[10][0]_AND_840_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_839_o1
    SLICE_X51Y25.CLK     net (fanout=2)        0.362   system/i2c_s/reset_regs_i[10][0]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (0.927ns logic, 4.314ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X51Y25.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.456ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.456ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_839_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y25.D4      net (fanout=5)        1.859   user_ip_addr<0>
    SLICE_X48Y25.D       Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_840_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_840_o1
    SLICE_X51Y25.SR      net (fanout=2)        0.139   system/i2c_s/reset_regs_i[10][0]_AND_840_o
    SLICE_X51Y25.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (0.458ns logic, 1.998ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X51Y25.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.434ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.434ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y25.D4      net (fanout=5)        1.859   user_ip_addr<0>
    SLICE_X48Y25.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[10][0]_AND_840_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_839_o1
    SLICE_X51Y25.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[10][0]_AND_839_o
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (0.427ns logic, 2.007ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.740ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X46Y28.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.260ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y28.B3      net (fanout=5)        3.322   user_ip_addr<3>
    SLICE_X46Y28.BMUX    Tilo                  0.186   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_833_o1
    SLICE_X46Y28.CLK     net (fanout=2)        0.472   system/i2c_s/reset_regs_i[10][3]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.946ns logic, 3.794ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X46Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.311ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y28.B3      net (fanout=5)        3.322   user_ip_addr<3>
    SLICE_X46Y28.B       Tilo                  0.068   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_834_o1
    SLICE_X46Y28.SR      net (fanout=2)        0.242   system/i2c_s/reset_regs_i[10][3]_AND_834_o
    SLICE_X46Y28.CLK     Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.125ns logic, 3.564ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X46Y28.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.212ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y28.B3      net (fanout=5)        1.644   user_ip_addr<3>
    SLICE_X46Y28.B       Tilo                  0.034   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_834_o1
    SLICE_X46Y28.SR      net (fanout=2)        0.093   system/i2c_s/reset_regs_i[10][3]_AND_834_o
    SLICE_X46Y28.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.475ns logic, 1.737ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X46Y28.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.282ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.282ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X46Y28.B3      net (fanout=5)        1.644   user_ip_addr<3>
    SLICE_X46Y28.BMUX    Tilo                  0.079   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_833_o1
    SLICE_X46Y28.CLK     net (fanout=2)        0.193   system/i2c_s/reset_regs_i[10][3]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.445ns logic, 1.837ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.097ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.903ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_775_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y24.A5      net (fanout=5)        3.636   user_ip_addr<0>
    SLICE_X48Y24.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_776_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_776_o1
    SLICE_X49Y24.SR      net (fanout=2)        0.355   system/i2c_s/reset_regs_i[6][0]_AND_776_o
    SLICE_X49Y24.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (1.106ns logic, 3.991ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y24.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.066ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y24.A5      net (fanout=5)        3.636   user_ip_addr<0>
    SLICE_X48Y24.AMUX    Tilo                  0.193   system/i2c_s/reset_regs_i[6][0]_AND_776_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_775_o1
    SLICE_X49Y24.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][0]_AND_775_o
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.934ns logic, 4.000ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y24.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.342ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_775_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y24.A5      net (fanout=5)        1.748   user_ip_addr<0>
    SLICE_X48Y24.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_776_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_776_o1
    SLICE_X49Y24.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][0]_AND_776_o
    SLICE_X49Y24.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.458ns logic, 1.884ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X49Y24.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.322ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.322ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X48Y24.A5      net (fanout=5)        1.748   user_ip_addr<0>
    SLICE_X48Y24.AMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][0]_AND_776_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_775_o1
    SLICE_X49Y24.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_775_o
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.427ns logic, 1.895ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.684ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y29.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.316ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y29.B4      net (fanout=5)        3.298   user_ip_addr<2>
    SLICE_X44Y29.BMUX    Tilo                  0.191   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_771_o1
    SLICE_X44Y29.CLK     net (fanout=2)        0.497   system/i2c_s/reset_regs_i[6][2]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (0.889ns logic, 3.795ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.397ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y29.B4      net (fanout=5)        3.298   user_ip_addr<2>
    SLICE_X44Y29.B       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_772_o1
    SLICE_X44Y29.SR      net (fanout=2)        0.242   system/i2c_s/reset_regs_i[6][2]_AND_772_o
    SLICE_X44Y29.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (1.063ns logic, 3.540ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y29.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.058ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.058ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y29.B4      net (fanout=5)        1.544   user_ip_addr<2>
    SLICE_X44Y29.B       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_772_o1
    SLICE_X44Y29.SR      net (fanout=2)        0.093   system/i2c_s/reset_regs_i[6][2]_AND_772_o
    SLICE_X44Y29.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.421ns logic, 1.637ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X44Y29.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.136ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.136ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X44Y29.B4      net (fanout=5)        1.544   user_ip_addr<2>
    SLICE_X44Y29.BMUX    Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_771_o1
    SLICE_X44Y29.CLK     net (fanout=2)        0.201   system/i2c_s/reset_regs_i[6][2]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.391ns logic, 1.745ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.528ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X47Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.472ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y26.A5      net (fanout=5)        3.026   user_ip_addr<3>
    SLICE_X44Y26.A       Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_770_o1
    SLICE_X47Y26.SR      net (fanout=2)        0.377   system/i2c_s/reset_regs_i[6][3]_AND_770_o
    SLICE_X47Y26.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (1.125ns logic, 3.403ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X47Y26.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.663ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y26.A5      net (fanout=5)        3.026   user_ip_addr<3>
    SLICE_X44Y26.AMUX    Tilo                  0.193   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_769_o1
    SLICE_X47Y26.CLK     net (fanout=2)        0.358   system/i2c_s/reset_regs_i[6][3]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.953ns logic, 3.384ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X47Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.164ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.164ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y26.A5      net (fanout=5)        1.540   user_ip_addr<3>
    SLICE_X44Y26.A       Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_770_o1
    SLICE_X47Y26.SR      net (fanout=2)        0.149   system/i2c_s/reset_regs_i[6][3]_AND_770_o
    SLICE_X47Y26.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.475ns logic, 1.689ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X47Y26.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.131ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.131ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X44Y26.A5      net (fanout=5)        1.540   user_ip_addr<3>
    SLICE_X44Y26.AMUX    Tilo                  0.078   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_769_o1
    SLICE_X47Y26.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.444ns logic, 1.687ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.950ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y27.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.050ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y27.A4      net (fanout=5)        3.536   user_ip_addr<1>
    SLICE_X46Y27.A       Tilo                  0.068   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_774_o1
    SLICE_X47Y27.SR      net (fanout=2)        0.355   system/i2c_s/reset_regs_i[6][1]_AND_774_o
    SLICE_X47Y27.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.059ns logic, 3.891ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y27.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.220ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y27.A4      net (fanout=5)        3.536   user_ip_addr<1>
    SLICE_X46Y27.AMUX    Tilo                  0.186   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_773_o1
    SLICE_X47Y27.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][1]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (0.880ns logic, 3.900ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y27.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.231ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.231ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y27.A4      net (fanout=5)        1.677   user_ip_addr<1>
    SLICE_X46Y27.A       Tilo                  0.034   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_774_o1
    SLICE_X47Y27.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][1]_AND_774_o
    SLICE_X47Y27.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.418ns logic, 1.813ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X47Y27.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.211ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.211ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X46Y27.A4      net (fanout=5)        1.677   user_ip_addr<1>
    SLICE_X46Y27.AMUX    Tilo                  0.078   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_773_o1
    SLICE_X47Y27.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.387ns logic, 1.824ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.357ns|            0|            0|            0|      1809559|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      4.357ns|            0|            0|         2456|      1807069|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.480ns|          N/A|            0|            0|       142045|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.426ns|          N/A|            0|            0|      1562219|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.590ns|          N/A|            0|            0|       102805|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.419ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      4.697ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.363ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.731ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      4.352ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      4.796ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.690ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.051ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.807ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.027ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      4.893ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      4.928ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      5.419ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      4.740ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.097ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.684ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.528ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.950ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.092ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.092ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.182ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   17.426|         |         |         |
clk125_2_p     |   17.426|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   17.426|         |         |         |
clk125_2_p     |   17.426|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.051|    1.051|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.110|    1.110|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.983|    0.983|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.843|    0.843|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.470|         |         |         |
xpoint1_clk1_p |    5.470|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.470|         |         |         |
xpoint1_clk1_p |    5.470|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1901197 paths, 0 nets, and 54954 connections

Design statistics:
   Minimum period:  17.426ns{1}   (Maximum frequency:  57.386MHz)
   Maximum path delay from/to any node:   5.419ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 28 17:53:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 926 MB



