

================================================================
== Vitis HLS Report for 'getSubset_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun Feb  5 16:52:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.945 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      38|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       17|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       17|     110|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_99_p2     |         +|   0|  0|  10|           3|           1|
    |icmp_ln10_fu_110_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln8_fu_94_p2    |      icmp|   0|  0|   8|           3|           3|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          38|          36|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_phi_mux_UnifiedRetVal_phi_fu_78_p4  |   9|          2|    1|          2|
    |ap_return                              |   9|          2|    1|          2|
    |idx92_fu_38                            |   9|          2|    3|          6|
    |idx92_out                              |  14|          3|    3|          9|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         15|    9|         25|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |UnifiedRetVal_reg_74  |  1|   0|    1|          0|
    |add_ln8_reg_146       |  3|   0|    3|          0|
    |ap_CS_fsm             |  5|   0|    5|          0|
    |ap_return_preg        |  1|   0|    1|          0|
    |icmp_ln8_reg_142      |  1|   0|    1|          0|
    |idx92_fu_38           |  3|   0|    3|          0|
    |idx92_load_reg_137    |  3|   0|    3|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 17|   0|   17|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_return         |  out|    1|  ap_ctrl_hs|  getSubset_Pipeline_VITIS_LOOP_8_1|  return value|
|i_141             |   in|    3|     ap_none|                              i_141|        scalar|
|idx_address0      |  out|    3|   ap_memory|                                idx|         array|
|idx_ce0           |  out|    1|   ap_memory|                                idx|         array|
|idx_q0            |   in|   32|   ap_memory|                                idx|         array|
|phi_ln228_1       |   in|   32|     ap_none|                        phi_ln228_1|        scalar|
|idx92_out         |  out|    3|      ap_vld|                          idx92_out|       pointer|
|idx92_out_ap_vld  |  out|    1|      ap_vld|                          idx92_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

