begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2009 Hudson River Trading LLC  * Written by: John H. Baldwin<jhb@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Support for x86 machine check architecture.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|__amd64__
end_ifdef

begin_define
define|#
directive|define
name|DEV_APIC
end_define

begin_else
else|#
directive|else
end_else

begin_include
include|#
directive|include
file|"opt_apic.h"
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/interrupt.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/sched.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/taskqueue.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr_machdep.h>
end_include

begin_include
include|#
directive|include
file|<x86/apicvar.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cputypes.h>
end_include

begin_include
include|#
directive|include
file|<x86/mca.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_comment
comment|/* Modes for mca_scan() */
end_comment

begin_enum
enum|enum
name|scan_mode
block|{
name|POLLED
block|,
name|MCE
block|,
name|CMCI
block|, }
enum|;
end_enum

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_comment
comment|/*  * State maintained for each monitored MCx bank to control the  * corrected machine check interrupt threshold.  */
end_comment

begin_struct
struct|struct
name|cmc_state
block|{
name|int
name|max_threshold
decl_stmt|;
name|time_t
name|last_intr
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|amd_et_state
block|{
name|int
name|cur_threshold
decl_stmt|;
name|time_t
name|last_intr
decl_stmt|;
block|}
struct|;
end_struct

begin_endif
endif|#
directive|endif
end_endif

begin_struct
struct|struct
name|mca_internal
block|{
name|struct
name|mca_record
name|rec
decl_stmt|;
name|int
name|logged
decl_stmt|;
name|STAILQ_ENTRY
argument_list|(
argument|mca_internal
argument_list|)
name|link
expr_stmt|;
block|}
struct|;
end_struct

begin_expr_stmt
specifier|static
name|MALLOC_DEFINE
argument_list|(
name|M_MCA
argument_list|,
literal|"MCA"
argument_list|,
literal|"Machine Check Architecture"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
specifier|volatile
name|int
name|mca_count
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Number of records stored. */
end_comment

begin_decl_stmt
specifier|static
name|int
name|mca_banks
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Number of per-CPU register banks. */
end_comment

begin_expr_stmt
specifier|static
name|SYSCTL_NODE
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|mca
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|NULL
argument_list|,
literal|"Machine Check Architecture"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|mca_enabled
init|=
literal|1
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_mca
argument_list|,
name|OID_AUTO
argument_list|,
name|enabled
argument_list|,
name|CTLFLAG_RDTUN
argument_list|,
operator|&
name|mca_enabled
argument_list|,
literal|0
argument_list|,
literal|"Administrative toggle for machine check support"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|amd10h_L1TP
init|=
literal|1
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_mca
argument_list|,
name|OID_AUTO
argument_list|,
name|amd10h_L1TP
argument_list|,
name|CTLFLAG_RDTUN
argument_list|,
operator|&
name|amd10h_L1TP
argument_list|,
literal|0
argument_list|,
literal|"Administrative toggle for logging of level one TLB parity (L1TP) errors"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|intel6h_HSD131
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_mca
argument_list|,
name|OID_AUTO
argument_list|,
name|intel6h_HSD131
argument_list|,
name|CTLFLAG_RDTUN
argument_list|,
operator|&
name|intel6h_HSD131
argument_list|,
literal|0
argument_list|,
literal|"Administrative toggle for logging of spurious corrected errors"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
name|int
name|workaround_erratum383
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw_mca
argument_list|,
name|OID_AUTO
argument_list|,
name|erratum383
argument_list|,
name|CTLFLAG_RDTUN
argument_list|,
operator|&
name|workaround_erratum383
argument_list|,
literal|0
argument_list|,
literal|"Is the workaround for Erratum 383 on AMD Family 10h processors enabled?"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
specifier|static
name|STAILQ_HEAD
argument_list|(
argument_list|,
argument|mca_internal
argument_list|)
name|mca_freelist
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|int
name|mca_freecount
decl_stmt|;
end_decl_stmt

begin_expr_stmt
specifier|static
name|STAILQ_HEAD
argument_list|(
argument_list|,
argument|mca_internal
argument_list|)
name|mca_records
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|struct
name|callout
name|mca_timer
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|mca_ticks
init|=
literal|3600
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Check hourly by default. */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|taskqueue
modifier|*
name|mca_tq
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|task
name|mca_refill_task
decl_stmt|,
name|mca_scan_task
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|mtx
name|mca_lock
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_decl_stmt
specifier|static
name|struct
name|cmc_state
modifier|*
modifier|*
name|cmc_state
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Indexed by cpuid, bank. */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|amd_et_state
modifier|*
name|amd_et_state
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Indexed by cpuid. */
end_comment

begin_decl_stmt
specifier|static
name|int
name|cmc_throttle
init|=
literal|60
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Time in seconds to throttle CMCI. */
end_comment

begin_decl_stmt
specifier|static
name|int
name|amd_elvt
init|=
operator|-
literal|1
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
specifier|inline
name|bool
name|amd_thresholding_supported
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_AMD
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|>=
literal|0x10
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|<=
literal|0x16
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|int
name|sysctl_positive_int
parameter_list|(
name|SYSCTL_HANDLER_ARGS
parameter_list|)
block|{
name|int
name|error
decl_stmt|,
name|value
decl_stmt|;
name|value
operator|=
operator|*
operator|(
name|int
operator|*
operator|)
name|arg1
expr_stmt|;
name|error
operator|=
name|sysctl_handle_int
argument_list|(
name|oidp
argument_list|,
operator|&
name|value
argument_list|,
literal|0
argument_list|,
name|req
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|||
name|req
operator|->
name|newptr
operator|==
name|NULL
condition|)
return|return
operator|(
name|error
operator|)
return|;
if|if
condition|(
name|value
operator|<=
literal|0
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
operator|*
operator|(
name|int
operator|*
operator|)
name|arg1
operator|=
name|value
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|sysctl_mca_records
parameter_list|(
name|SYSCTL_HANDLER_ARGS
parameter_list|)
block|{
name|int
modifier|*
name|name
init|=
operator|(
name|int
operator|*
operator|)
name|arg1
decl_stmt|;
name|u_int
name|namelen
init|=
name|arg2
decl_stmt|;
name|struct
name|mca_record
name|record
decl_stmt|;
name|struct
name|mca_internal
modifier|*
name|rec
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|namelen
operator|!=
literal|1
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
name|name
index|[
literal|0
index|]
operator|<
literal|0
operator|||
name|name
index|[
literal|0
index|]
operator|>=
name|mca_count
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|name
index|[
literal|0
index|]
operator|>=
name|mca_count
condition|)
block|{
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|i
operator|=
literal|0
expr_stmt|;
name|STAILQ_FOREACH
argument_list|(
argument|rec
argument_list|,
argument|&mca_records
argument_list|,
argument|link
argument_list|)
block|{
if|if
condition|(
name|i
operator|==
name|name
index|[
literal|0
index|]
condition|)
block|{
name|record
operator|=
name|rec
operator|->
name|rec
expr_stmt|;
break|break;
block|}
name|i
operator|++
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
return|return
operator|(
name|SYSCTL_OUT
argument_list|(
name|req
argument_list|,
operator|&
name|record
argument_list|,
sizeof|sizeof
argument_list|(
name|record
argument_list|)
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|mca_error_ttype
parameter_list|(
name|uint16_t
name|mca_error
parameter_list|)
block|{
switch|switch
condition|(
operator|(
name|mca_error
operator|&
literal|0x000c
operator|)
operator|>>
literal|2
condition|)
block|{
case|case
literal|0
case|:
return|return
operator|(
literal|"I"
operator|)
return|;
case|case
literal|1
case|:
return|return
operator|(
literal|"D"
operator|)
return|;
case|case
literal|2
case|:
return|return
operator|(
literal|"G"
operator|)
return|;
block|}
return|return
operator|(
literal|"?"
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|mca_error_level
parameter_list|(
name|uint16_t
name|mca_error
parameter_list|)
block|{
switch|switch
condition|(
name|mca_error
operator|&
literal|0x0003
condition|)
block|{
case|case
literal|0
case|:
return|return
operator|(
literal|"L0"
operator|)
return|;
case|case
literal|1
case|:
return|return
operator|(
literal|"L1"
operator|)
return|;
case|case
literal|2
case|:
return|return
operator|(
literal|"L2"
operator|)
return|;
case|case
literal|3
case|:
return|return
operator|(
literal|"LG"
operator|)
return|;
block|}
return|return
operator|(
literal|"L?"
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|mca_error_request
parameter_list|(
name|uint16_t
name|mca_error
parameter_list|)
block|{
switch|switch
condition|(
operator|(
name|mca_error
operator|&
literal|0x00f0
operator|)
operator|>>
literal|4
condition|)
block|{
case|case
literal|0x0
case|:
return|return
operator|(
literal|"ERR"
operator|)
return|;
case|case
literal|0x1
case|:
return|return
operator|(
literal|"RD"
operator|)
return|;
case|case
literal|0x2
case|:
return|return
operator|(
literal|"WR"
operator|)
return|;
case|case
literal|0x3
case|:
return|return
operator|(
literal|"DRD"
operator|)
return|;
case|case
literal|0x4
case|:
return|return
operator|(
literal|"DWR"
operator|)
return|;
case|case
literal|0x5
case|:
return|return
operator|(
literal|"IRD"
operator|)
return|;
case|case
literal|0x6
case|:
return|return
operator|(
literal|"PREFETCH"
operator|)
return|;
case|case
literal|0x7
case|:
return|return
operator|(
literal|"EVICT"
operator|)
return|;
case|case
literal|0x8
case|:
return|return
operator|(
literal|"SNOOP"
operator|)
return|;
block|}
return|return
operator|(
literal|"???"
operator|)
return|;
block|}
end_function

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|mca_error_mmtype
parameter_list|(
name|uint16_t
name|mca_error
parameter_list|)
block|{
switch|switch
condition|(
operator|(
name|mca_error
operator|&
literal|0x70
operator|)
operator|>>
literal|4
condition|)
block|{
case|case
literal|0x0
case|:
return|return
operator|(
literal|"GEN"
operator|)
return|;
case|case
literal|0x1
case|:
return|return
operator|(
literal|"RD"
operator|)
return|;
case|case
literal|0x2
case|:
return|return
operator|(
literal|"WR"
operator|)
return|;
case|case
literal|0x3
case|:
return|return
operator|(
literal|"AC"
operator|)
return|;
case|case
literal|0x4
case|:
return|return
operator|(
literal|"MS"
operator|)
return|;
block|}
return|return
operator|(
literal|"???"
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mca_mute
parameter_list|(
specifier|const
name|struct
name|mca_record
modifier|*
name|rec
parameter_list|)
block|{
comment|/* 	 * Skip spurious corrected parity errors generated by Intel Haswell- 	 * and Broadwell-based CPUs (see HSD131, HSM142, HSW131 and BDM48 	 * erratum respectively), unless reporting is enabled. 	 * Note that these errors also have been observed with the D0-stepping 	 * of Haswell, while at least initially the CPU specification updates 	 * suggested only the C0-stepping to be affected.  Similarly, Celeron 	 * 2955U with a CPU ID of 0x45 apparently are also concerned with the 	 * same problem, with HSM142 only referring to 0x3c and 0x46. 	 */
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_INTEL
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x6
operator|&&
operator|(
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x3c
operator|||
comment|/* HSD131, HSM142, HSW131 */
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x3d
operator|||
comment|/* BDM48 */
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x45
operator|||
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x46
operator|)
operator|&&
comment|/* HSM142 */
name|rec
operator|->
name|mr_bank
operator|==
literal|0
operator|&&
operator|(
name|rec
operator|->
name|mr_status
operator|&
literal|0xa0000000ffffffff
operator|)
operator|==
literal|0x80000000000f0005
operator|&&
operator|!
name|intel6h_HSD131
condition|)
return|return
operator|(
literal|1
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Dump details about a single machine check. */
end_comment

begin_function
specifier|static
name|void
name|mca_log
parameter_list|(
specifier|const
name|struct
name|mca_record
modifier|*
name|rec
parameter_list|)
block|{
name|uint16_t
name|mca_error
decl_stmt|;
if|if
condition|(
name|mca_mute
argument_list|(
name|rec
argument_list|)
condition|)
return|return;
name|printf
argument_list|(
literal|"MCA: Bank %d, Status 0x%016llx\n"
argument_list|,
name|rec
operator|->
name|mr_bank
argument_list|,
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_status
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"MCA: Global Cap 0x%016llx, Status 0x%016llx\n"
argument_list|,
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_mcg_cap
argument_list|,
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_mcg_status
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"MCA: Vendor \"%s\", ID 0x%x, APIC ID %d\n"
argument_list|,
name|cpu_vendor
argument_list|,
name|rec
operator|->
name|mr_cpu_id
argument_list|,
name|rec
operator|->
name|mr_apic_id
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"MCA: CPU %d "
argument_list|,
name|rec
operator|->
name|mr_cpu
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_UC
condition|)
name|printf
argument_list|(
literal|"UNCOR "
argument_list|)
expr_stmt|;
else|else
block|{
name|printf
argument_list|(
literal|"COR "
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|->
name|mr_mcg_cap
operator|&
name|MCG_CAP_CMCI_P
condition|)
name|printf
argument_list|(
literal|"(%lld) "
argument_list|,
operator|(
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_COR_COUNT
operator|)
operator|>>
literal|38
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_PCC
condition|)
name|printf
argument_list|(
literal|"PCC "
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_OVER
condition|)
name|printf
argument_list|(
literal|"OVER "
argument_list|)
expr_stmt|;
name|mca_error
operator|=
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_MCA_ERROR
expr_stmt|;
switch|switch
condition|(
name|mca_error
condition|)
block|{
comment|/* Simple error codes. */
case|case
literal|0x0000
case|:
name|printf
argument_list|(
literal|"no error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0001
case|:
name|printf
argument_list|(
literal|"unclassified error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0002
case|:
name|printf
argument_list|(
literal|"ucode ROM parity error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0003
case|:
name|printf
argument_list|(
literal|"external error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0004
case|:
name|printf
argument_list|(
literal|"FRC error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0005
case|:
name|printf
argument_list|(
literal|"internal parity error"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x0400
case|:
name|printf
argument_list|(
literal|"internal timer error"
argument_list|)
expr_stmt|;
break|break;
default|default:
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xfc00
operator|)
operator|==
literal|0x0400
condition|)
block|{
name|printf
argument_list|(
literal|"internal error %x"
argument_list|,
name|mca_error
operator|&
literal|0x03ff
argument_list|)
expr_stmt|;
break|break;
block|}
comment|/* Compound error codes. */
comment|/* Memory hierarchy error. */
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xeffc
operator|)
operator|==
literal|0x000c
condition|)
block|{
name|printf
argument_list|(
literal|"%s memory error"
argument_list|,
name|mca_error_level
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
break|break;
block|}
comment|/* TLB error. */
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xeff0
operator|)
operator|==
literal|0x0010
condition|)
block|{
name|printf
argument_list|(
literal|"%sTLB %s error"
argument_list|,
name|mca_error_ttype
argument_list|(
name|mca_error
argument_list|)
argument_list|,
name|mca_error_level
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
break|break;
block|}
comment|/* Memory controller error. */
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xef80
operator|)
operator|==
literal|0x0080
condition|)
block|{
name|printf
argument_list|(
literal|"%s channel "
argument_list|,
name|mca_error_mmtype
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0x000f
operator|)
operator|!=
literal|0x000f
condition|)
name|printf
argument_list|(
literal|"%d"
argument_list|,
name|mca_error
operator|&
literal|0x000f
argument_list|)
expr_stmt|;
else|else
name|printf
argument_list|(
literal|"??"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|" memory error"
argument_list|)
expr_stmt|;
break|break;
block|}
comment|/* Cache error. */
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xef00
operator|)
operator|==
literal|0x0100
condition|)
block|{
name|printf
argument_list|(
literal|"%sCACHE %s %s error"
argument_list|,
name|mca_error_ttype
argument_list|(
name|mca_error
argument_list|)
argument_list|,
name|mca_error_level
argument_list|(
name|mca_error
argument_list|)
argument_list|,
name|mca_error_request
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
break|break;
block|}
comment|/* Bus and/or Interconnect error. */
if|if
condition|(
operator|(
name|mca_error
operator|&
literal|0xe800
operator|)
operator|==
literal|0x0800
condition|)
block|{
name|printf
argument_list|(
literal|"BUS%s "
argument_list|,
name|mca_error_level
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
operator|(
name|mca_error
operator|&
literal|0x0600
operator|)
operator|>>
literal|9
condition|)
block|{
case|case
literal|0
case|:
name|printf
argument_list|(
literal|"Source"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|printf
argument_list|(
literal|"Responder"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|printf
argument_list|(
literal|"Observer"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"???"
argument_list|)
expr_stmt|;
break|break;
block|}
name|printf
argument_list|(
literal|" %s "
argument_list|,
name|mca_error_request
argument_list|(
name|mca_error
argument_list|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
operator|(
name|mca_error
operator|&
literal|0x000c
operator|)
operator|>>
literal|2
condition|)
block|{
case|case
literal|0
case|:
name|printf
argument_list|(
literal|"Memory"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|printf
argument_list|(
literal|"I/O"
argument_list|)
expr_stmt|;
break|break;
case|case
literal|3
case|:
name|printf
argument_list|(
literal|"Other"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"???"
argument_list|)
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|mca_error
operator|&
literal|0x0100
condition|)
name|printf
argument_list|(
literal|" timed out"
argument_list|)
expr_stmt|;
break|break;
block|}
name|printf
argument_list|(
literal|"unknown error %x"
argument_list|,
name|mca_error
argument_list|)
expr_stmt|;
break|break;
block|}
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_ADDRV
condition|)
name|printf
argument_list|(
literal|"MCA: Address 0x%llx\n"
argument_list|,
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_addr
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_MISCV
condition|)
name|printf
argument_list|(
literal|"MCA: Misc 0x%llx\n"
argument_list|,
operator|(
name|long
name|long
operator|)
name|rec
operator|->
name|mr_misc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|mca_check_status
parameter_list|(
name|int
name|bank
parameter_list|,
name|struct
name|mca_record
modifier|*
name|rec
parameter_list|)
block|{
name|uint64_t
name|status
decl_stmt|;
name|u_int
name|p
index|[
literal|4
index|]
decl_stmt|;
name|status
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_STATUS
argument_list|(
name|bank
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|status
operator|&
name|MC_STATUS_VAL
operator|)
condition|)
return|return
operator|(
literal|0
operator|)
return|;
comment|/* Save exception information. */
name|rec
operator|->
name|mr_status
operator|=
name|status
expr_stmt|;
name|rec
operator|->
name|mr_bank
operator|=
name|bank
expr_stmt|;
name|rec
operator|->
name|mr_addr
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|MC_STATUS_ADDRV
condition|)
name|rec
operator|->
name|mr_addr
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_ADDR
argument_list|(
name|bank
argument_list|)
argument_list|)
expr_stmt|;
name|rec
operator|->
name|mr_misc
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|MC_STATUS_MISCV
condition|)
name|rec
operator|->
name|mr_misc
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|bank
argument_list|)
argument_list|)
expr_stmt|;
name|rec
operator|->
name|mr_tsc
operator|=
name|rdtsc
argument_list|()
expr_stmt|;
name|rec
operator|->
name|mr_apic_id
operator|=
name|PCPU_GET
argument_list|(
name|apic_id
argument_list|)
expr_stmt|;
name|rec
operator|->
name|mr_mcg_cap
operator|=
name|rdmsr
argument_list|(
name|MSR_MCG_CAP
argument_list|)
expr_stmt|;
name|rec
operator|->
name|mr_mcg_status
operator|=
name|rdmsr
argument_list|(
name|MSR_MCG_STATUS
argument_list|)
expr_stmt|;
name|rec
operator|->
name|mr_cpu_id
operator|=
name|cpu_id
expr_stmt|;
name|rec
operator|->
name|mr_cpu_vendor_id
operator|=
name|cpu_vendor_id
expr_stmt|;
name|rec
operator|->
name|mr_cpu
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
comment|/* 	 * Clear machine check.  Don't do this for uncorrectable 	 * errors so that the BIOS can see them. 	 */
if|if
condition|(
operator|!
operator|(
name|rec
operator|->
name|mr_status
operator|&
operator|(
name|MC_STATUS_PCC
operator||
name|MC_STATUS_UC
operator|)
operator|)
condition|)
block|{
name|wrmsr
argument_list|(
name|MSR_MC_STATUS
argument_list|(
name|bank
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|do_cpuid
argument_list|(
literal|0
argument_list|,
name|p
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|mca_fill_freelist
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|mca_internal
modifier|*
name|rec
decl_stmt|;
name|int
name|desired
decl_stmt|;
comment|/* 	 * Ensure we have at least one record for each bank and one 	 * record per CPU. 	 */
name|desired
operator|=
name|imax
argument_list|(
name|mp_ncpus
argument_list|,
name|mca_banks
argument_list|)
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
while|while
condition|(
name|mca_freecount
operator|<
name|desired
condition|)
block|{
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|rec
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|rec
argument_list|)
argument_list|,
name|M_MCA
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|STAILQ_INSERT_TAIL
argument_list|(
operator|&
name|mca_freelist
argument_list|,
name|rec
argument_list|,
name|link
argument_list|)
expr_stmt|;
name|mca_freecount
operator|++
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|mca_refill
parameter_list|(
name|void
modifier|*
name|context
parameter_list|,
name|int
name|pending
parameter_list|)
block|{
name|mca_fill_freelist
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|mca_record_entry
parameter_list|(
name|enum
name|scan_mode
name|mode
parameter_list|,
specifier|const
name|struct
name|mca_record
modifier|*
name|record
parameter_list|)
block|{
name|struct
name|mca_internal
modifier|*
name|rec
decl_stmt|;
if|if
condition|(
name|mode
operator|==
name|POLLED
condition|)
block|{
name|rec
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|rec
argument_list|)
argument_list|,
name|M_MCA
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|rec
operator|=
name|STAILQ_FIRST
argument_list|(
operator|&
name|mca_freelist
argument_list|)
expr_stmt|;
if|if
condition|(
name|rec
operator|==
name|NULL
condition|)
block|{
name|printf
argument_list|(
literal|"MCA: Unable to allocate space for an event.\n"
argument_list|)
expr_stmt|;
name|mca_log
argument_list|(
name|record
argument_list|)
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
return|return;
block|}
name|STAILQ_REMOVE_HEAD
argument_list|(
operator|&
name|mca_freelist
argument_list|,
name|link
argument_list|)
expr_stmt|;
name|mca_freecount
operator|--
expr_stmt|;
block|}
name|rec
operator|->
name|rec
operator|=
operator|*
name|record
expr_stmt|;
name|rec
operator|->
name|logged
operator|=
literal|0
expr_stmt|;
name|STAILQ_INSERT_TAIL
argument_list|(
operator|&
name|mca_records
argument_list|,
name|rec
argument_list|,
name|link
argument_list|)
expr_stmt|;
name|mca_count
operator|++
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|==
name|CMCI
operator|&&
operator|!
name|cold
condition|)
name|taskqueue_enqueue
argument_list|(
name|mca_tq
argument_list|,
operator|&
name|mca_refill_task
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_comment
comment|/*  * Update the interrupt threshold for a CMCI.  The strategy is to use  * a low trigger that interrupts as soon as the first event occurs.  * However, if a steady stream of events arrive, the threshold is  * increased until the interrupts are throttled to once every  * cmc_throttle seconds or the periodic scan.  If a periodic scan  * finds that the threshold is too high, it is lowered.  */
end_comment

begin_function
specifier|static
name|int
name|update_threshold
parameter_list|(
name|enum
name|scan_mode
name|mode
parameter_list|,
name|int
name|valid
parameter_list|,
name|int
name|last_intr
parameter_list|,
name|int
name|count
parameter_list|,
name|int
name|cur_threshold
parameter_list|,
name|int
name|max_threshold
parameter_list|)
block|{
name|u_int
name|delta
decl_stmt|;
name|int
name|limit
decl_stmt|;
name|delta
operator|=
call|(
name|u_int
call|)
argument_list|(
name|time_uptime
operator|-
name|last_intr
argument_list|)
expr_stmt|;
name|limit
operator|=
name|cur_threshold
expr_stmt|;
comment|/* 	 * If an interrupt was received less than cmc_throttle seconds 	 * since the previous interrupt and the count from the current 	 * event is greater than or equal to the current threshold, 	 * double the threshold up to the max. 	 */
if|if
condition|(
name|mode
operator|==
name|CMCI
operator|&&
name|valid
condition|)
block|{
if|if
condition|(
name|delta
operator|<
name|cmc_throttle
operator|&&
name|count
operator|>=
name|limit
operator|&&
name|limit
operator|<
name|max_threshold
condition|)
block|{
name|limit
operator|=
name|min
argument_list|(
name|limit
operator|<<
literal|1
argument_list|,
name|max_threshold
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|limit
operator|)
return|;
block|}
comment|/* 	 * When the banks are polled, check to see if the threshold 	 * should be lowered. 	 */
if|if
condition|(
name|mode
operator|!=
name|POLLED
condition|)
return|return
operator|(
name|limit
operator|)
return|;
comment|/* If a CMCI occured recently, do nothing for now. */
if|if
condition|(
name|delta
operator|<
name|cmc_throttle
condition|)
return|return
operator|(
name|limit
operator|)
return|;
comment|/* 	 * Compute a new limit based on the average rate of events per 	 * cmc_throttle seconds since the last interrupt. 	 */
if|if
condition|(
name|valid
condition|)
block|{
name|limit
operator|=
name|count
operator|*
name|cmc_throttle
operator|/
name|delta
expr_stmt|;
if|if
condition|(
name|limit
operator|<=
literal|0
condition|)
name|limit
operator|=
literal|1
expr_stmt|;
elseif|else
if|if
condition|(
name|limit
operator|>
name|max_threshold
condition|)
name|limit
operator|=
name|max_threshold
expr_stmt|;
block|}
else|else
block|{
name|limit
operator|=
literal|1
expr_stmt|;
block|}
return|return
operator|(
name|limit
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|cmci_update
parameter_list|(
name|enum
name|scan_mode
name|mode
parameter_list|,
name|int
name|bank
parameter_list|,
name|int
name|valid
parameter_list|,
name|struct
name|mca_record
modifier|*
name|rec
parameter_list|)
block|{
name|struct
name|cmc_state
modifier|*
name|cc
decl_stmt|;
name|uint64_t
name|ctl
decl_stmt|;
name|int
name|cur_threshold
decl_stmt|,
name|new_threshold
decl_stmt|;
name|int
name|count
decl_stmt|;
comment|/* Fetch the current limit for this bank. */
name|cc
operator|=
operator|&
name|cmc_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
index|[
name|bank
index|]
expr_stmt|;
name|ctl
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|bank
argument_list|)
argument_list|)
expr_stmt|;
name|count
operator|=
operator|(
name|rec
operator|->
name|mr_status
operator|&
name|MC_STATUS_COR_COUNT
operator|)
operator|>>
literal|38
expr_stmt|;
name|cur_threshold
operator|=
name|ctl
operator|&
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|new_threshold
operator|=
name|update_threshold
argument_list|(
name|mode
argument_list|,
name|valid
argument_list|,
name|cc
operator|->
name|last_intr
argument_list|,
name|count
argument_list|,
name|cur_threshold
argument_list|,
name|cc
operator|->
name|max_threshold
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|==
name|CMCI
operator|&&
name|valid
condition|)
name|cc
operator|->
name|last_intr
operator|=
name|time_uptime
expr_stmt|;
if|if
condition|(
name|new_threshold
operator|!=
name|cur_threshold
condition|)
block|{
name|ctl
operator|&=
operator|~
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|ctl
operator||=
name|new_threshold
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|bank
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|amd_thresholding_update
parameter_list|(
name|enum
name|scan_mode
name|mode
parameter_list|,
name|int
name|bank
parameter_list|,
name|int
name|valid
parameter_list|)
block|{
name|struct
name|amd_et_state
modifier|*
name|cc
decl_stmt|;
name|uint64_t
name|misc
decl_stmt|;
name|int
name|new_threshold
decl_stmt|;
name|int
name|count
decl_stmt|;
name|KASSERT
argument_list|(
name|bank
operator|==
name|MC_AMDNB_BANK
argument_list|,
operator|(
literal|"%s: unexpected bank %d"
operator|,
name|__func__
operator|,
name|bank
operator|)
argument_list|)
expr_stmt|;
name|cc
operator|=
operator|&
name|amd_et_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
expr_stmt|;
name|misc
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|bank
argument_list|)
argument_list|)
expr_stmt|;
name|count
operator|=
operator|(
name|misc
operator|&
name|MC_MISC_AMDNB_CNT_MASK
operator|)
operator|>>
name|MC_MISC_AMDNB_CNT_SHIFT
expr_stmt|;
name|count
operator|=
name|count
operator|-
operator|(
name|MC_MISC_AMDNB_CNT_MAX
operator|-
name|cc
operator|->
name|cur_threshold
operator|)
expr_stmt|;
name|new_threshold
operator|=
name|update_threshold
argument_list|(
name|mode
argument_list|,
name|valid
argument_list|,
name|cc
operator|->
name|last_intr
argument_list|,
name|count
argument_list|,
name|cc
operator|->
name|cur_threshold
argument_list|,
name|MC_MISC_AMDNB_CNT_MAX
argument_list|)
expr_stmt|;
name|cc
operator|->
name|cur_threshold
operator|=
name|new_threshold
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_CNT_MASK
expr_stmt|;
name|misc
operator||=
call|(
name|uint64_t
call|)
argument_list|(
name|MC_MISC_AMDNB_CNT_MAX
operator|-
name|cc
operator|->
name|cur_threshold
argument_list|)
operator|<<
name|MC_MISC_AMDNB_CNT_SHIFT
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_OVERFLOW
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|bank
argument_list|)
argument_list|,
name|misc
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|==
name|CMCI
operator|&&
name|valid
condition|)
name|cc
operator|->
name|last_intr
operator|=
name|time_uptime
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * This scans all the machine check banks of the current CPU to see if  * there are any machine checks.  Any non-recoverable errors are  * reported immediately via mca_log().  The current thread must be  * pinned when this is called.  The 'mode' parameter indicates if we  * are being called from the MC exception handler, the CMCI handler,  * or the periodic poller.  In the MC exception case this function  * returns true if the system is restartable.  Otherwise, it returns a  * count of the number of valid MC records found.  */
end_comment

begin_function
specifier|static
name|int
name|mca_scan
parameter_list|(
name|enum
name|scan_mode
name|mode
parameter_list|,
name|int
modifier|*
name|recoverablep
parameter_list|)
block|{
name|struct
name|mca_record
name|rec
decl_stmt|;
name|uint64_t
name|mcg_cap
decl_stmt|,
name|ucmask
decl_stmt|;
name|int
name|count
decl_stmt|,
name|i
decl_stmt|,
name|recoverable
decl_stmt|,
name|valid
decl_stmt|;
name|count
operator|=
literal|0
expr_stmt|;
name|recoverable
operator|=
literal|1
expr_stmt|;
name|ucmask
operator|=
name|MC_STATUS_UC
operator||
name|MC_STATUS_PCC
expr_stmt|;
comment|/* When handling a MCE#, treat the OVER flag as non-restartable. */
if|if
condition|(
name|mode
operator|==
name|MCE
condition|)
name|ucmask
operator||=
name|MC_STATUS_OVER
expr_stmt|;
name|mcg_cap
operator|=
name|rdmsr
argument_list|(
name|MSR_MCG_CAP
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
operator|(
name|mcg_cap
operator|&
name|MCG_CAP_COUNT
operator|)
condition|;
name|i
operator|++
control|)
block|{
ifdef|#
directive|ifdef
name|DEV_APIC
comment|/* 		 * For a CMCI, only check banks this CPU is 		 * responsible for. 		 */
if|if
condition|(
name|mode
operator|==
name|CMCI
operator|&&
operator|!
operator|(
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator|&
literal|1
operator|<<
name|i
operator|)
condition|)
continue|continue;
endif|#
directive|endif
name|valid
operator|=
name|mca_check_status
argument_list|(
name|i
argument_list|,
operator|&
name|rec
argument_list|)
expr_stmt|;
if|if
condition|(
name|valid
condition|)
block|{
name|count
operator|++
expr_stmt|;
if|if
condition|(
name|rec
operator|.
name|mr_status
operator|&
name|ucmask
condition|)
block|{
name|recoverable
operator|=
literal|0
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|mca_log
argument_list|(
operator|&
name|rec
argument_list|)
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
block|}
name|mca_record_entry
argument_list|(
name|mode
argument_list|,
operator|&
name|rec
argument_list|)
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|DEV_APIC
comment|/* 		 * If this is a bank this CPU monitors via CMCI, 		 * update the threshold. 		 */
if|if
condition|(
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator|&
literal|1
operator|<<
name|i
condition|)
block|{
if|if
condition|(
name|cmc_state
operator|!=
name|NULL
condition|)
name|cmci_update
argument_list|(
name|mode
argument_list|,
name|i
argument_list|,
name|valid
argument_list|,
operator|&
name|rec
argument_list|)
expr_stmt|;
else|else
name|amd_thresholding_update
argument_list|(
name|mode
argument_list|,
name|i
argument_list|,
name|valid
argument_list|)
expr_stmt|;
block|}
endif|#
directive|endif
block|}
if|if
condition|(
name|mode
operator|==
name|POLLED
condition|)
name|mca_fill_freelist
argument_list|()
expr_stmt|;
if|if
condition|(
name|recoverablep
operator|!=
name|NULL
condition|)
operator|*
name|recoverablep
operator|=
name|recoverable
expr_stmt|;
return|return
operator|(
name|count
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Scan the machine check banks on all CPUs by binding to each CPU in  * turn.  If any of the CPUs contained new machine check records, log  * them to the console.  */
end_comment

begin_function
specifier|static
name|void
name|mca_scan_cpus
parameter_list|(
name|void
modifier|*
name|context
parameter_list|,
name|int
name|pending
parameter_list|)
block|{
name|struct
name|mca_internal
modifier|*
name|mca
decl_stmt|;
name|struct
name|thread
modifier|*
name|td
decl_stmt|;
name|int
name|count
decl_stmt|,
name|cpu
decl_stmt|;
name|mca_fill_freelist
argument_list|()
expr_stmt|;
name|td
operator|=
name|curthread
expr_stmt|;
name|count
operator|=
literal|0
expr_stmt|;
name|thread_lock
argument_list|(
name|td
argument_list|)
expr_stmt|;
name|CPU_FOREACH
argument_list|(
argument|cpu
argument_list|)
block|{
name|sched_bind
argument_list|(
name|td
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
name|thread_unlock
argument_list|(
name|td
argument_list|)
expr_stmt|;
name|count
operator|+=
name|mca_scan
argument_list|(
name|POLLED
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
name|thread_lock
argument_list|(
name|td
argument_list|)
expr_stmt|;
name|sched_unbind
argument_list|(
name|td
argument_list|)
expr_stmt|;
block|}
name|thread_unlock
argument_list|(
name|td
argument_list|)
expr_stmt|;
if|if
condition|(
name|count
operator|!=
literal|0
condition|)
block|{
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|STAILQ_FOREACH
argument_list|(
argument|mca
argument_list|,
argument|&mca_records
argument_list|,
argument|link
argument_list|)
block|{
if|if
condition|(
operator|!
name|mca
operator|->
name|logged
condition|)
block|{
name|mca
operator|->
name|logged
operator|=
literal|1
expr_stmt|;
name|mca_log
argument_list|(
operator|&
name|mca
operator|->
name|rec
argument_list|)
expr_stmt|;
block|}
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|mca_periodic_scan
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|taskqueue_enqueue
argument_list|(
name|mca_tq
argument_list|,
operator|&
name|mca_scan_task
argument_list|)
expr_stmt|;
name|callout_reset
argument_list|(
operator|&
name|mca_timer
argument_list|,
name|mca_ticks
operator|*
name|hz
argument_list|,
name|mca_periodic_scan
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|sysctl_mca_scan
parameter_list|(
name|SYSCTL_HANDLER_ARGS
parameter_list|)
block|{
name|int
name|error
decl_stmt|,
name|i
decl_stmt|;
name|i
operator|=
literal|0
expr_stmt|;
name|error
operator|=
name|sysctl_handle_int
argument_list|(
name|oidp
argument_list|,
operator|&
name|i
argument_list|,
literal|0
argument_list|,
name|req
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
condition|)
return|return
operator|(
name|error
operator|)
return|;
if|if
condition|(
name|i
condition|)
name|taskqueue_enqueue
argument_list|(
name|mca_tq
argument_list|,
operator|&
name|mca_scan_task
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|mca_createtq
parameter_list|(
name|void
modifier|*
name|dummy
parameter_list|)
block|{
if|if
condition|(
name|mca_banks
operator|<=
literal|0
condition|)
return|return;
name|mca_tq
operator|=
name|taskqueue_create_fast
argument_list|(
literal|"mca"
argument_list|,
name|M_WAITOK
argument_list|,
name|taskqueue_thread_enqueue
argument_list|,
operator|&
name|mca_tq
argument_list|)
expr_stmt|;
name|taskqueue_start_threads
argument_list|(
operator|&
name|mca_tq
argument_list|,
literal|1
argument_list|,
name|PI_SWI
argument_list|(
name|SWI_TQ
argument_list|)
argument_list|,
literal|"mca taskq"
argument_list|)
expr_stmt|;
comment|/* CMCIs during boot may have claimed items from the freelist. */
name|mca_fill_freelist
argument_list|()
expr_stmt|;
block|}
end_function

begin_expr_stmt
name|SYSINIT
argument_list|(
name|mca_createtq
argument_list|,
name|SI_SUB_CONFIGURE
argument_list|,
name|SI_ORDER_ANY
argument_list|,
name|mca_createtq
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|void
name|mca_startup
parameter_list|(
name|void
modifier|*
name|dummy
parameter_list|)
block|{
if|if
condition|(
name|mca_banks
operator|<=
literal|0
condition|)
return|return;
name|callout_reset
argument_list|(
operator|&
name|mca_timer
argument_list|,
name|mca_ticks
operator|*
name|hz
argument_list|,
name|mca_periodic_scan
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|EARLY_AP_STARTUP
end_ifdef

begin_expr_stmt
name|SYSINIT
argument_list|(
name|mca_startup
argument_list|,
name|SI_SUB_KICK_SCHEDULER
argument_list|,
name|SI_ORDER_ANY
argument_list|,
name|mca_startup
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_else
else|#
directive|else
end_else

begin_expr_stmt
name|SYSINIT
argument_list|(
name|mca_startup
argument_list|,
name|SI_SUB_SMP
argument_list|,
name|SI_ORDER_ANY
argument_list|,
name|mca_startup
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_function
specifier|static
name|void
name|cmci_setup
parameter_list|(
name|void
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|cmc_state
operator|=
name|malloc
argument_list|(
operator|(
name|mp_maxid
operator|+
literal|1
operator|)
operator|*
sizeof|sizeof
argument_list|(
expr|struct
name|cmc_state
operator|*
argument_list|)
argument_list|,
name|M_MCA
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
name|mp_maxid
condition|;
name|i
operator|++
control|)
name|cmc_state
index|[
name|i
index|]
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
expr|struct
name|cmc_state
argument_list|)
operator|*
name|mca_banks
argument_list|,
name|M_MCA
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"cmc_throttle"
argument_list|,
name|CTLTYPE_INT
operator||
name|CTLFLAG_RW
operator||
name|CTLFLAG_MPSAFE
argument_list|,
operator|&
name|cmc_throttle
argument_list|,
literal|0
argument_list|,
name|sysctl_positive_int
argument_list|,
literal|"I"
argument_list|,
literal|"Interval in seconds to throttle corrected MC interrupts"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|amd_thresholding_setup
parameter_list|(
name|void
parameter_list|)
block|{
name|amd_et_state
operator|=
name|malloc
argument_list|(
operator|(
name|mp_maxid
operator|+
literal|1
operator|)
operator|*
sizeof|sizeof
argument_list|(
expr|struct
name|amd_et_state
argument_list|)
argument_list|,
name|M_MCA
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"cmc_throttle"
argument_list|,
name|CTLTYPE_INT
operator||
name|CTLFLAG_RW
operator||
name|CTLFLAG_MPSAFE
argument_list|,
operator|&
name|cmc_throttle
argument_list|,
literal|0
argument_list|,
name|sysctl_positive_int
argument_list|,
literal|"I"
argument_list|,
literal|"Interval in seconds to throttle corrected MC interrupts"
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|void
name|mca_setup
parameter_list|(
name|uint64_t
name|mcg_cap
parameter_list|)
block|{
comment|/* 	 * On AMD Family 10h processors, unless logging of level one TLB 	 * parity (L1TP) errors is disabled, enable the recommended workaround 	 * for Erratum 383. 	 */
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_AMD
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x10
operator|&&
name|amd10h_L1TP
condition|)
name|workaround_erratum383
operator|=
literal|1
expr_stmt|;
name|mca_banks
operator|=
name|mcg_cap
operator|&
name|MCG_CAP_COUNT
expr_stmt|;
name|mtx_init
argument_list|(
operator|&
name|mca_lock
argument_list|,
literal|"mca"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
name|STAILQ_INIT
argument_list|(
operator|&
name|mca_records
argument_list|)
expr_stmt|;
name|TASK_INIT
argument_list|(
operator|&
name|mca_scan_task
argument_list|,
literal|0
argument_list|,
name|mca_scan_cpus
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
name|callout_init
argument_list|(
operator|&
name|mca_timer
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|STAILQ_INIT
argument_list|(
operator|&
name|mca_freelist
argument_list|)
expr_stmt|;
name|TASK_INIT
argument_list|(
operator|&
name|mca_refill_task
argument_list|,
literal|0
argument_list|,
name|mca_refill
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
name|mca_fill_freelist
argument_list|()
expr_stmt|;
name|SYSCTL_ADD_INT
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"count"
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|(
name|int
operator|*
operator|)
operator|(
name|uintptr_t
operator|)
operator|&
name|mca_count
argument_list|,
literal|0
argument_list|,
literal|"Record count"
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"interval"
argument_list|,
name|CTLTYPE_INT
operator||
name|CTLFLAG_RW
operator||
name|CTLFLAG_MPSAFE
argument_list|,
operator|&
name|mca_ticks
argument_list|,
literal|0
argument_list|,
name|sysctl_positive_int
argument_list|,
literal|"I"
argument_list|,
literal|"Periodic interval in seconds to scan for machine checks"
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_NODE
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"records"
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|sysctl_mca_records
argument_list|,
literal|"Machine check records"
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|NULL
argument_list|,
name|SYSCTL_STATIC_CHILDREN
argument_list|(
name|_hw_mca
argument_list|)
argument_list|,
name|OID_AUTO
argument_list|,
literal|"force_scan"
argument_list|,
name|CTLTYPE_INT
operator||
name|CTLFLAG_RW
operator||
name|CTLFLAG_MPSAFE
argument_list|,
name|NULL
argument_list|,
literal|0
argument_list|,
name|sysctl_mca_scan
argument_list|,
literal|"I"
argument_list|,
literal|"Force an immediate scan for machine checks"
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|DEV_APIC
if|if
condition|(
name|mcg_cap
operator|&
name|MCG_CAP_CMCI_P
condition|)
name|cmci_setup
argument_list|()
expr_stmt|;
elseif|else
if|if
condition|(
name|amd_thresholding_supported
argument_list|()
condition|)
name|amd_thresholding_setup
argument_list|()
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_comment
comment|/*  * See if we should monitor CMCI for this bank.  If CMCI_EN is already  * set in MC_CTL2, then another CPU is responsible for this bank, so  * ignore it.  If CMCI_EN returns zero after being set, then this bank  * does not support CMCI_EN.  If this CPU sets CMCI_EN, then it should  * now monitor this bank.  */
end_comment

begin_function
specifier|static
name|void
name|cmci_monitor
parameter_list|(
name|int
name|i
parameter_list|)
block|{
name|struct
name|cmc_state
modifier|*
name|cc
decl_stmt|;
name|uint64_t
name|ctl
decl_stmt|;
name|KASSERT
argument_list|(
name|i
operator|<
name|mca_banks
argument_list|,
operator|(
literal|"CPU %d has more MC banks"
operator|,
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|)
argument_list|)
expr_stmt|;
name|ctl
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|ctl
operator|&
name|MC_CTL2_CMCI_EN
condition|)
comment|/* Already monitored by another CPU. */
return|return;
comment|/* Set the threshold to one event for now. */
name|ctl
operator|&=
operator|~
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|ctl
operator||=
name|MC_CTL2_CMCI_EN
operator||
literal|1
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
name|ctl
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|ctl
operator|&
name|MC_CTL2_CMCI_EN
operator|)
condition|)
comment|/* This bank does not support CMCI. */
return|return;
name|cc
operator|=
operator|&
name|cmc_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
index|[
name|i
index|]
expr_stmt|;
comment|/* Determine maximum threshold. */
name|ctl
operator|&=
operator|~
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|ctl
operator||=
literal|0x7fff
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
name|ctl
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|cc
operator|->
name|max_threshold
operator|=
name|ctl
operator|&
name|MC_CTL2_THRESHOLD
expr_stmt|;
comment|/* Start off with a threshold of 1. */
name|ctl
operator|&=
operator|~
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|ctl
operator||=
literal|1
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
comment|/* Mark this bank as monitored. */
name|PCPU_SET
argument_list|(
name|cmci_mask
argument_list|,
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator||
literal|1
operator|<<
name|i
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * For resume, reset the threshold for any banks we monitor back to  * one and throw away the timestamp of the last interrupt.  */
end_comment

begin_function
specifier|static
name|void
name|cmci_resume
parameter_list|(
name|int
name|i
parameter_list|)
block|{
name|struct
name|cmc_state
modifier|*
name|cc
decl_stmt|;
name|uint64_t
name|ctl
decl_stmt|;
name|KASSERT
argument_list|(
name|i
operator|<
name|mca_banks
argument_list|,
operator|(
literal|"CPU %d has more MC banks"
operator|,
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|)
argument_list|)
expr_stmt|;
comment|/* Ignore banks not monitored by this CPU. */
if|if
condition|(
operator|!
operator|(
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator|&
literal|1
operator|<<
name|i
operator|)
condition|)
return|return;
name|cc
operator|=
operator|&
name|cmc_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
index|[
name|i
index|]
expr_stmt|;
name|cc
operator|->
name|last_intr
operator|=
literal|0
expr_stmt|;
name|ctl
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|ctl
operator|&=
operator|~
name|MC_CTL2_THRESHOLD
expr_stmt|;
name|ctl
operator||=
name|MC_CTL2_CMCI_EN
operator||
literal|1
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_CTL2
argument_list|(
name|i
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|amd_thresholding_start
parameter_list|(
name|struct
name|amd_et_state
modifier|*
name|cc
parameter_list|)
block|{
name|uint64_t
name|misc
decl_stmt|;
name|KASSERT
argument_list|(
name|amd_elvt
operator|>=
literal|0
argument_list|,
operator|(
literal|"ELVT offset is not set"
operator|)
argument_list|)
expr_stmt|;
name|misc
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|MC_AMDNB_BANK
argument_list|)
argument_list|)
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_INT_MASK
expr_stmt|;
name|misc
operator||=
name|MC_MISC_AMDNB_INT_LVT
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_LVT_MASK
expr_stmt|;
name|misc
operator||=
operator|(
name|uint64_t
operator|)
name|amd_elvt
operator|<<
name|MC_MISC_AMDNB_LVT_SHIFT
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_CNT_MASK
expr_stmt|;
name|misc
operator||=
call|(
name|uint64_t
call|)
argument_list|(
name|MC_MISC_AMDNB_CNT_MAX
operator|-
name|cc
operator|->
name|cur_threshold
argument_list|)
operator|<<
name|MC_MISC_AMDNB_CNT_SHIFT
expr_stmt|;
name|misc
operator|&=
operator|~
name|MC_MISC_AMDNB_OVERFLOW
expr_stmt|;
name|misc
operator||=
name|MC_MISC_AMDNB_CNTEN
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|MC_AMDNB_BANK
argument_list|)
argument_list|,
name|misc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|amd_thresholding_init
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|amd_et_state
modifier|*
name|cc
decl_stmt|;
name|uint64_t
name|misc
decl_stmt|;
comment|/* The counter must be valid and present. */
name|misc
operator|=
name|rdmsr
argument_list|(
name|MSR_MC_MISC
argument_list|(
name|MC_AMDNB_BANK
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|misc
operator|&
operator|(
name|MC_MISC_AMDNB_VAL
operator||
name|MC_MISC_AMDNB_CNTP
operator|)
operator|)
operator|!=
operator|(
name|MC_MISC_AMDNB_VAL
operator||
name|MC_MISC_AMDNB_CNTP
operator|)
condition|)
return|return;
comment|/* The register should not be locked. */
if|if
condition|(
operator|(
name|misc
operator|&
name|MC_MISC_AMDNB_LOCK
operator|)
operator|!=
literal|0
condition|)
return|return;
comment|/* 	 * If counter is enabled then either the firmware or another CPU 	 * has already claimed it. 	 */
if|if
condition|(
operator|(
name|misc
operator|&
name|MC_MISC_AMDNB_CNTEN
operator|)
operator|!=
literal|0
condition|)
return|return;
comment|/* 	 * Configure an Extended Interrupt LVT register for reporting 	 * counter overflows if that feature is supported and the first 	 * extended register is available. 	 */
name|amd_elvt
operator|=
name|lapic_enable_mca_elvt
argument_list|()
expr_stmt|;
if|if
condition|(
name|amd_elvt
operator|<
literal|0
condition|)
return|return;
comment|/* Re-use Intel CMC support infrastructure. */
name|cc
operator|=
operator|&
name|amd_et_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
expr_stmt|;
name|cc
operator|->
name|cur_threshold
operator|=
literal|1
expr_stmt|;
name|amd_thresholding_start
argument_list|(
name|cc
argument_list|)
expr_stmt|;
comment|/* Mark the NB bank as monitored. */
name|PCPU_SET
argument_list|(
name|cmci_mask
argument_list|,
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator||
literal|1
operator|<<
name|MC_AMDNB_BANK
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|amd_thresholding_resume
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|amd_et_state
modifier|*
name|cc
decl_stmt|;
comment|/* Nothing to do if this CPU doesn't monitor the NB bank. */
if|if
condition|(
operator|(
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator|&
literal|1
operator|<<
name|MC_AMDNB_BANK
operator|)
operator|==
literal|0
condition|)
return|return;
name|cc
operator|=
operator|&
name|amd_et_state
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
expr_stmt|;
name|cc
operator|->
name|last_intr
operator|=
literal|0
expr_stmt|;
name|cc
operator|->
name|cur_threshold
operator|=
literal|1
expr_stmt|;
name|amd_thresholding_start
argument_list|(
name|cc
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Initializes per-CPU machine check registers and enables corrected  * machine check interrupts.  */
end_comment

begin_function
specifier|static
name|void
name|_mca_init
parameter_list|(
name|int
name|boot
parameter_list|)
block|{
name|uint64_t
name|mcg_cap
decl_stmt|;
name|uint64_t
name|ctl
decl_stmt|,
name|mask
decl_stmt|;
name|int
name|i
decl_stmt|,
name|skip
decl_stmt|;
comment|/* MCE is required. */
if|if
condition|(
operator|!
name|mca_enabled
operator|||
operator|!
operator|(
name|cpu_feature
operator|&
name|CPUID_MCE
operator|)
condition|)
return|return;
if|if
condition|(
name|cpu_feature
operator|&
name|CPUID_MCA
condition|)
block|{
if|if
condition|(
name|boot
condition|)
name|PCPU_SET
argument_list|(
name|cmci_mask
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|mcg_cap
operator|=
name|rdmsr
argument_list|(
name|MSR_MCG_CAP
argument_list|)
expr_stmt|;
if|if
condition|(
name|mcg_cap
operator|&
name|MCG_CAP_CTL_P
condition|)
comment|/* Enable MCA features. */
name|wrmsr
argument_list|(
name|MSR_MCG_CTL
argument_list|,
name|MCG_CTL_ENABLE
argument_list|)
expr_stmt|;
if|if
condition|(
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|==
literal|0
operator|&&
name|boot
condition|)
name|mca_setup
argument_list|(
name|mcg_cap
argument_list|)
expr_stmt|;
comment|/* 		 * Disable logging of level one TLB parity (L1TP) errors by 		 * the data cache as an alternative workaround for AMD Family 		 * 10h Erratum 383.  Unlike the recommended workaround, there 		 * is no performance penalty to this workaround.  However, 		 * L1TP errors will go unreported. 		 */
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_AMD
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x10
operator|&&
operator|!
name|amd10h_L1TP
condition|)
block|{
name|mask
operator|=
name|rdmsr
argument_list|(
name|MSR_MC0_CTL_MASK
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|mask
operator|&
operator|(
literal|1UL
operator|<<
literal|5
operator|)
operator|)
operator|==
literal|0
condition|)
name|wrmsr
argument_list|(
name|MSR_MC0_CTL_MASK
argument_list|,
name|mask
operator||
operator|(
literal|1UL
operator|<<
literal|5
operator|)
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
operator|(
name|mcg_cap
operator|&
name|MCG_CAP_COUNT
operator|)
condition|;
name|i
operator|++
control|)
block|{
comment|/* By default enable logging of all errors. */
name|ctl
operator|=
literal|0xffffffffffffffffUL
expr_stmt|;
name|skip
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_INTEL
condition|)
block|{
comment|/* 				 * For P6 models before Nehalem MC0_CTL is 				 * always enabled and reserved. 				 */
if|if
condition|(
name|i
operator|==
literal|0
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|==
literal|0x6
operator|&&
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|<
literal|0x1a
condition|)
name|skip
operator|=
literal|1
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_AMD
condition|)
block|{
comment|/* BKDG for Family 10h: unset GartTblWkEn. */
if|if
condition|(
name|i
operator|==
literal|4
operator|&&
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
operator|>=
literal|0xf
condition|)
name|ctl
operator|&=
operator|~
operator|(
literal|1UL
operator|<<
literal|10
operator|)
expr_stmt|;
block|}
if|if
condition|(
operator|!
name|skip
condition|)
name|wrmsr
argument_list|(
name|MSR_MC_CTL
argument_list|(
name|i
argument_list|)
argument_list|,
name|ctl
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|DEV_APIC
if|if
condition|(
name|mcg_cap
operator|&
name|MCG_CAP_CMCI_P
condition|)
block|{
if|if
condition|(
name|boot
condition|)
name|cmci_monitor
argument_list|(
name|i
argument_list|)
expr_stmt|;
else|else
name|cmci_resume
argument_list|(
name|i
argument_list|)
expr_stmt|;
block|}
endif|#
directive|endif
comment|/* Clear all errors. */
name|wrmsr
argument_list|(
name|MSR_MC_STATUS
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|DEV_APIC
comment|/* 		 * AMD Processors from families 10h - 16h provide support 		 * for Machine Check Error Thresholding. 		 * The processors support counters of MC errors and they 		 * can be configured to generate an interrupt when a counter 		 * overflows. 		 * The counters are all associated with Bank 4 and each 		 * of them covers a group of errors reported via that bank. 		 * At the moment only the DRAM Error Threshold Group is 		 * supported. 		 */
if|if
condition|(
name|amd_thresholding_supported
argument_list|()
operator|&&
operator|(
name|mcg_cap
operator|&
name|MCG_CAP_COUNT
operator|)
operator|>=
literal|4
condition|)
block|{
if|if
condition|(
name|boot
condition|)
name|amd_thresholding_init
argument_list|()
expr_stmt|;
else|else
name|amd_thresholding_resume
argument_list|()
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|PCPU_GET
argument_list|(
name|cmci_mask
argument_list|)
operator|!=
literal|0
operator|&&
name|boot
condition|)
block|{
name|lapic_enable_cmc
argument_list|()
expr_stmt|;
block|}
endif|#
directive|endif
block|}
name|load_cr4
argument_list|(
name|rcr4
argument_list|()
operator||
name|CR4_MCE
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Must be executed on each CPU during boot. */
end_comment

begin_function
name|void
name|mca_init
parameter_list|(
name|void
parameter_list|)
block|{
name|_mca_init
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Must be executed on each CPU during resume. */
end_comment

begin_function
name|void
name|mca_resume
parameter_list|(
name|void
parameter_list|)
block|{
name|_mca_init
argument_list|(
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * The machine check registers for the BSP cannot be initialized until  * the local APIC is initialized.  This happens at SI_SUB_CPU,  * SI_ORDER_SECOND.  */
end_comment

begin_function
specifier|static
name|void
name|mca_init_bsp
parameter_list|(
name|void
modifier|*
name|arg
name|__unused
parameter_list|)
block|{
name|mca_init
argument_list|()
expr_stmt|;
block|}
end_function

begin_expr_stmt
name|SYSINIT
argument_list|(
name|mca_init_bsp
argument_list|,
name|SI_SUB_CPU
argument_list|,
name|SI_ORDER_ANY
argument_list|,
name|mca_init_bsp
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Called when a machine check exception fires. */
end_comment

begin_function
name|void
name|mca_intr
parameter_list|(
name|void
parameter_list|)
block|{
name|uint64_t
name|mcg_status
decl_stmt|;
name|int
name|recoverable
decl_stmt|,
name|count
decl_stmt|;
if|if
condition|(
operator|!
operator|(
name|cpu_feature
operator|&
name|CPUID_MCA
operator|)
condition|)
block|{
comment|/* 		 * Just print the values of the old Pentium registers 		 * and panic. 		 */
name|printf
argument_list|(
literal|"MC Type: 0x%jx  Address: 0x%jx\n"
argument_list|,
operator|(
name|uintmax_t
operator|)
name|rdmsr
argument_list|(
name|MSR_P5_MC_TYPE
argument_list|)
argument_list|,
operator|(
name|uintmax_t
operator|)
name|rdmsr
argument_list|(
name|MSR_P5_MC_ADDR
argument_list|)
argument_list|)
expr_stmt|;
name|panic
argument_list|(
literal|"Machine check"
argument_list|)
expr_stmt|;
block|}
comment|/* Scan the banks and check for any non-recoverable errors. */
name|count
operator|=
name|mca_scan
argument_list|(
name|MCE
argument_list|,
operator|&
name|recoverable
argument_list|)
expr_stmt|;
name|mcg_status
operator|=
name|rdmsr
argument_list|(
name|MSR_MCG_STATUS
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|mcg_status
operator|&
name|MCG_STATUS_RIPV
operator|)
condition|)
name|recoverable
operator|=
literal|0
expr_stmt|;
if|if
condition|(
operator|!
name|recoverable
condition|)
block|{
comment|/* 		 * Only panic if the error was detected local to this CPU. 		 * Some errors will assert a machine check on all CPUs, but 		 * only certain CPUs will find a valid bank to log. 		 */
while|while
condition|(
name|count
operator|==
literal|0
condition|)
name|cpu_spinwait
argument_list|()
expr_stmt|;
name|panic
argument_list|(
literal|"Unrecoverable machine check exception"
argument_list|)
expr_stmt|;
block|}
comment|/* Clear MCIP. */
name|wrmsr
argument_list|(
name|MSR_MCG_STATUS
argument_list|,
name|mcg_status
operator|&
operator|~
name|MCG_STATUS_MCIP
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|DEV_APIC
end_ifdef

begin_comment
comment|/* Called for a CMCI (correctable machine check interrupt). */
end_comment

begin_function
name|void
name|cmc_intr
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|mca_internal
modifier|*
name|mca
decl_stmt|;
name|int
name|count
decl_stmt|;
comment|/* 	 * Serialize MCA bank scanning to prevent collisions from 	 * sibling threads. 	 */
name|count
operator|=
name|mca_scan
argument_list|(
name|CMCI
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
comment|/* If we found anything, log them to the console. */
if|if
condition|(
name|count
operator|!=
literal|0
condition|)
block|{
name|mtx_lock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
name|STAILQ_FOREACH
argument_list|(
argument|mca
argument_list|,
argument|&mca_records
argument_list|,
argument|link
argument_list|)
block|{
if|if
condition|(
operator|!
name|mca
operator|->
name|logged
condition|)
block|{
name|mca
operator|->
name|logged
operator|=
literal|1
expr_stmt|;
name|mca_log
argument_list|(
operator|&
name|mca
operator|->
name|rec
argument_list|)
expr_stmt|;
block|}
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|mca_lock
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

end_unit

