#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f332f74220 .scope module, "PWM_tb" "PWM_tb" 2 23;
 .timescale -9 -12;
P_000001f332f743b0 .param/l "FIFTYMHZ" 0 2 24, +C4<00000000000000000000000000101000>;
P_000001f332f743e8 .param/l "HUNDREDKILO" 0 2 24, +C4<00000000000000000100111000100000>;
P_000001f332f74420 .param/l "ONEMHZ" 0 2 24, +C4<00000000000000000000100000000000>;
P_000001f332f74458 .param/l "TWOMHZ" 0 2 24, +C4<00000000000000000000010000000000>;
v000001f332fcc2d0_0 .var "burstmode_tb", 0 0;
v000001f332fcceb0_0 .var "bursttype_tb", 0 0;
v000001f332fccaf0_0 .var "duty_tb", 7 0;
v000001f332fccd70_0 .var "period_tb", 15 0;
v000001f332fcc0f0_0 .net "pwm_tb", 0 0, L_000001f332f78fd0;  1 drivers
v000001f332fcc5f0_0 .var "reset_tb", 0 0;
v000001f332fcc370_0 .var "sysclk_tb", 0 0;
S_000001f332f32970 .scope module, "p" "PWM" 2 34, 3 23 0, S_000001f332f74220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "Period";
    .port_info 1 /INPUT 8 "Duty";
    .port_info 2 /INPUT 1 "BurstMode";
    .port_info 3 /INPUT 1 "BurstType";
    .port_info 4 /INPUT 1 "SysClk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /OUTPUT 1 "pwm";
P_000001f332f32b00 .param/l "BURSTOFF" 0 3 35, +C4<00000000000000000000000000000100>;
P_000001f332f32b38 .param/l "BURSTON" 0 3 35, +C4<00000000000000000000000000000011>;
P_000001f332f32b70 .param/l "BURSTSWITCH" 0 3 35, +C4<00000000000000000000000000000101>;
P_000001f332f32ba8 .param/l "OFF" 0 3 35, +C4<00000000000000000000000000000010>;
P_000001f332f32be0 .param/l "ON" 0 3 35, +C4<00000000000000000000000000000001>;
P_000001f332f32c18 .param/l "START" 0 3 35, +C4<00000000000000000000000000000000>;
P_000001f332f32c50 .param/l "SWITCH" 0 3 35, +C4<00000000000000000000000000000110>;
L_000001f332f78fd0 .functor BUFZ 1, v000001f332f63f90_0, C4<0>, C4<0>, C4<0>;
v000001f332f333f0_0 .var "BurstCounter", 15 0;
v000001f332f744a0_0 .net "BurstMode", 0 0, v000001f332fcc2d0_0;  1 drivers
v000001f332f32c90_0 .var "BurstPeriod", 15 0;
v000001f332f32d30_0 .var "BurstTransitionTime", 15 0;
v000001f332f63c70_0 .net "BurstType", 0 0, v000001f332fcceb0_0;  1 drivers
v000001f332f63d10_0 .var "Counter", 15 0;
v000001f332f63db0_0 .var "CurrentState", 2 0;
v000001f332f63e50_0 .net "Duty", 7 0, v000001f332fccaf0_0;  1 drivers
v000001f332f63ef0_0 .var "NextState", 2 0;
v000001f332f63f90_0 .var "Out", 0 0;
v000001f332f64030_0 .net "Period", 15 0, v000001f332fccd70_0;  1 drivers
v000001f332f640d0_0 .net "Reset", 0 0, v000001f332fcc5f0_0;  1 drivers
v000001f332f64170_0 .net "SysClk", 0 0, v000001f332fcc370_0;  1 drivers
v000001f332fcc410_0 .var "TransitionTime", 15 0;
v000001f332fccb90_0 .net "pwm", 0 0, L_000001f332f78fd0;  alias, 1 drivers
E_000001f332f5c730 .event anyedge, v000001f332f64170_0;
E_000001f332f5c8b0 .event anyedge, v000001f332f63d10_0, v000001f332f63db0_0;
E_000001f332f5cbb0 .event posedge, v000001f332f64170_0;
    .scope S_000001f332f32970;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f332f63db0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_000001f332f32970;
T_1 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %load/vec4 v000001f332f63e50_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 100, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v000001f332fcc410_0, 0, 16;
    %load/vec4 v000001f332f63c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001f332fcc410_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f332f32c90_0, 0, 16;
    %load/vec4 v000001f332fcc410_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f332f32d30_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f332fcc410_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f332f32c90_0, 0, 16;
    %load/vec4 v000001f332fcc410_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f332f32d30_0, 0, 16;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000001f332f32970;
T_2 ;
    %wait E_000001f332f5cbb0;
    %load/vec4 v000001f332f640d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f332f63db0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f332f63ef0_0;
    %assign/vec4 v000001f332f63db0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f332f32970;
T_3 ;
    %wait E_000001f332f5c8b0;
    %load/vec4 v000001f332f63db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f332f63ef0_0, 0;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v000001f332f744a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.10 ;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v000001f332fcc410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.14 ;
T_3.12 ;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.15, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.16 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.17, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v000001f332fcc410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.19, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v000001f332f32d30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f333f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.21, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.22 ;
T_3.20 ;
T_3.18 ;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.23, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v000001f332fcc410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.25, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v000001f332f32c90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f333f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.27, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.28 ;
T_3.26 ;
T_3.24 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001f332f64030_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.29, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v000001f332fcc410_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v000001f332f63d10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.31, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.32 ;
T_3.30 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001f332f744a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f332f63ef0_0, 0, 3;
T_3.34 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f332f32970;
T_4 ;
    %wait E_000001f332f5c730;
    %load/vec4 v000001f332f63db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v000001f332f63d10_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v000001f332f63d10_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v000001f332f63d10_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %load/vec4 v000001f332f333f0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v000001f332f63d10_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %load/vec4 v000001f332f333f0_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001f332f63d10_0;
    %addi 1, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f63d10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f332f333f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332f63f90_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f332f74220;
T_5 ;
    %pushi/vec4 20000, 0, 16;
    %store/vec4 v000001f332fccd70_0, 0, 16;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001f332fccaf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332fcc2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f332fcceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332fcc370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f332fcc5f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001f332f74220;
T_6 ;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f332fcc370_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f332fcc370_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "PWM_tb.v";
    "PWM.v";
