{
  "sha": "9cbed90ee623d75e31994e7943960c997ba565f2",
  "node_id": "C_kwDOANOeidoAKDljYmVkOTBlZTYyM2Q3NWUzMTk5NGU3OTQzOTYwYzk5N2JhNTY1ZjI",
  "commit": {
    "author": {
      "name": "Nelson Chu",
      "email": "nelson.chu@sifive.com",
      "date": "2022-02-23T05:41:37Z"
    },
    "committer": {
      "name": "Nelson Chu",
      "email": "nelson.chu@sifive.com",
      "date": "2022-02-23T06:54:34Z"
    },
    "message": "RISC-V: Updated CSRs to privileged spec v1.12 and debug spec v1.0.\n\n* Removed N extension CSRs,\nustatus, uie, utvec, uscratch, uepc, ucause, utval and uip.\n\n* Removed two supervisor CSRs,\nsedeleg and sideleg.\n\n* Changed debug CSR address of scontext from 0x7aa to 0x5a8.  We cannot support\ndifferent versions of debug specs for now, so only supporting the latest one is\nthe only way to move forward.\n\n* Added debug CSRs,\nmscontext (0x7aa), mcontrol6 (0x7a1, tdata1) and tmexttrigger ((0x7a1, tdata1).\n\n* Regarded hcontext as a debug CSR.\n\ninclude/\n\t* opcode/riscv-opc.h: Updated CSRs to privileged spec v1.12 and\n\tdebug spec v1.0.\ngas/\n\t* testsuite/gas/riscv/csr.s: Updated CSRs to privileged spec v1.12\n\tand debug spec v1.0.\n\t* testsuite/gas/riscv/csr-dw-regnums.d: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p10.d: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p10.l: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p11.d: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p11.l: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p12.d: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p12.l: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p9p1.d: Likewise.\n\t* testsuite/gas/riscv/csr-version-1p9p1.l: Likewise.\n\t* testsuite/gas/riscv/csr-dw-regnums.d: Likewise.\n\t* testsuite/gas/riscv/csr-dw-regnums.s: Likewise.",
    "tree": {
      "sha": "c9e483c70dca61f7b1e304ce7e035f7324f35268",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/c9e483c70dca61f7b1e304ce7e035f7324f35268"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/9cbed90ee623d75e31994e7943960c997ba565f2",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9cbed90ee623d75e31994e7943960c997ba565f2",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/9cbed90ee623d75e31994e7943960c997ba565f2",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9cbed90ee623d75e31994e7943960c997ba565f2/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "f4ce10b14fd58ba1c9ad0a4a31cbeae5ff4f9ba0",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f4ce10b14fd58ba1c9ad0a4a31cbeae5ff4f9ba0",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/f4ce10b14fd58ba1c9ad0a4a31cbeae5ff4f9ba0"
    }
  ],
  "stats": {
    "total": 616,
    "additions": 337,
    "deletions": 279
  },
  "files": [
    {
      "sha": "23ceba193cafb13b2c759f1d190878c3ec0ecd89",
      "filename": "gas/testsuite/gas/riscv/csr-dw-regnums.d",
      "status": "modified",
      "additions": 19,
      "deletions": 16,
      "changes": 35,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-dw-regnums.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-dw-regnums.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-dw-regnums.d?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -17,14 +17,6 @@ Contents of the .* section:\n #...\n [a-zA-Z0-9]+ [a-zA-Z0-9]+ [a-zA-Z0-9]+ FDE cie=00000000 pc=[a-zA-Z0-9]+\\.\\.[a-zA-Z0-9]+\n   DW_CFA_advance_loc: 4 to 0+0000020\n-  DW_CFA_offset_extended: r4096 \\(ustatus\\) at cfa\\+0\n-  DW_CFA_offset_extended_sf: r4100 \\(uie\\) at cfa\\+16\n-  DW_CFA_offset_extended_sf: r4101 \\(utvec\\) at cfa\\+20\n-  DW_CFA_offset_extended_sf: r4160 \\(uscratch\\) at cfa\\+256\n-  DW_CFA_offset_extended_sf: r4161 \\(uepc\\) at cfa\\+260\n-  DW_CFA_offset_extended_sf: r4162 \\(ucause\\) at cfa\\+264\n-  DW_CFA_offset_extended_sf: r4163 \\(utval\\) at cfa\\+268\n-  DW_CFA_offset_extended_sf: r4164 \\(uip\\) at cfa\\+272\n   DW_CFA_offset_extended_sf: r7168 \\(cycle\\) at cfa\\+12288\n   DW_CFA_offset_extended_sf: r7169 \\(time\\) at cfa\\+12292\n   DW_CFA_offset_extended_sf: r7170 \\(instret\\) at cfa\\+12296\n@@ -90,8 +82,6 @@ Contents of the .* section:\n   DW_CFA_offset_extended_sf: r7326 \\(hpmcounter30h\\) at cfa\\+12920\n   DW_CFA_offset_extended_sf: r7327 \\(hpmcounter31h\\) at cfa\\+12924\n   DW_CFA_offset_extended_sf: r4352 \\(sstatus\\) at cfa\\+1024\n-  DW_CFA_offset_extended_sf: r4354 \\(sedeleg\\) at cfa\\+1032\n-  DW_CFA_offset_extended_sf: r4355 \\(sideleg\\) at cfa\\+1036\n   DW_CFA_offset_extended_sf: r4356 \\(sie\\) at cfa\\+1040\n   DW_CFA_offset_extended_sf: r4357 \\(stvec\\) at cfa\\+1044\n   DW_CFA_offset_extended_sf: r4358 \\(scounteren\\) at cfa\\+1048\n@@ -114,18 +104,18 @@ Contents of the .* section:\n   DW_CFA_offset_extended_sf: r4868 \\(mie\\) at cfa\\+3088\n   DW_CFA_offset_extended_sf: r4869 \\(mtvec\\) at cfa\\+3092\n   DW_CFA_offset_extended_sf: r4870 \\(mcounteren\\) at cfa\\+3096\n-  DW_CFA_offset_extended_sf: r4874 \\(menvcfg\\) at cfa\\+3112\n   DW_CFA_offset_extended_sf: r4880 \\(mstatush\\) at cfa\\+3136\n-  DW_CFA_offset_extended_sf: r4890 \\(menvcfgh\\) at cfa\\+3176\n-  DW_CFA_offset_extended_sf: r5959 \\(mseccfg\\) at cfa\\+7452\n-  DW_CFA_offset_extended_sf: r5975 \\(mseccfgh\\) at cfa\\+7516\n   DW_CFA_offset_extended_sf: r4928 \\(mscratch\\) at cfa\\+3328\n   DW_CFA_offset_extended_sf: r4929 \\(mepc\\) at cfa\\+3332\n   DW_CFA_offset_extended_sf: r4930 \\(mcause\\) at cfa\\+3336\n   DW_CFA_offset_extended_sf: r4931 \\(mtval\\) at cfa\\+3340\n   DW_CFA_offset_extended_sf: r4932 \\(mip\\) at cfa\\+3344\n   DW_CFA_offset_extended_sf: r4938 \\(mtinst\\) at cfa\\+3368\n   DW_CFA_offset_extended_sf: r4939 \\(mtval2\\) at cfa\\+3372\n+  DW_CFA_offset_extended_sf: r4874 \\(menvcfg\\) at cfa\\+3112\n+  DW_CFA_offset_extended_sf: r4890 \\(menvcfgh\\) at cfa\\+3176\n+  DW_CFA_offset_extended_sf: r5959 \\(mseccfg\\) at cfa\\+7452\n+  DW_CFA_offset_extended_sf: r5975 \\(mseccfgh\\) at cfa\\+7516\n   DW_CFA_offset_extended_sf: r5024 \\(pmpcfg0\\) at cfa\\+3712\n   DW_CFA_offset_extended_sf: r5025 \\(pmpcfg1\\) at cfa\\+3716\n   DW_CFA_offset_extended_sf: r5026 \\(pmpcfg2\\) at cfa\\+3720\n@@ -312,7 +302,6 @@ Contents of the .* section:\n   DW_CFA_offset_extended_sf: r5642 \\(henvcfg\\) at cfa\\+6184\n   DW_CFA_offset_extended_sf: r5658 \\(henvcfgh\\) at cfa\\+6248\n   DW_CFA_offset_extended_sf: r5760 \\(hgatp\\) at cfa\\+6656\n-  DW_CFA_offset_extended_sf: r5800 \\(hcontext\\) at cfa\\+6816\n   DW_CFA_offset_extended_sf: r5637 \\(htimedelta\\) at cfa\\+6164\n   DW_CFA_offset_extended_sf: r5653 \\(htimedeltah\\) at cfa\\+6228\n   DW_CFA_offset_extended_sf: r4608 \\(vsstatus\\) at cfa\\+2048\n@@ -337,6 +326,16 @@ Contents of the .* section:\n   DW_CFA_offset_extended_sf: r4997 \\(mdbound\\) at cfa\\+3604\n   DW_CFA_offset_extended_sf: r4897 \\(mscounteren\\) at cfa\\+3204\n   DW_CFA_offset_extended_sf: r4898 \\(mhcounteren\\) at cfa\\+3208\n+  DW_CFA_offset_extended: r4096 \\(ustatus\\) at cfa\\+0\n+  DW_CFA_offset_extended_sf: r4100 \\(uie\\) at cfa\\+16\n+  DW_CFA_offset_extended_sf: r4101 \\(utvec\\) at cfa\\+20\n+  DW_CFA_offset_extended_sf: r4160 \\(uscratch\\) at cfa\\+256\n+  DW_CFA_offset_extended_sf: r4161 \\(uepc\\) at cfa\\+260\n+  DW_CFA_offset_extended_sf: r4162 \\(ucause\\) at cfa\\+264\n+  DW_CFA_offset_extended_sf: r4163 \\(utval\\) at cfa\\+268\n+  DW_CFA_offset_extended_sf: r4164 \\(uip\\) at cfa\\+272\n+  DW_CFA_offset_extended_sf: r4354 \\(sedeleg\\) at cfa\\+1032\n+  DW_CFA_offset_extended_sf: r4355 \\(sideleg\\) at cfa\\+1036\n   DW_CFA_offset_extended_sf: r4097 \\(fflags\\) at cfa\\+4\n   DW_CFA_offset_extended_sf: r4098 \\(frm\\) at cfa\\+8\n   DW_CFA_offset_extended_sf: r4099 \\(fcsr\\) at cfa\\+12\n@@ -351,8 +350,12 @@ Contents of the .* section:\n   DW_CFA_offset_extended_sf: r6051 \\(tdata3\\) at cfa\\+7820\n   DW_CFA_offset_extended_sf: r6052 \\(tinfo\\) at cfa\\+7824\n   DW_CFA_offset_extended_sf: r6053 \\(tcontrol\\) at cfa\\+7828\n+  DW_CFA_offset_extended_sf: r5800 \\(hcontext\\) at cfa\\+6816\n+  DW_CFA_offset_extended_sf: r5544 \\(scontext\\) at cfa\\+5792\n   DW_CFA_offset_extended_sf: r6056 \\(mcontext\\) at cfa\\+7840\n-  DW_CFA_offset_extended_sf: r6058 \\(scontext\\) at cfa\\+7848\n+  DW_CFA_offset_extended_sf: r6058 \\(mscontext\\) at cfa\\+7848\n+  DW_CFA_offset_extended_sf: r6049 \\(tdata1\\) at cfa\\+7812\n+  DW_CFA_offset_extended_sf: r6049 \\(tdata1\\) at cfa\\+7812\n   DW_CFA_offset_extended_sf: r6049 \\(tdata1\\) at cfa\\+7812\n   DW_CFA_offset_extended_sf: r6049 \\(tdata1\\) at cfa\\+7812\n   DW_CFA_offset_extended_sf: r6049 \\(tdata1\\) at cfa\\+7812"
    },
    {
      "sha": "4a243ad7b0fe01135f95028f1652969a2a2a6b4c",
      "filename": "gas/testsuite/gas/riscv/csr-dw-regnums.s",
      "status": "modified",
      "additions": 35,
      "deletions": 34,
      "changes": 69,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-dw-regnums.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-dw-regnums.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-dw-regnums.s?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -7,14 +7,7 @@\n _start:\n \t.cfi_startproc\n \tnop\n-\t.cfi_offset ustatus, 0\n-\t.cfi_offset uie, 16\n-\t.cfi_offset utvec, 20\n-\t.cfi_offset uscratch, 256\n-\t.cfi_offset uepc, 260\n-\t.cfi_offset ucause, 264\n-\t.cfi_offset utval, 268\n-\t.cfi_offset uip, 272\n+\t# user counters/timers\n \t.cfi_offset cycle, 12288\n \t.cfi_offset time, 12292\n \t.cfi_offset instret, 12296\n@@ -79,9 +72,8 @@ _start:\n \t.cfi_offset hpmcounter29h, 12916\n \t.cfi_offset hpmcounter30h, 12920\n \t.cfi_offset hpmcounter31h, 12924\n+\t# supervisor\n \t.cfi_offset sstatus, 1024\n-\t.cfi_offset sedeleg, 1032\n-\t.cfi_offset sideleg, 1036\n \t.cfi_offset sie, 1040\n \t.cfi_offset stvec, 1044\n \t.cfi_offset scounteren, 1048\n@@ -92,6 +84,7 @@ _start:\n \t.cfi_offset stval, 1292\n \t.cfi_offset sip, 1296\n \t.cfi_offset satp, 1536\n+\t# machine\n \t.cfi_offset mvendorid, 15428\n \t.cfi_offset marchid, 15432\n \t.cfi_offset mimpid, 15436\n@@ -104,18 +97,18 @@ _start:\n \t.cfi_offset mie, 3088\n \t.cfi_offset mtvec, 3092\n \t.cfi_offset mcounteren, 3096\n-\t.cfi_offset menvcfg, 3112\n \t.cfi_offset mstatush, 3136\n-\t.cfi_offset menvcfgh, 3176\n-\t.cfi_offset mseccfg, 7452\n-\t.cfi_offset mseccfgh, 7516\n \t.cfi_offset mscratch, 3328\n \t.cfi_offset mepc, 3332\n \t.cfi_offset mcause, 3336\n \t.cfi_offset mtval, 3340\n \t.cfi_offset mip, 3344\n \t.cfi_offset mtinst, 3368\n \t.cfi_offset mtval2, 3372\n+\t.cfi_offset menvcfg, 3112\n+\t.cfi_offset menvcfgh, 3176\n+\t.cfi_offset mseccfg, 7452\n+\t.cfi_offset mseccfgh, 7516\n \t.cfi_offset pmpcfg0, 3712\n \t.cfi_offset pmpcfg1, 3716\n \t.cfi_offset pmpcfg2, 3720\n@@ -288,7 +281,7 @@ _start:\n \t.cfi_offset mhpmevent29, 3316\n \t.cfi_offset mhpmevent30, 3320\n \t.cfi_offset mhpmevent31, 3324\n-\t# Hypervisor extension (Privileged Architecture, version 1.12)\n+\t# hypervisor\n \t.cfi_offset hstatus, 6144\n \t.cfi_offset hedeleg, 6152\n \t.cfi_offset hideleg, 6156\n@@ -303,7 +296,6 @@ _start:\n \t.cfi_offset henvcfg, 6184\n \t.cfi_offset henvcfgh, 6248\n \t.cfi_offset hgatp, 6656\n-\t.cfi_offset hcontext, 6816\n \t.cfi_offset htimedelta, 6164\n \t.cfi_offset htimedeltah, 6228\n \t.cfi_offset vsstatus, 2048\n@@ -315,13 +307,12 @@ _start:\n \t.cfi_offset vstval, 2316\n \t.cfi_offset vsip, 2320\n \t.cfi_offset vsatp, 2560\n-\t# dropped aliases\n-\t.cfi_offset ubadaddr, 268\n-\t.cfi_offset sbadaddr, 1292\n-\t.cfi_offset sptbr, 1536\n-\t.cfi_offset mbadaddr, 3340\n-\t.cfi_offset mucounteren, 3200\n \t# dropped\n+\t.cfi_offset ubadaddr, 268\t# aliases\n+\t.cfi_offset sbadaddr, 1292\t# aliases\n+\t.cfi_offset sptbr, 1536\t\t# aliases\n+\t.cfi_offset mbadaddr, 3340\t# aliases\n+\t.cfi_offset mucounteren, 3200\t# aliases\n \t.cfi_offset mbase, 3584\n \t.cfi_offset mbound, 3588\n \t.cfi_offset mibase, 3592\n@@ -330,6 +321,16 @@ _start:\n \t.cfi_offset mdbound, 3604\n \t.cfi_offset mscounteren, 3204\n \t.cfi_offset mhcounteren, 3208\n+\t.cfi_offset ustatus, 0\n+\t.cfi_offset uie, 16\n+\t.cfi_offset utvec, 20\n+\t.cfi_offset uscratch, 256\n+\t.cfi_offset uepc, 260\n+\t.cfi_offset ucause, 264\n+\t.cfi_offset utval, 268\n+\t.cfi_offset uip, 272\n+\t.cfi_offset sedeleg, 1032\n+\t.cfi_offset sideleg, 1036\n \t# unprivileged\n \t.cfi_offset fflags, 4\n \t.cfi_offset frm, 8\n@@ -338,25 +339,25 @@ _start:\n \t.cfi_offset dpc, 7876\n \t.cfi_offset dscratch0, 7880\n \t.cfi_offset dscratch1, 7884\n-\t# unprivileged alias\n-\t.cfi_offset dscratch, 7880\n-\t# unprivileged\n+\t.cfi_offset dscratch, 7880\t# aliases\n \t.cfi_offset tselect, 7808\n \t.cfi_offset tdata1, 7812\n \t.cfi_offset tdata2, 7816\n \t.cfi_offset tdata3, 7820\n \t.cfi_offset tinfo, 7824\n \t.cfi_offset tcontrol, 7828\n+\t.cfi_offset hcontext, 6816\n+\t.cfi_offset scontext, 5792\n \t.cfi_offset mcontext, 7840\n-\t.cfi_offset scontext, 7848\n-\t# aliases\n-\t.cfi_offset mcontrol, 7812\n-\t.cfi_offset icount, 7812\n-\t.cfi_offset itrigger, 7812\n-\t.cfi_offset etrigger, 7812\n-\t.cfi_offset textra32, 7820\n-\t.cfi_offset textra64, 7820\n-\t# unprivileged\n+\t.cfi_offset mscontext, 7848\n+\t.cfi_offset mcontrol, 7812\t# aliases\n+\t.cfi_offset mcontrol6, 7812\t# aliases\n+\t.cfi_offset icount, 7812\t# aliases\n+\t.cfi_offset itrigger, 7812\t# aliases\n+\t.cfi_offset etrigger, 7812\t# aliases\n+\t.cfi_offset tmexttrigger, 7812\t# aliases\n+\t.cfi_offset textra32, 7820\t# aliases\n+\t.cfi_offset textra64, 7820\t# aliases\n \t.cfi_offset seed, 84\n \t.cfi_offset vstart, 32\n \t.cfi_offset vxsat, 36"
    },
    {
      "sha": "6e0d1f6c66ab6b46bbcd27211b3619a791df686b",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p10.d",
      "status": "modified",
      "additions": 38,
      "deletions": 32,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p10.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p10.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p10.d?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -9,22 +9,6 @@\n Disassembly of section .text:\n \n 0+000 <.text>:\n-[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n-[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n-[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n-[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n-[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n-[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n-[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n-[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n-[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n-[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n-[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n-[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n-[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n-[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n-[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n [ \t]+[0-9a-f]+:[ \t]+c0002573[ \t]+rdcycle[ \t]+a0\n [ \t]+[0-9a-f]+:[ \t]+c0059073[ \t]+csrw[ \t]+cycle,a1\n [ \t]+[0-9a-f]+:[ \t]+c0102573[ \t]+rdtime[ \t]+a0\n@@ -155,10 +139,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+c9f59073[ \t]+csrw[ \t]+hpmcounter31h,a1\n [ \t]+[0-9a-f]+:[ \t]+10002573[ \t]+csrr[ \t]+a0,sstatus\n [ \t]+[0-9a-f]+:[ \t]+10059073[ \t]+csrw[ \t]+sstatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n-[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n-[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n-[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+10402573[ \t]+csrr[ \t]+a0,sie\n [ \t]+[0-9a-f]+:[ \t]+10459073[ \t]+csrw[ \t]+sie,a1\n [ \t]+[0-9a-f]+:[ \t]+10502573[ \t]+csrr[ \t]+a0,stvec\n@@ -203,16 +183,8 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+30559073[ \t]+csrw[ \t]+mtvec,a1\n [ \t]+[0-9a-f]+:[ \t]+30602573[ \t]+csrr[ \t]+a0,mcounteren\n [ \t]+[0-9a-f]+:[ \t]+30659073[ \t]+csrw[ \t]+mcounteren,a1\n-[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n-[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n [ \t]+[0-9a-f]+:[ \t]+31002573[ \t]+csrr[ \t]+a0,0x310\n [ \t]+[0-9a-f]+:[ \t]+31059073[ \t]+csrw[ \t]+0x310,a1\n-[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n-[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n-[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n-[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n-[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n-[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+34002573[ \t]+csrr[ \t]+a0,mscratch\n [ \t]+[0-9a-f]+:[ \t]+34059073[ \t]+csrw[ \t]+mscratch,a1\n [ \t]+[0-9a-f]+:[ \t]+34102573[ \t]+csrr[ \t]+a0,mepc\n@@ -227,6 +199,14 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+34a59073[ \t]+csrw[ \t]+0x34a,a1\n [ \t]+[0-9a-f]+:[ \t]+34b02573[ \t]+csrr[ \t]+a0,0x34b\n [ \t]+[0-9a-f]+:[ \t]+34b59073[ \t]+csrw[ \t]+0x34b,a1\n+[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n+[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n+[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n+[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n+[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n+[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n+[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n+[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+3a002573[ \t]+csrr[ \t]+a0,pmpcfg0\n [ \t]+[0-9a-f]+:[ \t]+3a059073[ \t]+csrw[ \t]+pmpcfg0,a1\n [ \t]+[0-9a-f]+:[ \t]+3a102573[ \t]+csrr[ \t]+a0,pmpcfg1\n@@ -599,8 +579,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+61a59073[ \t]+csrw[ \t]+0x61a,a1\n [ \t]+[0-9a-f]+:[ \t]+68002573[ \t]+csrr[ \t]+a0,0x680\n [ \t]+[0-9a-f]+:[ \t]+68059073[ \t]+csrw[ \t]+0x680,a1\n-[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,0x6a8\n-[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+0x6a8,a1\n [ \t]+[0-9a-f]+:[ \t]+60502573[ \t]+csrr[ \t]+a0,0x605\n [ \t]+[0-9a-f]+:[ \t]+60559073[ \t]+csrw[ \t]+0x605,a1\n [ \t]+[0-9a-f]+:[ \t]+61502573[ \t]+csrr[ \t]+a0,0x615\n@@ -649,6 +627,26 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+32159073[ \t]+csrw[ \t]+0x321,a1\n [ \t]+[0-9a-f]+:[ \t]+32202573[ \t]+csrr[ \t]+a0,0x322\n [ \t]+[0-9a-f]+:[ \t]+32259073[ \t]+csrw[ \t]+0x322,a1\n+[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n+[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n+[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n+[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n+[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n+[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n+[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n+[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n+[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n+[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n+[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n+[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n+[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n+[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n+[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n+[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n+[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n+[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n+[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n+[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+00102573[ \t]+csrr[ \t]+a0,fflags\n [ \t]+[0-9a-f]+:[ \t]+00159073[ \t]+csrw[ \t]+fflags,a1\n [ \t]+[0-9a-f]+:[ \t]+00202573[ \t]+csrr[ \t]+a0,frm\n@@ -677,10 +675,18 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+7a459073[ \t]+csrw[ \t]+tinfo,a1\n [ \t]+[0-9a-f]+:[ \t]+7a502573[ \t]+csrr[ \t]+a0,tcontrol\n [ \t]+[0-9a-f]+:[ \t]+7a559073[ \t]+csrw[ \t]+tcontrol,a1\n+[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,hcontext\n+[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+hcontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+5a802573[ \t]+csrr[ \t]+a0,scontext\n+[ \t]+[0-9a-f]+:[ \t]+5a859073[ \t]+csrw[ \t]+scontext,a1\n [ \t]+[0-9a-f]+:[ \t]+7a802573[ \t]+csrr[ \t]+a0,mcontext\n [ \t]+[0-9a-f]+:[ \t]+7a859073[ \t]+csrw[ \t]+mcontext,a1\n-[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,scontext\n-[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+scontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,mscontext\n+[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+mscontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n [ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1"
    },
    {
      "sha": "4623ef5677a783b73a8d4a5ef1dcede658972b39",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p10.l",
      "status": "modified",
      "additions": 6,
      "deletions": 8,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p10.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p10.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p10.l?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -136,12 +136,16 @@\n .*Warning: invalid CSR `mconfigptr' for the privileged spec `1.10'\n .*Warning: invalid CSR `mconfigptr' for the privileged spec `1.10'\n .*Warning: read-only CSR is written `csrw mconfigptr,a1'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.10'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.10'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.10'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.10'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.10'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.10'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.10'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.10'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.10'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.10'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n .*Warning: invalid CSR `menvcfgh' for the privileged spec `1.10'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n@@ -152,10 +156,6 @@\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.10'\n .*Warning: invalid CSR `mseccfgh' for the current ISA\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.10'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.10'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.10'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.10'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.10'\n .*Warning: invalid CSR `pmpcfg1' for the current ISA\n .*Warning: invalid CSR `pmpcfg1' for the current ISA\n .*Warning: invalid CSR `pmpcfg3' for the current ISA\n@@ -387,8 +387,6 @@\n .*Warning: invalid CSR `henvcfgh' for the privileged spec `1.10'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.10'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.10'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.10'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.10'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.10'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.10'\n .*Warning: invalid CSR `htimedeltah' for the current ISA"
    },
    {
      "sha": "0c9166555a45c270ecc1b865b8a71731f742aa8a",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p11.d",
      "status": "modified",
      "additions": 38,
      "deletions": 32,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p11.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p11.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p11.d?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -9,22 +9,6 @@\n Disassembly of section .text:\n \n 0+000 <.text>:\n-[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n-[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n-[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n-[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n-[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n-[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n-[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n-[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n-[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n-[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n-[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n-[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n-[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n-[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n-[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n [ \t]+[0-9a-f]+:[ \t]+c0002573[ \t]+rdcycle[ \t]+a0\n [ \t]+[0-9a-f]+:[ \t]+c0059073[ \t]+csrw[ \t]+cycle,a1\n [ \t]+[0-9a-f]+:[ \t]+c0102573[ \t]+rdtime[ \t]+a0\n@@ -155,10 +139,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+c9f59073[ \t]+csrw[ \t]+hpmcounter31h,a1\n [ \t]+[0-9a-f]+:[ \t]+10002573[ \t]+csrr[ \t]+a0,sstatus\n [ \t]+[0-9a-f]+:[ \t]+10059073[ \t]+csrw[ \t]+sstatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n-[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n-[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n-[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+10402573[ \t]+csrr[ \t]+a0,sie\n [ \t]+[0-9a-f]+:[ \t]+10459073[ \t]+csrw[ \t]+sie,a1\n [ \t]+[0-9a-f]+:[ \t]+10502573[ \t]+csrr[ \t]+a0,stvec\n@@ -203,16 +183,8 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+30559073[ \t]+csrw[ \t]+mtvec,a1\n [ \t]+[0-9a-f]+:[ \t]+30602573[ \t]+csrr[ \t]+a0,mcounteren\n [ \t]+[0-9a-f]+:[ \t]+30659073[ \t]+csrw[ \t]+mcounteren,a1\n-[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n-[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n [ \t]+[0-9a-f]+:[ \t]+31002573[ \t]+csrr[ \t]+a0,0x310\n [ \t]+[0-9a-f]+:[ \t]+31059073[ \t]+csrw[ \t]+0x310,a1\n-[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n-[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n-[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n-[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n-[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n-[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+34002573[ \t]+csrr[ \t]+a0,mscratch\n [ \t]+[0-9a-f]+:[ \t]+34059073[ \t]+csrw[ \t]+mscratch,a1\n [ \t]+[0-9a-f]+:[ \t]+34102573[ \t]+csrr[ \t]+a0,mepc\n@@ -227,6 +199,14 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+34a59073[ \t]+csrw[ \t]+0x34a,a1\n [ \t]+[0-9a-f]+:[ \t]+34b02573[ \t]+csrr[ \t]+a0,0x34b\n [ \t]+[0-9a-f]+:[ \t]+34b59073[ \t]+csrw[ \t]+0x34b,a1\n+[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n+[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n+[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n+[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n+[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n+[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n+[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n+[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+3a002573[ \t]+csrr[ \t]+a0,pmpcfg0\n [ \t]+[0-9a-f]+:[ \t]+3a059073[ \t]+csrw[ \t]+pmpcfg0,a1\n [ \t]+[0-9a-f]+:[ \t]+3a102573[ \t]+csrr[ \t]+a0,pmpcfg1\n@@ -599,8 +579,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+61a59073[ \t]+csrw[ \t]+0x61a,a1\n [ \t]+[0-9a-f]+:[ \t]+68002573[ \t]+csrr[ \t]+a0,0x680\n [ \t]+[0-9a-f]+:[ \t]+68059073[ \t]+csrw[ \t]+0x680,a1\n-[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,0x6a8\n-[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+0x6a8,a1\n [ \t]+[0-9a-f]+:[ \t]+60502573[ \t]+csrr[ \t]+a0,0x605\n [ \t]+[0-9a-f]+:[ \t]+60559073[ \t]+csrw[ \t]+0x605,a1\n [ \t]+[0-9a-f]+:[ \t]+61502573[ \t]+csrr[ \t]+a0,0x615\n@@ -649,6 +627,26 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+32159073[ \t]+csrw[ \t]+0x321,a1\n [ \t]+[0-9a-f]+:[ \t]+32202573[ \t]+csrr[ \t]+a0,0x322\n [ \t]+[0-9a-f]+:[ \t]+32259073[ \t]+csrw[ \t]+0x322,a1\n+[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n+[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n+[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n+[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n+[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n+[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n+[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n+[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n+[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n+[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n+[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n+[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n+[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n+[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n+[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n+[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n+[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n+[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n+[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n+[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+00102573[ \t]+csrr[ \t]+a0,fflags\n [ \t]+[0-9a-f]+:[ \t]+00159073[ \t]+csrw[ \t]+fflags,a1\n [ \t]+[0-9a-f]+:[ \t]+00202573[ \t]+csrr[ \t]+a0,frm\n@@ -677,10 +675,18 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+7a459073[ \t]+csrw[ \t]+tinfo,a1\n [ \t]+[0-9a-f]+:[ \t]+7a502573[ \t]+csrr[ \t]+a0,tcontrol\n [ \t]+[0-9a-f]+:[ \t]+7a559073[ \t]+csrw[ \t]+tcontrol,a1\n+[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,hcontext\n+[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+hcontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+5a802573[ \t]+csrr[ \t]+a0,scontext\n+[ \t]+[0-9a-f]+:[ \t]+5a859073[ \t]+csrw[ \t]+scontext,a1\n [ \t]+[0-9a-f]+:[ \t]+7a802573[ \t]+csrr[ \t]+a0,mcontext\n [ \t]+[0-9a-f]+:[ \t]+7a859073[ \t]+csrw[ \t]+mcontext,a1\n-[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,scontext\n-[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+scontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,mscontext\n+[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+mscontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n [ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1"
    },
    {
      "sha": "928fd17590bc4cd6f7b2f5580016d1a282bbba55",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p11.l",
      "status": "modified",
      "additions": 6,
      "deletions": 8,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p11.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p11.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p11.l?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -136,12 +136,16 @@\n .*Warning: invalid CSR `mconfigptr' for the privileged spec `1.11'\n .*Warning: invalid CSR `mconfigptr' for the privileged spec `1.11'\n .*Warning: read-only CSR is written `csrw mconfigptr,a1'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.11'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.11'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.11'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.11'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.11'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.11'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.11'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.11'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.11'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.11'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n .*Warning: invalid CSR `menvcfgh' for the privileged spec `1.11'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n@@ -152,10 +156,6 @@\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.11'\n .*Warning: invalid CSR `mseccfgh' for the current ISA\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.11'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.11'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.11'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.11'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.11'\n .*Warning: invalid CSR `pmpcfg1' for the current ISA\n .*Warning: invalid CSR `pmpcfg1' for the current ISA\n .*Warning: invalid CSR `pmpcfg3' for the current ISA\n@@ -385,8 +385,6 @@\n .*Warning: invalid CSR `henvcfgh' for the privileged spec `1.11'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.11'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.11'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.11'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.11'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.11'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.11'\n .*Warning: invalid CSR `htimedeltah' for the current ISA"
    },
    {
      "sha": "3c27ca2de2005674a0989cc7aaef415cf7765ab1",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p12.d",
      "status": "modified",
      "additions": 40,
      "deletions": 34,
      "changes": 74,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p12.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p12.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p12.d?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -9,22 +9,6 @@\n Disassembly of section .text:\n \n 0+000 <.text>:\n-[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n-[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n-[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n-[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n-[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n-[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n-[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n-[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n-[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n-[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n-[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n-[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n-[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n-[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n-[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n [ \t]+[0-9a-f]+:[ \t]+c0002573[ \t]+rdcycle[ \t]+a0\n [ \t]+[0-9a-f]+:[ \t]+c0059073[ \t]+csrw[ \t]+cycle,a1\n [ \t]+[0-9a-f]+:[ \t]+c0102573[ \t]+rdtime[ \t]+a0\n@@ -155,10 +139,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+c9f59073[ \t]+csrw[ \t]+hpmcounter31h,a1\n [ \t]+[0-9a-f]+:[ \t]+10002573[ \t]+csrr[ \t]+a0,sstatus\n [ \t]+[0-9a-f]+:[ \t]+10059073[ \t]+csrw[ \t]+sstatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n-[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n-[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n-[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+10402573[ \t]+csrr[ \t]+a0,sie\n [ \t]+[0-9a-f]+:[ \t]+10459073[ \t]+csrw[ \t]+sie,a1\n [ \t]+[0-9a-f]+:[ \t]+10502573[ \t]+csrr[ \t]+a0,stvec\n@@ -203,16 +183,8 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+30559073[ \t]+csrw[ \t]+mtvec,a1\n [ \t]+[0-9a-f]+:[ \t]+30602573[ \t]+csrr[ \t]+a0,mcounteren\n [ \t]+[0-9a-f]+:[ \t]+30659073[ \t]+csrw[ \t]+mcounteren,a1\n-[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,menvcfg\n-[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+menvcfg,a1\n [ \t]+[0-9a-f]+:[ \t]+31002573[ \t]+csrr[ \t]+a0,mstatush\n [ \t]+[0-9a-f]+:[ \t]+31059073[ \t]+csrw[ \t]+mstatush,a1\n-[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,menvcfgh\n-[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+menvcfgh,a1\n-[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,mseccfg\n-[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+mseccfg,a1\n-[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,mseccfgh\n-[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+mseccfgh,a1\n [ \t]+[0-9a-f]+:[ \t]+34002573[ \t]+csrr[ \t]+a0,mscratch\n [ \t]+[0-9a-f]+:[ \t]+34059073[ \t]+csrw[ \t]+mscratch,a1\n [ \t]+[0-9a-f]+:[ \t]+34102573[ \t]+csrr[ \t]+a0,mepc\n@@ -227,6 +199,14 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+34a59073[ \t]+csrw[ \t]+mtinst,a1\n [ \t]+[0-9a-f]+:[ \t]+34b02573[ \t]+csrr[ \t]+a0,mtval2\n [ \t]+[0-9a-f]+:[ \t]+34b59073[ \t]+csrw[ \t]+mtval2,a1\n+[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,menvcfg\n+[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+menvcfg,a1\n+[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,menvcfgh\n+[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+menvcfgh,a1\n+[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,mseccfg\n+[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+mseccfg,a1\n+[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,mseccfgh\n+[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+mseccfgh,a1\n [ \t]+[0-9a-f]+:[ \t]+3a002573[ \t]+csrr[ \t]+a0,pmpcfg0\n [ \t]+[0-9a-f]+:[ \t]+3a059073[ \t]+csrw[ \t]+pmpcfg0,a1\n [ \t]+[0-9a-f]+:[ \t]+3a102573[ \t]+csrr[ \t]+a0,pmpcfg1\n@@ -599,8 +579,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+61a59073[ \t]+csrw[ \t]+henvcfgh,a1\n [ \t]+[0-9a-f]+:[ \t]+68002573[ \t]+csrr[ \t]+a0,hgatp\n [ \t]+[0-9a-f]+:[ \t]+68059073[ \t]+csrw[ \t]+hgatp,a1\n-[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,hcontext\n-[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+hcontext,a1\n [ \t]+[0-9a-f]+:[ \t]+60502573[ \t]+csrr[ \t]+a0,htimedelta\n [ \t]+[0-9a-f]+:[ \t]+60559073[ \t]+csrw[ \t]+htimedelta,a1\n [ \t]+[0-9a-f]+:[ \t]+61502573[ \t]+csrr[ \t]+a0,htimedeltah\n@@ -623,8 +601,8 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+24459073[ \t]+csrw[ \t]+vsip,a1\n [ \t]+[0-9a-f]+:[ \t]+28002573[ \t]+csrr[ \t]+a0,vsatp\n [ \t]+[0-9a-f]+:[ \t]+28059073[ \t]+csrw[ \t]+vsatp,a1\n-[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,utval\n-[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+utval,a1\n+[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,0x43\n+[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+0x43,a1\n [ \t]+[0-9a-f]+:[ \t]+14302573[ \t]+csrr[ \t]+a0,stval\n [ \t]+[0-9a-f]+:[ \t]+14359073[ \t]+csrw[ \t]+stval,a1\n [ \t]+[0-9a-f]+:[ \t]+18002573[ \t]+csrr[ \t]+a0,satp\n@@ -649,6 +627,26 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+32159073[ \t]+csrw[ \t]+0x321,a1\n [ \t]+[0-9a-f]+:[ \t]+32202573[ \t]+csrr[ \t]+a0,0x322\n [ \t]+[0-9a-f]+:[ \t]+32259073[ \t]+csrw[ \t]+0x322,a1\n+[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,0x0\n+[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+0x0,a1\n+[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,0x4\n+[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+0x4,a1\n+[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,0x5\n+[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+0x5,a1\n+[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,0x40\n+[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+0x40,a1\n+[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,0x41\n+[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+0x41,a1\n+[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,0x42\n+[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+0x42,a1\n+[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,0x43\n+[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+0x43,a1\n+[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,0x44\n+[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+0x44,a1\n+[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,0x102\n+[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+0x102,a1\n+[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,0x103\n+[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+0x103,a1\n [ \t]+[0-9a-f]+:[ \t]+00102573[ \t]+csrr[ \t]+a0,fflags\n [ \t]+[0-9a-f]+:[ \t]+00159073[ \t]+csrw[ \t]+fflags,a1\n [ \t]+[0-9a-f]+:[ \t]+00202573[ \t]+csrr[ \t]+a0,frm\n@@ -677,10 +675,18 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+7a459073[ \t]+csrw[ \t]+tinfo,a1\n [ \t]+[0-9a-f]+:[ \t]+7a502573[ \t]+csrr[ \t]+a0,tcontrol\n [ \t]+[0-9a-f]+:[ \t]+7a559073[ \t]+csrw[ \t]+tcontrol,a1\n+[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,hcontext\n+[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+hcontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+5a802573[ \t]+csrr[ \t]+a0,scontext\n+[ \t]+[0-9a-f]+:[ \t]+5a859073[ \t]+csrw[ \t]+scontext,a1\n [ \t]+[0-9a-f]+:[ \t]+7a802573[ \t]+csrr[ \t]+a0,mcontext\n [ \t]+[0-9a-f]+:[ \t]+7a859073[ \t]+csrw[ \t]+mcontext,a1\n-[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,scontext\n-[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+scontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,mscontext\n+[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+mscontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n [ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1"
    },
    {
      "sha": "8f173e7662ac8d6a1d5ccd39362b79659e4ff770",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p12.l",
      "status": "modified",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p12.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p12.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p12.l?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -247,6 +247,26 @@\n .*Warning: invalid CSR `mscounteren' for the privileged spec `1.12'\n .*Warning: invalid CSR `mhcounteren' for the privileged spec `1.12'\n .*Warning: invalid CSR `mhcounteren' for the privileged spec `1.12'\n+.*Warning: invalid CSR `ustatus' for the privileged spec `1.12'\n+.*Warning: invalid CSR `ustatus' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uie' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uie' for the privileged spec `1.12'\n+.*Warning: invalid CSR `utvec' for the privileged spec `1.12'\n+.*Warning: invalid CSR `utvec' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uscratch' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uscratch' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uepc' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uepc' for the privileged spec `1.12'\n+.*Warning: invalid CSR `ucause' for the privileged spec `1.12'\n+.*Warning: invalid CSR `ucause' for the privileged spec `1.12'\n+.*Warning: invalid CSR `utval' for the privileged spec `1.12'\n+.*Warning: invalid CSR `utval' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uip' for the privileged spec `1.12'\n+.*Warning: invalid CSR `uip' for the privileged spec `1.12'\n+.*Warning: invalid CSR `sedeleg' for the privileged spec `1.12'\n+.*Warning: invalid CSR `sedeleg' for the privileged spec `1.12'\n+.*Warning: invalid CSR `sideleg' for the privileged spec `1.12'\n+.*Warning: invalid CSR `sideleg' for the privileged spec `1.12'\n .*Warning: invalid CSR `fflags' for the current ISA\n .*Warning: invalid CSR `fflags' for the current ISA\n .*Warning: invalid CSR `frm' for the current ISA"
    },
    {
      "sha": "d0841df5abae364e5ef1bad0152434a645afd049",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p9p1.d",
      "status": "modified",
      "additions": 38,
      "deletions": 32,
      "changes": 70,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p9p1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p9p1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p9p1.d?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -9,22 +9,6 @@\n Disassembly of section .text:\n \n 0+000 <.text>:\n-[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n-[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n-[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n-[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n-[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n-[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n-[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n-[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n-[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n-[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n-[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n-[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,ubadaddr\n-[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+ubadaddr,a1\n-[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n-[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n [ \t]+[0-9a-f]+:[ \t]+c0002573[ \t]+rdcycle[ \t]+a0\n [ \t]+[0-9a-f]+:[ \t]+c0059073[ \t]+csrw[ \t]+cycle,a1\n [ \t]+[0-9a-f]+:[ \t]+c0102573[ \t]+rdtime[ \t]+a0\n@@ -155,10 +139,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+c9f59073[ \t]+csrw[ \t]+hpmcounter31h,a1\n [ \t]+[0-9a-f]+:[ \t]+10002573[ \t]+csrr[ \t]+a0,sstatus\n [ \t]+[0-9a-f]+:[ \t]+10059073[ \t]+csrw[ \t]+sstatus,a1\n-[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n-[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n-[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n-[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+10402573[ \t]+csrr[ \t]+a0,sie\n [ \t]+[0-9a-f]+:[ \t]+10459073[ \t]+csrw[ \t]+sie,a1\n [ \t]+[0-9a-f]+:[ \t]+10502573[ \t]+csrr[ \t]+a0,stvec\n@@ -203,16 +183,8 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+30559073[ \t]+csrw[ \t]+mtvec,a1\n [ \t]+[0-9a-f]+:[ \t]+30602573[ \t]+csrr[ \t]+a0,0x306\n [ \t]+[0-9a-f]+:[ \t]+30659073[ \t]+csrw[ \t]+0x306,a1\n-[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n-[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n [ \t]+[0-9a-f]+:[ \t]+31002573[ \t]+csrr[ \t]+a0,0x310\n [ \t]+[0-9a-f]+:[ \t]+31059073[ \t]+csrw[ \t]+0x310,a1\n-[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n-[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n-[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n-[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n-[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n-[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+34002573[ \t]+csrr[ \t]+a0,mscratch\n [ \t]+[0-9a-f]+:[ \t]+34059073[ \t]+csrw[ \t]+mscratch,a1\n [ \t]+[0-9a-f]+:[ \t]+34102573[ \t]+csrr[ \t]+a0,mepc\n@@ -227,6 +199,14 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+34a59073[ \t]+csrw[ \t]+0x34a,a1\n [ \t]+[0-9a-f]+:[ \t]+34b02573[ \t]+csrr[ \t]+a0,0x34b\n [ \t]+[0-9a-f]+:[ \t]+34b59073[ \t]+csrw[ \t]+0x34b,a1\n+[ \t]+[0-9a-f]+:[ \t]+30a02573[ \t]+csrr[ \t]+a0,0x30a\n+[ \t]+[0-9a-f]+:[ \t]+30a59073[ \t]+csrw[ \t]+0x30a,a1\n+[ \t]+[0-9a-f]+:[ \t]+31a02573[ \t]+csrr[ \t]+a0,0x31a\n+[ \t]+[0-9a-f]+:[ \t]+31a59073[ \t]+csrw[ \t]+0x31a,a1\n+[ \t]+[0-9a-f]+:[ \t]+74702573[ \t]+csrr[ \t]+a0,0x747\n+[ \t]+[0-9a-f]+:[ \t]+74759073[ \t]+csrw[ \t]+0x747,a1\n+[ \t]+[0-9a-f]+:[ \t]+75702573[ \t]+csrr[ \t]+a0,0x757\n+[ \t]+[0-9a-f]+:[ \t]+75759073[ \t]+csrw[ \t]+0x757,a1\n [ \t]+[0-9a-f]+:[ \t]+3a002573[ \t]+csrr[ \t]+a0,0x3a0\n [ \t]+[0-9a-f]+:[ \t]+3a059073[ \t]+csrw[ \t]+0x3a0,a1\n [ \t]+[0-9a-f]+:[ \t]+3a102573[ \t]+csrr[ \t]+a0,0x3a1\n@@ -599,8 +579,6 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+61a59073[ \t]+csrw[ \t]+0x61a,a1\n [ \t]+[0-9a-f]+:[ \t]+68002573[ \t]+csrr[ \t]+a0,0x680\n [ \t]+[0-9a-f]+:[ \t]+68059073[ \t]+csrw[ \t]+0x680,a1\n-[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,0x6a8\n-[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+0x6a8,a1\n [ \t]+[0-9a-f]+:[ \t]+60502573[ \t]+csrr[ \t]+a0,0x605\n [ \t]+[0-9a-f]+:[ \t]+60559073[ \t]+csrw[ \t]+0x605,a1\n [ \t]+[0-9a-f]+:[ \t]+61502573[ \t]+csrr[ \t]+a0,0x615\n@@ -649,6 +627,26 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+32159073[ \t]+csrw[ \t]+mscounteren,a1\n [ \t]+[0-9a-f]+:[ \t]+32202573[ \t]+csrr[ \t]+a0,mhcounteren\n [ \t]+[0-9a-f]+:[ \t]+32259073[ \t]+csrw[ \t]+mhcounteren,a1\n+[ \t]+[0-9a-f]+:[ \t]+00002573[ \t]+csrr[ \t]+a0,ustatus\n+[ \t]+[0-9a-f]+:[ \t]+00059073[ \t]+csrw[ \t]+ustatus,a1\n+[ \t]+[0-9a-f]+:[ \t]+00402573[ \t]+csrr[ \t]+a0,uie\n+[ \t]+[0-9a-f]+:[ \t]+00459073[ \t]+csrw[ \t]+uie,a1\n+[ \t]+[0-9a-f]+:[ \t]+00502573[ \t]+csrr[ \t]+a0,utvec\n+[ \t]+[0-9a-f]+:[ \t]+00559073[ \t]+csrw[ \t]+utvec,a1\n+[ \t]+[0-9a-f]+:[ \t]+04002573[ \t]+csrr[ \t]+a0,uscratch\n+[ \t]+[0-9a-f]+:[ \t]+04059073[ \t]+csrw[ \t]+uscratch,a1\n+[ \t]+[0-9a-f]+:[ \t]+04102573[ \t]+csrr[ \t]+a0,uepc\n+[ \t]+[0-9a-f]+:[ \t]+04159073[ \t]+csrw[ \t]+uepc,a1\n+[ \t]+[0-9a-f]+:[ \t]+04202573[ \t]+csrr[ \t]+a0,ucause\n+[ \t]+[0-9a-f]+:[ \t]+04259073[ \t]+csrw[ \t]+ucause,a1\n+[ \t]+[0-9a-f]+:[ \t]+04302573[ \t]+csrr[ \t]+a0,ubadaddr\n+[ \t]+[0-9a-f]+:[ \t]+04359073[ \t]+csrw[ \t]+ubadaddr,a1\n+[ \t]+[0-9a-f]+:[ \t]+04402573[ \t]+csrr[ \t]+a0,uip\n+[ \t]+[0-9a-f]+:[ \t]+04459073[ \t]+csrw[ \t]+uip,a1\n+[ \t]+[0-9a-f]+:[ \t]+10202573[ \t]+csrr[ \t]+a0,sedeleg\n+[ \t]+[0-9a-f]+:[ \t]+10259073[ \t]+csrw[ \t]+sedeleg,a1\n+[ \t]+[0-9a-f]+:[ \t]+10302573[ \t]+csrr[ \t]+a0,sideleg\n+[ \t]+[0-9a-f]+:[ \t]+10359073[ \t]+csrw[ \t]+sideleg,a1\n [ \t]+[0-9a-f]+:[ \t]+00102573[ \t]+csrr[ \t]+a0,fflags\n [ \t]+[0-9a-f]+:[ \t]+00159073[ \t]+csrw[ \t]+fflags,a1\n [ \t]+[0-9a-f]+:[ \t]+00202573[ \t]+csrr[ \t]+a0,frm\n@@ -677,10 +675,18 @@ Disassembly of section .text:\n [ \t]+[0-9a-f]+:[ \t]+7a459073[ \t]+csrw[ \t]+tinfo,a1\n [ \t]+[0-9a-f]+:[ \t]+7a502573[ \t]+csrr[ \t]+a0,tcontrol\n [ \t]+[0-9a-f]+:[ \t]+7a559073[ \t]+csrw[ \t]+tcontrol,a1\n+[ \t]+[0-9a-f]+:[ \t]+6a802573[ \t]+csrr[ \t]+a0,hcontext\n+[ \t]+[0-9a-f]+:[ \t]+6a859073[ \t]+csrw[ \t]+hcontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+5a802573[ \t]+csrr[ \t]+a0,scontext\n+[ \t]+[0-9a-f]+:[ \t]+5a859073[ \t]+csrw[ \t]+scontext,a1\n [ \t]+[0-9a-f]+:[ \t]+7a802573[ \t]+csrr[ \t]+a0,mcontext\n [ \t]+[0-9a-f]+:[ \t]+7a859073[ \t]+csrw[ \t]+mcontext,a1\n-[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,scontext\n-[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+scontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7aa02573[ \t]+csrr[ \t]+a0,mscontext\n+[ \t]+[0-9a-f]+:[ \t]+7aa59073[ \t]+csrw[ \t]+mscontext,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n+[ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n+[ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1\n [ \t]+[0-9a-f]+:[ \t]+7a159073[ \t]+csrw[ \t]+tdata1,a1\n [ \t]+[0-9a-f]+:[ \t]+7a102573[ \t]+csrr[ \t]+a0,tdata1"
    },
    {
      "sha": "5fe87a18161576a1ecedb9aa683643357e68f88c",
      "filename": "gas/testsuite/gas/riscv/csr-version-1p9p1.l",
      "status": "modified",
      "additions": 10,
      "deletions": 12,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p9p1.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr-version-1p9p1.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr-version-1p9p1.l?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -1,6 +1,4 @@\n .*Assembler messages:\n-.*Warning: invalid CSR `utval' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `utval' for the privileged spec `1.9.1'\n .*Warning: read-only CSR is written `csrw cycle,a1'\n .*Warning: read-only CSR is written `csrw time,a1'\n .*Warning: read-only CSR is written `csrw instret,a1'\n@@ -146,12 +144,18 @@\n .*Warning: read-only CSR is written `csrw mconfigptr,a1'\n .*Warning: invalid CSR `mcounteren' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `mcounteren' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `menvcfg' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `mstatush' for the current ISA\n .*Warning: invalid CSR `mstatush' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtval' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtval' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtinst' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `mtval2' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `menvcfg' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n .*Warning: invalid CSR `menvcfgh' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `menvcfgh' for the current ISA\n@@ -162,12 +166,6 @@\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `mseccfgh' for the current ISA\n .*Warning: invalid CSR `mseccfgh' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtval' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtval' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtinst' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `mtval2' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `pmpcfg0' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `pmpcfg0' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `pmpcfg1' for the current ISA\n@@ -439,8 +437,6 @@\n .*Warning: invalid CSR `henvcfgh' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `hgatp' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.9.1'\n-.*Warning: invalid CSR `hcontext' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `htimedelta' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `htimedeltah' for the current ISA\n@@ -465,6 +461,8 @@\n .*Warning: invalid CSR `vsip' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `vsatp' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `vsatp' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `utval' for the privileged spec `1.9.1'\n+.*Warning: invalid CSR `utval' for the privileged spec `1.9.1'\n .*Warning: invalid CSR `fflags' for the current ISA\n .*Warning: invalid CSR `fflags' for the current ISA\n .*Warning: invalid CSR `frm' for the current ISA"
    },
    {
      "sha": "0d0ec712c15a062dfe38946081d6d68d23a7308a",
      "filename": "gas/testsuite/gas/riscv/csr.s",
      "status": "modified",
      "additions": 38,
      "deletions": 37,
      "changes": 75,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/gas/testsuite/gas/riscv/csr.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/csr.s?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -3,19 +3,7 @@\n \tcsrw \\val, a1\n \t.endm\n \n-\t# Supported privileged specs from 1.9.1 to 1.11\n-\n-\t# User Trap Setup\n-\tcsr ustatus\n-\tcsr uie\n-\tcsr utvec\n-\n-\t# User Trap Handling\n-\tcsr uscratch\n-\tcsr uepc\n-\tcsr ucause\n-\tcsr utval\t\t# Added in 1.10\n-\tcsr uip\n+\t# Supported privileged specs, 1.9.1, 1.10, 1.11 and 1.12.\n \n \t# User Counter/Timers\n \tcsr cycle\n@@ -85,11 +73,11 @@\n \n \t# Supervisor Trap Setup\n \tcsr sstatus\n-\tcsr sedeleg\n-\tcsr sideleg\n \tcsr sie\n \tcsr stvec\n \tcsr scounteren\t\t# Added in 1.10\n+\n+\t# Supervisor Configuration\n \tcsr senvcfg\t\t# Added in 1.12\n \n \t# Supervisor Trap Handling\n@@ -117,11 +105,7 @@\n \tcsr mie\n \tcsr mtvec\n \tcsr mcounteren\t\t# Added in 1.10\n-\tcsr menvcfg\t\t# Added in 1.12\n \tcsr mstatush\t\t# Added in 1.12\n-\tcsr menvcfgh\t\t# Added in 1.12\n-\tcsr mseccfg\t\t# Added in 1.12\n-\tcsr mseccfgh\t\t# Added in 1.12\n \n \t# Machine Trap Handling\n \tcsr mscratch\n@@ -132,6 +116,12 @@\n \tcsr mtinst\t\t# Added in 1.12\n \tcsr mtval2\t\t# Added in 1.12\n \n+\t# Machine Configuration\n+\tcsr menvcfg\t\t# Added in 1.12\n+\tcsr menvcfgh\t\t# Added in 1.12\n+\tcsr mseccfg\t\t# Added in 1.12\n+\tcsr mseccfgh\t\t# Added in 1.12\n+\n \t# Machine Memory Protection\n \tcsr pmpcfg0\t\t# Added in 1.10\n \tcsr pmpcfg1\t\t# Added in 1.10\n@@ -310,36 +300,33 @@\n \tcsr mhpmevent30\n \tcsr mhpmevent31\n \n-\t# Hypervisor Trap Setup (1.12)\n+\t# Hypervisor Trap Setup\n \tcsr hstatus\n \tcsr hedeleg\n \tcsr hideleg\n \tcsr hie\n \tcsr hcounteren\n \tcsr hgeie\n \n-\t# Hypervisor Trap Handling (1.12)\n+\t# Hypervisor Trap Handling\n \tcsr htval\n \tcsr hip\n \tcsr hvip\n \tcsr htinst\n \tcsr hgeip\n \n-\t# Hypervisor Configuration (1.12)\n+\t# Hypervisor Configuration\n \tcsr henvcfg\n \tcsr henvcfgh\n \n-\t# Hypervisor Protection and Translation (1.12)\n+\t# Hypervisor Protection and Translation\n \tcsr hgatp\n \n-\t# Debug/Trace Registers\n-\tcsr hcontext\n-\n-\t# Hypervisor Counter/Timer Virtualization Registers (1.12)\n+\t# Hypervisor Counter/Timer Virtualization Registers\n \tcsr htimedelta\n \tcsr htimedeltah\n \n-\t# Virtual Supervisor Registers (1.12)\n+\t# Virtual Supervisor Registers\n \tcsr vsstatus\n \tcsr vsie\n \tcsr vstvec\n@@ -357,14 +344,24 @@\n \tcsr sptbr\t\t# 0x180 in 1.9.1, but the value is satp since 1.10\n \tcsr mbadaddr\t\t# 0x343 in 1.9.1, but the value is mtval since 1.10\n \tcsr mucounteren\t\t# 0x320 in 1.9.1, dropped in 1.10, but the value is mcountinhibit since 1.11\n-\tcsr mbase\t\t# 0x380, dropped in 1.10\n-\tcsr mbound\t\t# 0x381, dropped in 1.10\n-\tcsr mibase\t\t# 0x382, dropped in 1.10\n-\tcsr mibound\t\t# 0x383, dropped in 1.10\n-\tcsr mdbase\t\t# 0x384, dropped in 1.10\n-\tcsr mdbound\t\t# 0x385, dropped in 1.10\n-\tcsr mscounteren\t\t# 0x321, dropped in 1.10\n-\tcsr mhcounteren\t\t# 0x322, dropped in 1.10\n+\tcsr mbase\t\t# 0x380 in 1.9.1, dropped in 1.10\n+\tcsr mbound\t\t# 0x381 in 1.9.1, dropped in 1.10\n+\tcsr mibase\t\t# 0x382 in 1.9.1, dropped in 1.10\n+\tcsr mibound\t\t# 0x383 in 1.9.1, dropped in 1.10\n+\tcsr mdbase\t\t# 0x384 in 1.9.1, dropped in 1.10\n+\tcsr mdbound\t\t# 0x385 in 1.9.1, dropped in 1.10\n+\tcsr mscounteren\t\t# 0x321 in 1.9.1, dropped in 1.10\n+\tcsr mhcounteren\t\t# 0x322 in 1.9.1, dropped in 1.10\n+\tcsr ustatus\t\t# 0x0   in 1.9.1, dropped in 1.12\n+\tcsr uie\t\t\t# 0x4   in 1.9.1, dropped in 1.12\n+\tcsr utvec\t\t# 0x5   in 1.9.1, dropped in 1.12\n+\tcsr uscratch\t\t# 0x40  in 1.9.1, dropped in 1.12\n+\tcsr uepc\t\t# 0x41  in 1.9.1, dropped in 1.12\n+\tcsr ucause\t\t# 0x42  in 1.9.1, dropped in 1.12\n+\tcsr utval\t\t# 0x43  in 1.10,  dropped in 1.12\n+\tcsr uip\t\t\t# 0x44  in 1.9.1, dropped in 1.12\n+\tcsr sedeleg\t\t# 0x102 in 1.9.1, dropped in 1.12\n+\tcsr sideleg\t\t# 0x103 in 1.9.1, dropped in 1.12\n \n \t# Unprivileged CSR which are not controlled by privilege spec\n \n@@ -387,12 +384,16 @@\n \tcsr tdata3\n \tcsr tinfo\n \tcsr tcontrol\n-\tcsr mcontext\n+\tcsr hcontext\n \tcsr scontext\n+\tcsr mcontext\n+\tcsr mscontext\n \tcsr mcontrol\t\t# 0x7a1, alias to tdata1\n+\tcsr mcontrol6\t\t# 0x7a1, alias to tdata1\n \tcsr icount\t\t# 0x7a1, alias to tdata1\n \tcsr itrigger\t\t# 0x7a1, alias to tdata1\n \tcsr etrigger\t\t# 0x7a1, alias to tdata1\n+\tcsr tmexttrigger\t# 0x7a1, alias to tdata1\n \tcsr textra32\t\t# 0x7a3, alias to tdata3\n \tcsr textra64\t\t# 0x7a3, alias to tdata3\n "
    },
    {
      "sha": "01cd3a4e9dd047f7aa82b941dc8864b9d2212f22",
      "filename": "include/opcode/riscv-opc.h",
      "status": "modified",
      "additions": 49,
      "deletions": 34,
      "changes": 83,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9cbed90ee623d75e31994e7943960c997ba565f2/include/opcode/riscv-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9cbed90ee623d75e31994e7943960c997ba565f2/include/opcode/riscv-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/riscv-opc.h?ref=9cbed90ee623d75e31994e7943960c997ba565f2",
      "patch": "@@ -2029,15 +2029,7 @@\n #define MASK_HSV_W 0xfe007fff\n #define MATCH_HSV_D 0x6e004073\n #define MASK_HSV_D 0xfe007fff\n-/* Privileged CSR addresses.  */\n-#define CSR_USTATUS 0x0\n-#define CSR_UIE 0x4\n-#define CSR_UTVEC 0x5\n-#define CSR_USCRATCH 0x40\n-#define CSR_UEPC 0x41\n-#define CSR_UCAUSE 0x42\n-#define CSR_UTVAL 0x43\n-#define CSR_UIP 0x44\n+/* Unprivileged Counter/Timers CSR addresses.  */\n #define CSR_CYCLE 0xc00\n #define CSR_TIME 0xc01\n #define CSR_INSTRET 0xc02\n@@ -2102,9 +2094,8 @@\n #define CSR_HPMCOUNTER29H 0xc9d\n #define CSR_HPMCOUNTER30H 0xc9e\n #define CSR_HPMCOUNTER31H 0xc9f\n+/* Privileged Supervisor CSR addresses.  */\n #define CSR_SSTATUS 0x100\n-#define CSR_SEDELEG 0x102\n-#define CSR_SIDELEG 0x103\n #define CSR_SIE 0x104\n #define CSR_STVEC 0x105\n #define CSR_SCOUNTEREN 0x106\n@@ -2115,6 +2106,7 @@\n #define CSR_STVAL 0x143\n #define CSR_SIP 0x144\n #define CSR_SATP 0x180\n+/* Privileged Machine CSR addresses. */\n #define CSR_MVENDORID 0xf11\n #define CSR_MARCHID 0xf12\n #define CSR_MIMPID 0xf13\n@@ -2127,16 +2119,16 @@\n #define CSR_MIE 0x304\n #define CSR_MTVEC 0x305\n #define CSR_MCOUNTEREN 0x306\n-#define CSR_MENVCFG 0x30a\n #define CSR_MSTATUSH 0x310\n-#define CSR_MENVCFGH 0x31a\n #define CSR_MSCRATCH 0x340\n #define CSR_MEPC 0x341\n #define CSR_MCAUSE 0x342\n #define CSR_MTVAL 0x343\n #define CSR_MIP 0x344\n #define CSR_MTINST 0x34a\n #define CSR_MTVAL2 0x34b\n+#define CSR_MENVCFG 0x30a\n+#define CSR_MENVCFGH 0x31a\n #define CSR_MSECCFG 0x747\n #define CSR_MSECCFGH 0x757\n #define CSR_PMPCFG0 0x3a0\n@@ -2311,7 +2303,7 @@\n #define CSR_MHPMEVENT29 0x33d\n #define CSR_MHPMEVENT30 0x33e\n #define CSR_MHPMEVENT31 0x33f\n-/* Hypervisor Extension v1.0 (Privileged spec 1.12). */\n+/* Privileged Hypervisor CSR addresses. */\n #define CSR_HSTATUS 0x600\n #define CSR_HEDELEG 0x602\n #define CSR_HIDELEG 0x603\n@@ -2326,7 +2318,6 @@\n #define CSR_HENVCFG 0x60a\n #define CSR_HENVCFGH 0x61a\n #define CSR_HGATP 0x680\n-#define CSR_HCONTEXT 0x6a8\n #define CSR_HTIMEDELTA 0x605\n #define CSR_HTIMEDELTAH 0x615\n #define CSR_VSSTATUS 0x200\n@@ -2338,6 +2329,7 @@\n #define CSR_VSTVAL 0x243\n #define CSR_VSIP 0x244\n #define CSR_VSATP 0x280\n+/* Droppped CSR addresses.  */\n #define CSR_MBASE 0x380\n #define CSR_MBOUND 0x381\n #define CSR_MIBASE 0x382\n@@ -2346,10 +2338,21 @@\n #define CSR_MDBOUND 0x385\n #define CSR_MSCOUNTEREN 0x321\n #define CSR_MHCOUNTEREN 0x322\n-/* Unprivileged CSR addresses.  */\n+#define CSR_USTATUS 0x0\n+#define CSR_UIE 0x4\n+#define CSR_UTVEC 0x5\n+#define CSR_USCRATCH 0x40\n+#define CSR_UEPC 0x41\n+#define CSR_UCAUSE 0x42\n+#define CSR_UTVAL 0x43\n+#define CSR_UIP 0x44\n+#define CSR_SEDELEG 0x102\n+#define CSR_SIDELEG 0x103\n+/* Unprivileged Floating-Point CSR addresses.  */\n #define CSR_FFLAGS 0x1\n #define CSR_FRM 0x2\n #define CSR_FCSR 0x3\n+/* Unprivileged Debug CSR addresses.  */\n #define CSR_DCSR 0x7b0\n #define CSR_DPC 0x7b1\n #define CSR_DSCRATCH0 0x7b2\n@@ -2360,9 +2363,13 @@\n #define CSR_TDATA3 0x7a3\n #define CSR_TINFO 0x7a4\n #define CSR_TCONTROL 0x7a5\n+#define CSR_HCONTEXT 0x6a8\n+#define CSR_SCONTEXT 0x5a8\n #define CSR_MCONTEXT 0x7a8\n-#define CSR_SCONTEXT 0x7aa\n+#define CSR_MSCONTEXT 0x7aa\n+/* Unprivileged Scalar Crypto CSR addresses.  */\n #define CSR_SEED 0x015\n+/* Unprivileged Vector CSR addresses.  */\n #define CSR_VSTART 0x008\n #define CSR_VXSAT 0x009\n #define CSR_VXRM 0x00a\n@@ -2699,15 +2706,7 @@ DECLARE_INSN(hsv_w, MATCH_HSV_W, MASK_HSV_W)\n DECLARE_INSN(hsv_d, MATCH_HSV_D, MASK_HSV_D)\n #endif /* DECLARE_INSN */\n #ifdef DECLARE_CSR\n-/* Privileged CSRs.  */\n-DECLARE_CSR(ustatus, CSR_USTATUS, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(uie, CSR_UIE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(utvec, CSR_UTVEC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(uscratch, CSR_USCRATCH, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(uepc, CSR_UEPC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(ucause, CSR_UCAUSE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(utval, CSR_UTVAL, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(uip, CSR_UIP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n+/* Unprivileged Counter/Timers CSRs.  */\n DECLARE_CSR(cycle, CSR_CYCLE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(time, CSR_TIME, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(instret, CSR_INSTRET, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n@@ -2772,9 +2771,8 @@ DECLARE_CSR(hpmcounter28h, CSR_HPMCOUNTER28H, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P\n DECLARE_CSR(hpmcounter29h, CSR_HPMCOUNTER29H, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(hpmcounter30h, CSR_HPMCOUNTER30H, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(hpmcounter31h, CSR_HPMCOUNTER31H, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n+/* Privileged Supervisor CSRs.  */\n DECLARE_CSR(sstatus, CSR_SSTATUS, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(sedeleg, CSR_SEDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(sideleg, CSR_SIDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(sie, CSR_SIE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(stvec, CSR_STVEC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(scounteren, CSR_SCOUNTEREN, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n@@ -2785,6 +2783,7 @@ DECLARE_CSR(scause, CSR_SCAUSE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CL\n DECLARE_CSR(stval, CSR_STVAL, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(sip, CSR_SIP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(satp, CSR_SATP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n+/* Privileged Machine CSRs.  */\n DECLARE_CSR(mvendorid, CSR_MVENDORID, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(marchid, CSR_MARCHID, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mimpid, CSR_MIMPID, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n@@ -2797,16 +2796,16 @@ DECLARE_CSR(mideleg, CSR_MIDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_\n DECLARE_CSR(mie, CSR_MIE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mtvec, CSR_MTVEC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mcounteren, CSR_MCOUNTEREN, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(menvcfg, CSR_MENVCFG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mstatush, CSR_MSTATUSH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(menvcfgh, CSR_MENVCFGH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mscratch, CSR_MSCRATCH, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mepc, CSR_MEPC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mcause, CSR_MCAUSE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mtval, CSR_MTVAL, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mip, CSR_MIP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mtinst, CSR_MTINST, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mtval2, CSR_MTVAL2, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n+DECLARE_CSR(menvcfg, CSR_MENVCFG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n+DECLARE_CSR(menvcfgh, CSR_MENVCFGH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mseccfg, CSR_MSECCFG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mseccfgh, CSR_MSECCFGH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(pmpcfg0, CSR_PMPCFG0, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_DRAFT)\n@@ -2981,7 +2980,7 @@ DECLARE_CSR(mhpmevent28, CSR_MHPMEVENT28, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PR\n DECLARE_CSR(mhpmevent29, CSR_MHPMEVENT29, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mhpmevent30, CSR_MHPMEVENT30, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(mhpmevent31, CSR_MHPMEVENT31, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_DRAFT)\n-/* Hypervisor Ext v1.0 (Privileged spec 1.12).  */\n+/* Privileged Hypervisor CSRs.  */\n DECLARE_CSR(hstatus, CSR_HSTATUS, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(hedeleg, CSR_HEDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(hideleg, CSR_HIDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n@@ -2996,7 +2995,6 @@ DECLARE_CSR(hgeip, CSR_HGEIP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS\n DECLARE_CSR(henvcfg, CSR_HENVCFG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(henvcfgh, CSR_HENVCFGH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(hgatp, CSR_HGATP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n-DECLARE_CSR(hcontext, CSR_HCONTEXT, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(htimedelta, CSR_HTIMEDELTA, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(htimedeltah, CSR_HTIMEDELTAH, CSR_CLASS_I_32, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n DECLARE_CSR(vsstatus, CSR_VSSTATUS, CSR_CLASS_I, PRIV_SPEC_CLASS_1P12, PRIV_SPEC_CLASS_DRAFT)\n@@ -3017,10 +3015,21 @@ DECLARE_CSR(mdbase, CSR_MDBASE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CL\n DECLARE_CSR(mdbound, CSR_MDBOUND, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P10)\n DECLARE_CSR(mscounteren, CSR_MSCOUNTEREN, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P10)\n DECLARE_CSR(mhcounteren, CSR_MHCOUNTEREN, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P10)\n-/* Unprivileged CSRs.  */\n+DECLARE_CSR(ustatus, CSR_USTATUS, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(uie, CSR_UIE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(utvec, CSR_UTVEC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(uscratch, CSR_USCRATCH, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(uepc, CSR_UEPC, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(ucause, CSR_UCAUSE, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(utval, CSR_UTVAL, CSR_CLASS_I, PRIV_SPEC_CLASS_1P10, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(uip, CSR_UIP, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(sedeleg, CSR_SEDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+DECLARE_CSR(sideleg, CSR_SIDELEG, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P12)\n+/* Unprivileged Floating-Point CSRs.  */\n DECLARE_CSR(fflags, CSR_FFLAGS, CSR_CLASS_F, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(frm, CSR_FRM, CSR_CLASS_F, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(fcsr, CSR_FCSR, CSR_CLASS_F, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+/* Unprivileged Debug CSRs.  */\n DECLARE_CSR(dcsr, CSR_DCSR, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(dpc, CSR_DPC, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(dscratch0, CSR_DSCRATCH0, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n@@ -3031,9 +3040,13 @@ DECLARE_CSR(tdata2, CSR_TDATA2, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC\n DECLARE_CSR(tdata3, CSR_TDATA3, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(tinfo, CSR_TINFO, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(tcontrol, CSR_TCONTROL, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n-DECLARE_CSR(mcontext, CSR_MCONTEXT, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+DECLARE_CSR(hcontext, CSR_HCONTEXT, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(scontext, CSR_SCONTEXT, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+DECLARE_CSR(mcontext, CSR_MCONTEXT, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+DECLARE_CSR(mscontext, CSR_MSCONTEXT, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+/* Unprivileged Scalar Crypto CSRs.  */\n DECLARE_CSR(seed, CSR_SEED, CSR_CLASS_ZKR, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+/* Unprivileged Vector CSRs.  */\n DECLARE_CSR(vstart, CSR_VSTART, CSR_CLASS_V, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(vxsat, CSR_VXSAT, CSR_CLASS_V, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR(vxrm, CSR_VXRM, CSR_CLASS_V, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n@@ -3050,9 +3063,11 @@ DECLARE_CSR_ALIAS(mbadaddr, CSR_MTVAL, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_\n DECLARE_CSR_ALIAS(mucounteren, CSR_MCOUNTINHIBIT, CSR_CLASS_I, PRIV_SPEC_CLASS_1P9P1, PRIV_SPEC_CLASS_1P10)\n DECLARE_CSR_ALIAS(dscratch, CSR_DSCRATCH0, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(mcontrol, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+DECLARE_CSR_ALIAS(mcontrol6, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(icount, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(itrigger, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(etrigger, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n+DECLARE_CSR_ALIAS(tmexttrigger, CSR_TDATA1, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(textra32, CSR_TDATA3, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n DECLARE_CSR_ALIAS(textra64, CSR_TDATA3, CSR_CLASS_DEBUG, PRIV_SPEC_CLASS_NONE, PRIV_SPEC_CLASS_NONE)\n #endif /* DECLARE_CSR_ALIAS */"
    }
  ]
}