-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of correlator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_Val2_50_2_fu_740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phaseClass_V_read_read_fu_556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_49_5_fu_786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_47_2_fu_888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_46_5_fu_934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_44_2_fu_1036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_43_5_fu_1082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_41_2_fu_1184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_40_5_fu_1230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_38_2_fu_1332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_37_5_fu_1378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_35_2_fu_1480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_34_5_fu_1526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_32_2_fu_1628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_31_5_fu_1674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_29_2_fu_1776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_28_5_fu_1822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_26_2_fu_1924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_25_5_fu_1970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_23_2_fu_2072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_22_5_fu_2118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_2_fu_2220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_19_5_fu_2266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_17_2_fu_2368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_16_5_fu_2414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_14_2_fu_2516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_5_fu_2562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_2_fu_2664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_10_5_fu_2710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_2_fu_2812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_5_fu_2858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_2_fu_2960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_5_fu_3006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_562 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_603 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_768_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_864_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_898_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_1006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_1000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_1024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_1018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_1030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_1012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_1052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_1046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_1070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_1064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_1076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_1058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_1154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_1148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_1172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_1178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_1160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_1200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_1194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_1212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_1224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_1206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_1302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_1296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_1320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_1314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_1326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_1308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_1348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_1342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_1366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_1360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_1372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_1354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_1450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_1444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_1468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_1462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_1474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_1456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_1496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_1490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_1514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_1508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_1520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_1502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_1598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_1592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp77_fu_1616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp76_fu_1610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_fu_1622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_1604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_fu_1644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_fu_1638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_fu_1662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp82_fu_1656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_fu_1668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_fu_1650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_fu_1746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_fu_1740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_fu_1764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp88_fu_1758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_fu_1770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_fu_1752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_fu_1792_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_fu_1786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp95_fu_1810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_fu_1804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_fu_1816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_fu_1798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_fu_1894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_fu_1888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_1912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp100_fu_1906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_fu_1918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp96_fu_1900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_fu_1940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_fu_1934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_fu_1958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp106_fu_1952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_fu_1964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_fu_1946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_2042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_fu_2036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_2060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_2054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_fu_2066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_fu_2048_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_2088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_fu_2082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp119_fu_2106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_fu_2100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_fu_2112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_fu_2094_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_fu_2190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_fu_2184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp125_fu_2208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp124_fu_2202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_fu_2214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp120_fu_2196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_fu_2236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_fu_2230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_fu_2254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp130_fu_2248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_fu_2260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_fu_2242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_fu_2338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_fu_2332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp137_fu_2356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp136_fu_2350_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_fu_2362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_fu_2344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_fu_2384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_fu_2378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp143_fu_2402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_fu_2396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_fu_2408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_fu_2390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_fu_2486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_fu_2480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_fu_2504_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_fu_2498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_fu_2510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp144_fu_2492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_fu_2532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_fu_2526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_fu_2550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp154_fu_2544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_fu_2556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_fu_2538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_fu_2634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_fu_2628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp161_fu_2652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp160_fu_2646_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_fu_2658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_fu_2640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_fu_2680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_fu_2674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp167_fu_2698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_fu_2692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_fu_2704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_fu_2686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_fu_2782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_fu_2776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp173_fu_2800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp172_fu_2794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_fu_2806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp168_fu_2788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_fu_2828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_fu_2822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_fu_2846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp178_fu_2840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_fu_2852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_fu_2834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_fu_2930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_fu_2924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp185_fu_2948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp184_fu_2942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_fu_2954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_fu_2936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_fu_2976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_fu_2970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp191_fu_2994_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_fu_2988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_fu_3000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_fu_2982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_3024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_4_fu_3018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_3030_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_fu_3051_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_3_fu_3051_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP1_V_cast_fu_3038_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_3_fu_3051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);

    component correlateTop_mul_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    correlateTop_mul_bkb_U259 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_3_fu_3051_p0,
        din1 => p_Val2_3_fu_3051_p1,
        dout => p_Val2_3_fu_3051_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv16_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_preg <= p_Val2_3_fu_3051_p2(20 downto 5);
                end if; 
            end if;
        end if;
    end process;


    p_Val2_1_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_5_2_fu_2960_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_7_2_fu_2812_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_11_2_fu_2664_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_14_2_fu_2516_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_17_2_fu_2368_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_20_2_fu_2220_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_23_2_fu_2072_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_26_2_fu_1924_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_29_2_fu_1776_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_32_2_fu_1628_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_35_2_fu_1480_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_38_2_fu_1332_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_41_2_fu_1184_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_44_2_fu_1036_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_47_2_fu_888_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_reg_603 <= p_Val2_50_2_fu_740_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_Val2_1_reg_603 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_2_5_fu_3006_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_8_5_fu_2858_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_10_5_fu_2710_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_13_5_fu_2562_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_16_5_fu_2414_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_19_5_fu_2266_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_22_5_fu_2118_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_25_5_fu_1970_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_28_5_fu_1822_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_31_5_fu_1674_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_34_5_fu_1526_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_37_5_fu_1378_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_40_5_fu_1230_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_43_5_fu_1082_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_46_5_fu_934_p2;
            elsif (((ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_562 <= p_Val2_49_5_fu_786_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_Val2_s_reg_562 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
        OP1_V_cast_fu_3038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_3030_p3),21));

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state2, p_Val2_3_fu_3051_p2, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return <= p_Val2_3_fu_3051_p2(20 downto 5);
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    p_Val2_10_5_fu_2710_p2 <= std_logic_vector(unsigned(tmp165_fu_2704_p2) + unsigned(tmp162_fu_2686_p2));
    p_Val2_11_2_fu_2664_p2 <= std_logic_vector(unsigned(tmp159_fu_2658_p2) + unsigned(tmp156_fu_2640_p2));
    p_Val2_13_5_fu_2562_p2 <= std_logic_vector(unsigned(tmp153_fu_2556_p2) + unsigned(tmp150_fu_2538_p2));
    p_Val2_14_2_fu_2516_p2 <= std_logic_vector(unsigned(tmp147_fu_2510_p2) + unsigned(tmp144_fu_2492_p2));
    p_Val2_16_5_fu_2414_p2 <= std_logic_vector(unsigned(tmp141_fu_2408_p2) + unsigned(tmp138_fu_2390_p2));
    p_Val2_17_2_fu_2368_p2 <= std_logic_vector(unsigned(tmp135_fu_2362_p2) + unsigned(tmp132_fu_2344_p2));
    p_Val2_19_5_fu_2266_p2 <= std_logic_vector(unsigned(tmp129_fu_2260_p2) + unsigned(tmp126_fu_2242_p2));
    p_Val2_20_2_fu_2220_p2 <= std_logic_vector(unsigned(tmp123_fu_2214_p2) + unsigned(tmp120_fu_2196_p2));
    p_Val2_22_5_fu_2118_p2 <= std_logic_vector(unsigned(tmp117_fu_2112_p2) + unsigned(tmp114_fu_2094_p2));
    p_Val2_23_2_fu_2072_p2 <= std_logic_vector(unsigned(tmp111_fu_2066_p2) + unsigned(tmp108_fu_2048_p2));
    p_Val2_25_5_fu_1970_p2 <= std_logic_vector(unsigned(tmp105_fu_1964_p2) + unsigned(tmp102_fu_1946_p2));
    p_Val2_26_2_fu_1924_p2 <= std_logic_vector(unsigned(tmp99_fu_1918_p2) + unsigned(tmp96_fu_1900_p2));
    p_Val2_28_5_fu_1822_p2 <= std_logic_vector(unsigned(tmp93_fu_1816_p2) + unsigned(tmp90_fu_1798_p2));
    p_Val2_29_2_fu_1776_p2 <= std_logic_vector(unsigned(tmp87_fu_1770_p2) + unsigned(tmp84_fu_1752_p2));
    p_Val2_2_5_fu_3006_p2 <= std_logic_vector(unsigned(tmp189_fu_3000_p2) + unsigned(tmp186_fu_2982_p2));
    p_Val2_2_fu_3024_p2 <= std_logic_vector(unsigned(p_Val2_1_reg_603) - unsigned(p_Val2_s_reg_562));
    p_Val2_31_5_fu_1674_p2 <= std_logic_vector(unsigned(tmp81_fu_1668_p2) + unsigned(tmp78_fu_1650_p2));
    p_Val2_32_2_fu_1628_p2 <= std_logic_vector(unsigned(tmp75_fu_1622_p2) + unsigned(tmp72_fu_1604_p2));
    p_Val2_34_5_fu_1526_p2 <= std_logic_vector(unsigned(tmp69_fu_1520_p2) + unsigned(tmp66_fu_1502_p2));
    p_Val2_35_2_fu_1480_p2 <= std_logic_vector(unsigned(tmp63_fu_1474_p2) + unsigned(tmp60_fu_1456_p2));
    p_Val2_37_5_fu_1378_p2 <= std_logic_vector(unsigned(tmp57_fu_1372_p2) + unsigned(tmp54_fu_1354_p2));
    p_Val2_38_2_fu_1332_p2 <= std_logic_vector(unsigned(tmp51_fu_1326_p2) + unsigned(tmp48_fu_1308_p2));
    p_Val2_3_fu_3051_p0 <= OP1_V_cast_fu_3038_p1(16 - 1 downto 0);
    p_Val2_3_fu_3051_p1 <= OP1_V_cast_fu_3038_p1(16 - 1 downto 0);
    p_Val2_40_5_fu_1230_p2 <= std_logic_vector(unsigned(tmp45_fu_1224_p2) + unsigned(tmp42_fu_1206_p2));
    p_Val2_41_2_fu_1184_p2 <= std_logic_vector(unsigned(tmp39_fu_1178_p2) + unsigned(tmp36_fu_1160_p2));
    p_Val2_43_5_fu_1082_p2 <= std_logic_vector(unsigned(tmp33_fu_1076_p2) + unsigned(tmp30_fu_1058_p2));
    p_Val2_44_2_fu_1036_p2 <= std_logic_vector(unsigned(tmp27_fu_1030_p2) + unsigned(tmp24_fu_1012_p2));
    p_Val2_46_5_fu_934_p2 <= std_logic_vector(unsigned(tmp21_fu_928_p2) + unsigned(tmp18_fu_910_p2));
    p_Val2_47_2_fu_888_p2 <= std_logic_vector(unsigned(tmp15_fu_882_p2) + unsigned(tmp12_fu_864_p2));
    p_Val2_49_5_fu_786_p2 <= std_logic_vector(unsigned(tmp9_fu_780_p2) + unsigned(tmp6_fu_762_p2));
    p_Val2_50_2_fu_740_p2 <= std_logic_vector(unsigned(tmp3_fu_734_p2) + unsigned(tmp_fu_716_p2));
    p_Val2_5_2_fu_2960_p2 <= std_logic_vector(unsigned(tmp183_fu_2954_p2) + unsigned(tmp180_fu_2936_p2));
    p_Val2_7_2_fu_2812_p2 <= std_logic_vector(unsigned(tmp171_fu_2806_p2) + unsigned(tmp168_fu_2788_p2));
    p_Val2_8_5_fu_2858_p2 <= std_logic_vector(unsigned(tmp177_fu_2852_p2) + unsigned(tmp174_fu_2834_p2));
    p_Val2_s_4_fu_3018_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_562) - unsigned(p_Val2_1_reg_603));
    phaseClass_V_read_read_fu_556_p2 <= phaseClass_V;
    tmp100_fu_1906_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_6) + unsigned(cor_phaseClass7_V_4));
    tmp101_fu_1912_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_3) + unsigned(cor_phaseClass7_V_1));
    tmp102_fu_1946_p2 <= std_logic_vector(unsigned(tmp104_fu_1940_p2) + unsigned(tmp103_fu_1934_p2));
    tmp103_fu_1934_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_14) + unsigned(cor_phaseClass7_V_15));
    tmp104_fu_1940_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_13) + unsigned(cor_phaseClass7_V_12));
    tmp105_fu_1964_p2 <= std_logic_vector(unsigned(tmp107_fu_1958_p2) + unsigned(tmp106_fu_1952_p2));
    tmp106_fu_1952_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_7) + unsigned(cor_phaseClass7_V_5));
    tmp107_fu_1958_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_2) + unsigned(cor_phaseClass7_V_0));
    tmp108_fu_2048_p2 <= std_logic_vector(unsigned(tmp110_fu_2042_p2) + unsigned(tmp109_fu_2036_p2));
    tmp109_fu_2036_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_10) + unsigned(cor_phaseClass6_V_11));
    tmp10_fu_768_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_7) + unsigned(cor_phaseClass15_V_5));
    tmp110_fu_2042_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_9) + unsigned(cor_phaseClass6_V_8));
    tmp111_fu_2066_p2 <= std_logic_vector(unsigned(tmp113_fu_2060_p2) + unsigned(tmp112_fu_2054_p2));
    tmp112_fu_2054_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_6) + unsigned(cor_phaseClass6_V_4));
    tmp113_fu_2060_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_3) + unsigned(cor_phaseClass6_V_1));
    tmp114_fu_2094_p2 <= std_logic_vector(unsigned(tmp116_fu_2088_p2) + unsigned(tmp115_fu_2082_p2));
    tmp115_fu_2082_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_14) + unsigned(cor_phaseClass6_V_15));
    tmp116_fu_2088_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_13) + unsigned(cor_phaseClass6_V_12));
    tmp117_fu_2112_p2 <= std_logic_vector(unsigned(tmp119_fu_2106_p2) + unsigned(tmp118_fu_2100_p2));
    tmp118_fu_2100_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_7) + unsigned(cor_phaseClass6_V_5));
    tmp119_fu_2106_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_2) + unsigned(cor_phaseClass6_V_0));
    tmp11_fu_774_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_2) + unsigned(cor_phaseClass15_V_0));
    tmp120_fu_2196_p2 <= std_logic_vector(unsigned(tmp122_fu_2190_p2) + unsigned(tmp121_fu_2184_p2));
    tmp121_fu_2184_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_10) + unsigned(cor_phaseClass5_V_11));
    tmp122_fu_2190_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_9) + unsigned(cor_phaseClass5_V_8));
    tmp123_fu_2214_p2 <= std_logic_vector(unsigned(tmp125_fu_2208_p2) + unsigned(tmp124_fu_2202_p2));
    tmp124_fu_2202_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_6) + unsigned(cor_phaseClass5_V_4));
    tmp125_fu_2208_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_3) + unsigned(cor_phaseClass5_V_1));
    tmp126_fu_2242_p2 <= std_logic_vector(unsigned(tmp128_fu_2236_p2) + unsigned(tmp127_fu_2230_p2));
    tmp127_fu_2230_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_14) + unsigned(cor_phaseClass5_V_15));
    tmp128_fu_2236_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_13) + unsigned(cor_phaseClass5_V_12));
    tmp129_fu_2260_p2 <= std_logic_vector(unsigned(tmp131_fu_2254_p2) + unsigned(tmp130_fu_2248_p2));
    tmp12_fu_864_p2 <= std_logic_vector(unsigned(tmp14_fu_858_p2) + unsigned(tmp13_fu_852_p2));
    tmp130_fu_2248_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_7) + unsigned(cor_phaseClass5_V_5));
    tmp131_fu_2254_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_2) + unsigned(cor_phaseClass5_V_0));
    tmp132_fu_2344_p2 <= std_logic_vector(unsigned(tmp134_fu_2338_p2) + unsigned(tmp133_fu_2332_p2));
    tmp133_fu_2332_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_10) + unsigned(cor_phaseClass4_V_11));
    tmp134_fu_2338_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_9) + unsigned(cor_phaseClass4_V_8));
    tmp135_fu_2362_p2 <= std_logic_vector(unsigned(tmp137_fu_2356_p2) + unsigned(tmp136_fu_2350_p2));
    tmp136_fu_2350_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_6) + unsigned(cor_phaseClass4_V_4));
    tmp137_fu_2356_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_3) + unsigned(cor_phaseClass4_V_1));
    tmp138_fu_2390_p2 <= std_logic_vector(unsigned(tmp140_fu_2384_p2) + unsigned(tmp139_fu_2378_p2));
    tmp139_fu_2378_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_14) + unsigned(cor_phaseClass4_V_15));
    tmp13_fu_852_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_10) + unsigned(cor_phaseClass14_V_11));
    tmp140_fu_2384_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_13) + unsigned(cor_phaseClass4_V_12));
    tmp141_fu_2408_p2 <= std_logic_vector(unsigned(tmp143_fu_2402_p2) + unsigned(tmp142_fu_2396_p2));
    tmp142_fu_2396_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_7) + unsigned(cor_phaseClass4_V_5));
    tmp143_fu_2402_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_2) + unsigned(cor_phaseClass4_V_0));
    tmp144_fu_2492_p2 <= std_logic_vector(unsigned(tmp146_fu_2486_p2) + unsigned(tmp145_fu_2480_p2));
    tmp145_fu_2480_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_10) + unsigned(cor_phaseClass3_V_11));
    tmp146_fu_2486_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_9) + unsigned(cor_phaseClass3_V_8));
    tmp147_fu_2510_p2 <= std_logic_vector(unsigned(tmp149_fu_2504_p2) + unsigned(tmp148_fu_2498_p2));
    tmp148_fu_2498_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_6) + unsigned(cor_phaseClass3_V_4));
    tmp149_fu_2504_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_3) + unsigned(cor_phaseClass3_V_1));
    tmp14_fu_858_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_9) + unsigned(cor_phaseClass14_V_8));
    tmp150_fu_2538_p2 <= std_logic_vector(unsigned(tmp152_fu_2532_p2) + unsigned(tmp151_fu_2526_p2));
    tmp151_fu_2526_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_14) + unsigned(cor_phaseClass3_V_15));
    tmp152_fu_2532_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_13) + unsigned(cor_phaseClass3_V_12));
    tmp153_fu_2556_p2 <= std_logic_vector(unsigned(tmp155_fu_2550_p2) + unsigned(tmp154_fu_2544_p2));
    tmp154_fu_2544_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_7) + unsigned(cor_phaseClass3_V_5));
    tmp155_fu_2550_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_2) + unsigned(cor_phaseClass3_V_0));
    tmp156_fu_2640_p2 <= std_logic_vector(unsigned(tmp158_fu_2634_p2) + unsigned(tmp157_fu_2628_p2));
    tmp157_fu_2628_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_10) + unsigned(cor_phaseClass2_V_11));
    tmp158_fu_2634_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_9) + unsigned(cor_phaseClass2_V_8));
    tmp159_fu_2658_p2 <= std_logic_vector(unsigned(tmp161_fu_2652_p2) + unsigned(tmp160_fu_2646_p2));
    tmp15_fu_882_p2 <= std_logic_vector(unsigned(tmp17_fu_876_p2) + unsigned(tmp16_fu_870_p2));
    tmp160_fu_2646_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_6) + unsigned(cor_phaseClass2_V_4));
    tmp161_fu_2652_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_3) + unsigned(cor_phaseClass2_V_1));
    tmp162_fu_2686_p2 <= std_logic_vector(unsigned(tmp164_fu_2680_p2) + unsigned(tmp163_fu_2674_p2));
    tmp163_fu_2674_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_14) + unsigned(cor_phaseClass2_V_15));
    tmp164_fu_2680_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_13) + unsigned(cor_phaseClass2_V_12));
    tmp165_fu_2704_p2 <= std_logic_vector(unsigned(tmp167_fu_2698_p2) + unsigned(tmp166_fu_2692_p2));
    tmp166_fu_2692_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_7) + unsigned(cor_phaseClass2_V_5));
    tmp167_fu_2698_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_2) + unsigned(cor_phaseClass2_V_0));
    tmp168_fu_2788_p2 <= std_logic_vector(unsigned(tmp170_fu_2782_p2) + unsigned(tmp169_fu_2776_p2));
    tmp169_fu_2776_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_10) + unsigned(cor_phaseClass1_V_11));
    tmp16_fu_870_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_6) + unsigned(cor_phaseClass14_V_4));
    tmp170_fu_2782_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_9) + unsigned(cor_phaseClass1_V_8));
    tmp171_fu_2806_p2 <= std_logic_vector(unsigned(tmp173_fu_2800_p2) + unsigned(tmp172_fu_2794_p2));
    tmp172_fu_2794_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_6) + unsigned(cor_phaseClass1_V_4));
    tmp173_fu_2800_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_3) + unsigned(cor_phaseClass1_V_1));
    tmp174_fu_2834_p2 <= std_logic_vector(unsigned(tmp176_fu_2828_p2) + unsigned(tmp175_fu_2822_p2));
    tmp175_fu_2822_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_14) + unsigned(cor_phaseClass1_V_15));
    tmp176_fu_2828_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_13) + unsigned(cor_phaseClass1_V_12));
    tmp177_fu_2852_p2 <= std_logic_vector(unsigned(tmp179_fu_2846_p2) + unsigned(tmp178_fu_2840_p2));
    tmp178_fu_2840_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_7) + unsigned(cor_phaseClass1_V_5));
    tmp179_fu_2846_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_2) + unsigned(cor_phaseClass1_V_0));
    tmp17_fu_876_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_3) + unsigned(cor_phaseClass14_V_1));
    tmp180_fu_2936_p2 <= std_logic_vector(unsigned(tmp182_fu_2930_p2) + unsigned(tmp181_fu_2924_p2));
    tmp181_fu_2924_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_10) + unsigned(cor_phaseClass0_V_11));
    tmp182_fu_2930_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_9) + unsigned(cor_phaseClass0_V_8));
    tmp183_fu_2954_p2 <= std_logic_vector(unsigned(tmp185_fu_2948_p2) + unsigned(tmp184_fu_2942_p2));
    tmp184_fu_2942_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_6) + unsigned(cor_phaseClass0_V_4));
    tmp185_fu_2948_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_3) + unsigned(cor_phaseClass0_V_1));
    tmp186_fu_2982_p2 <= std_logic_vector(unsigned(tmp188_fu_2976_p2) + unsigned(tmp187_fu_2970_p2));
    tmp187_fu_2970_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_14) + unsigned(cor_phaseClass0_V_15));
    tmp188_fu_2976_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_13) + unsigned(cor_phaseClass0_V_12));
    tmp189_fu_3000_p2 <= std_logic_vector(unsigned(tmp191_fu_2994_p2) + unsigned(tmp190_fu_2988_p2));
    tmp18_fu_910_p2 <= std_logic_vector(unsigned(tmp20_fu_904_p2) + unsigned(tmp19_fu_898_p2));
    tmp190_fu_2988_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_7) + unsigned(cor_phaseClass0_V_5));
    tmp191_fu_2994_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_2) + unsigned(cor_phaseClass0_V_0));
    tmp19_fu_898_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_14) + unsigned(cor_phaseClass14_V_15));
    tmp1_fu_704_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_10) + unsigned(cor_phaseClass15_V_11));
    tmp20_fu_904_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_13) + unsigned(cor_phaseClass14_V_12));
    tmp21_fu_928_p2 <= std_logic_vector(unsigned(tmp23_fu_922_p2) + unsigned(tmp22_fu_916_p2));
    tmp22_fu_916_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_7) + unsigned(cor_phaseClass14_V_5));
    tmp23_fu_922_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_2) + unsigned(cor_phaseClass14_V_0));
    tmp24_fu_1012_p2 <= std_logic_vector(unsigned(tmp26_fu_1006_p2) + unsigned(tmp25_fu_1000_p2));
    tmp25_fu_1000_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_10) + unsigned(cor_phaseClass13_V_11));
    tmp26_fu_1006_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_9) + unsigned(cor_phaseClass13_V_8));
    tmp27_fu_1030_p2 <= std_logic_vector(unsigned(tmp29_fu_1024_p2) + unsigned(tmp28_fu_1018_p2));
    tmp28_fu_1018_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_6) + unsigned(cor_phaseClass13_V_4));
    tmp29_fu_1024_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_3) + unsigned(cor_phaseClass13_V_1));
    tmp2_fu_710_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_9) + unsigned(cor_phaseClass15_V_8));
    tmp30_fu_1058_p2 <= std_logic_vector(unsigned(tmp32_fu_1052_p2) + unsigned(tmp31_fu_1046_p2));
    tmp31_fu_1046_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_14) + unsigned(cor_phaseClass13_V_15));
    tmp32_fu_1052_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_13) + unsigned(cor_phaseClass13_V_12));
    tmp33_fu_1076_p2 <= std_logic_vector(unsigned(tmp35_fu_1070_p2) + unsigned(tmp34_fu_1064_p2));
    tmp34_fu_1064_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_7) + unsigned(cor_phaseClass13_V_5));
    tmp35_fu_1070_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_2) + unsigned(cor_phaseClass13_V_0));
    tmp36_fu_1160_p2 <= std_logic_vector(unsigned(tmp38_fu_1154_p2) + unsigned(tmp37_fu_1148_p2));
    tmp37_fu_1148_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_10) + unsigned(cor_phaseClass12_V_11));
    tmp38_fu_1154_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_9) + unsigned(cor_phaseClass12_V_8));
    tmp39_fu_1178_p2 <= std_logic_vector(unsigned(tmp41_fu_1172_p2) + unsigned(tmp40_fu_1166_p2));
    tmp3_fu_734_p2 <= std_logic_vector(unsigned(tmp5_fu_728_p2) + unsigned(tmp4_fu_722_p2));
    tmp40_fu_1166_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_6) + unsigned(cor_phaseClass12_V_4));
    tmp41_fu_1172_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_3) + unsigned(cor_phaseClass12_V_1));
    tmp42_fu_1206_p2 <= std_logic_vector(unsigned(tmp44_fu_1200_p2) + unsigned(tmp43_fu_1194_p2));
    tmp43_fu_1194_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_14) + unsigned(cor_phaseClass12_V_15));
    tmp44_fu_1200_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_13) + unsigned(cor_phaseClass12_V_12));
    tmp45_fu_1224_p2 <= std_logic_vector(unsigned(tmp47_fu_1218_p2) + unsigned(tmp46_fu_1212_p2));
    tmp46_fu_1212_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_7) + unsigned(cor_phaseClass12_V_5));
    tmp47_fu_1218_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_2) + unsigned(cor_phaseClass12_V_0));
    tmp48_fu_1308_p2 <= std_logic_vector(unsigned(tmp50_fu_1302_p2) + unsigned(tmp49_fu_1296_p2));
    tmp49_fu_1296_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_10) + unsigned(cor_phaseClass11_V_11));
    tmp4_fu_722_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_6) + unsigned(cor_phaseClass15_V_4));
    tmp50_fu_1302_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_9) + unsigned(cor_phaseClass11_V_8));
    tmp51_fu_1326_p2 <= std_logic_vector(unsigned(tmp53_fu_1320_p2) + unsigned(tmp52_fu_1314_p2));
    tmp52_fu_1314_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_6) + unsigned(cor_phaseClass11_V_4));
    tmp53_fu_1320_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_3) + unsigned(cor_phaseClass11_V_1));
    tmp54_fu_1354_p2 <= std_logic_vector(unsigned(tmp56_fu_1348_p2) + unsigned(tmp55_fu_1342_p2));
    tmp55_fu_1342_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_14) + unsigned(cor_phaseClass11_V_15));
    tmp56_fu_1348_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_13) + unsigned(cor_phaseClass11_V_12));
    tmp57_fu_1372_p2 <= std_logic_vector(unsigned(tmp59_fu_1366_p2) + unsigned(tmp58_fu_1360_p2));
    tmp58_fu_1360_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_7) + unsigned(cor_phaseClass11_V_5));
    tmp59_fu_1366_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_2) + unsigned(cor_phaseClass11_V_0));
    tmp5_fu_728_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_3) + unsigned(cor_phaseClass15_V_1));
    tmp60_fu_1456_p2 <= std_logic_vector(unsigned(tmp62_fu_1450_p2) + unsigned(tmp61_fu_1444_p2));
    tmp61_fu_1444_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_10) + unsigned(cor_phaseClass10_V_11));
    tmp62_fu_1450_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_9) + unsigned(cor_phaseClass10_V_8));
    tmp63_fu_1474_p2 <= std_logic_vector(unsigned(tmp65_fu_1468_p2) + unsigned(tmp64_fu_1462_p2));
    tmp64_fu_1462_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_6) + unsigned(cor_phaseClass10_V_4));
    tmp65_fu_1468_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_3) + unsigned(cor_phaseClass10_V_1));
    tmp66_fu_1502_p2 <= std_logic_vector(unsigned(tmp68_fu_1496_p2) + unsigned(tmp67_fu_1490_p2));
    tmp67_fu_1490_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_14) + unsigned(cor_phaseClass10_V_15));
    tmp68_fu_1496_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_13) + unsigned(cor_phaseClass10_V_12));
    tmp69_fu_1520_p2 <= std_logic_vector(unsigned(tmp71_fu_1514_p2) + unsigned(tmp70_fu_1508_p2));
    tmp6_fu_762_p2 <= std_logic_vector(unsigned(tmp8_fu_756_p2) + unsigned(tmp7_fu_750_p2));
    tmp70_fu_1508_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_7) + unsigned(cor_phaseClass10_V_5));
    tmp71_fu_1514_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_2) + unsigned(cor_phaseClass10_V_0));
    tmp72_fu_1604_p2 <= std_logic_vector(unsigned(tmp74_fu_1598_p2) + unsigned(tmp73_fu_1592_p2));
    tmp73_fu_1592_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_10) + unsigned(cor_phaseClass9_V_11));
    tmp74_fu_1598_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_9) + unsigned(cor_phaseClass9_V_8));
    tmp75_fu_1622_p2 <= std_logic_vector(unsigned(tmp77_fu_1616_p2) + unsigned(tmp76_fu_1610_p2));
    tmp76_fu_1610_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_6) + unsigned(cor_phaseClass9_V_4));
    tmp77_fu_1616_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_3) + unsigned(cor_phaseClass9_V_1));
    tmp78_fu_1650_p2 <= std_logic_vector(unsigned(tmp80_fu_1644_p2) + unsigned(tmp79_fu_1638_p2));
    tmp79_fu_1638_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_14) + unsigned(cor_phaseClass9_V_15));
    tmp7_fu_750_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_14) + unsigned(cor_phaseClass15_V_15));
    tmp80_fu_1644_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_13) + unsigned(cor_phaseClass9_V_12));
    tmp81_fu_1668_p2 <= std_logic_vector(unsigned(tmp83_fu_1662_p2) + unsigned(tmp82_fu_1656_p2));
    tmp82_fu_1656_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_7) + unsigned(cor_phaseClass9_V_5));
    tmp83_fu_1662_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_2) + unsigned(cor_phaseClass9_V_0));
    tmp84_fu_1752_p2 <= std_logic_vector(unsigned(tmp86_fu_1746_p2) + unsigned(tmp85_fu_1740_p2));
    tmp85_fu_1740_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_10) + unsigned(cor_phaseClass8_V_11));
    tmp86_fu_1746_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_9) + unsigned(cor_phaseClass8_V_8));
    tmp87_fu_1770_p2 <= std_logic_vector(unsigned(tmp89_fu_1764_p2) + unsigned(tmp88_fu_1758_p2));
    tmp88_fu_1758_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_6) + unsigned(cor_phaseClass8_V_4));
    tmp89_fu_1764_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_3) + unsigned(cor_phaseClass8_V_1));
    tmp8_fu_756_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_13) + unsigned(cor_phaseClass15_V_12));
    tmp90_fu_1798_p2 <= std_logic_vector(unsigned(tmp92_fu_1792_p2) + unsigned(tmp91_fu_1786_p2));
    tmp91_fu_1786_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_14) + unsigned(cor_phaseClass8_V_15));
    tmp92_fu_1792_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_13) + unsigned(cor_phaseClass8_V_12));
    tmp93_fu_1816_p2 <= std_logic_vector(unsigned(tmp95_fu_1810_p2) + unsigned(tmp94_fu_1804_p2));
    tmp94_fu_1804_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_7) + unsigned(cor_phaseClass8_V_5));
    tmp95_fu_1810_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_2) + unsigned(cor_phaseClass8_V_0));
    tmp96_fu_1900_p2 <= std_logic_vector(unsigned(tmp98_fu_1894_p2) + unsigned(tmp97_fu_1888_p2));
    tmp97_fu_1888_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_10) + unsigned(cor_phaseClass7_V_11));
    tmp98_fu_1894_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_9) + unsigned(cor_phaseClass7_V_8));
    tmp99_fu_1918_p2 <= std_logic_vector(unsigned(tmp101_fu_1912_p2) + unsigned(tmp100_fu_1906_p2));
    tmp9_fu_780_p2 <= std_logic_vector(unsigned(tmp11_fu_774_p2) + unsigned(tmp10_fu_768_p2));
    tmp_1_fu_3030_p3 <= 
        p_Val2_2_fu_3024_p2 when (tmp_s_fu_3012_p2(0) = '1') else 
        p_Val2_s_4_fu_3018_p2;
    tmp_fu_716_p2 <= std_logic_vector(unsigned(tmp2_fu_710_p2) + unsigned(tmp1_fu_704_p2));
    tmp_s_fu_3012_p2 <= "1" when (signed(p_Val2_1_reg_603) > signed(p_Val2_s_reg_562)) else "0";
end behav;
