<module name="DPHY_RX0_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT0" offset="0x0" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT1" offset="0x4" width="32" description="">
		<bitfield id="ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT2" offset="0x8" width="32" description="">
		<bitfield id="ANA_TBIT2" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT3" offset="0xC" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT4" offset="0x10" width="32" description="">
		<bitfield id="ANA_TBIT4" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_ANA_TBIT5" offset="0x14" width="32" description="">
		<bitfield id="ANA_TBIT5" width="8" begin="7" end="0" resetval="0x0" description="Analog Test register 5" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT0" offset="0x18" width="32" description="">
		<bitfield id="O_RES_CAL_START_TM" width="1" begin="28" end="28" resetval="0x0" description="res_cal_start in test mode" range="28" rwaccess="R/W"/> 
		<bitfield id="O_RES_CAL_START_TM_SEL" width="1" begin="27" end="27" resetval="0x0" description="res_cal_start select from test_mode" range="27" rwaccess="R/W"/> 
		<bitfield id="O_RES_COMP_OUT_POL_INV_TM" width="1" begin="26" end="26" resetval="0x0" description="Invert polarity for resistor calib comparator output" range="26" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_TEST_LOW_TM" width="4" begin="25" end="22" resetval="0x0" description="o_res_tx_offset_test_low_TM - Res calib manipulation code for res calib code low" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_LOW_DEC_TM" width="1" begin="21" end="21" resetval="0x0" description="o_res_tx_offset_low_dec_TM asserted - Perform increment manipulation on res calib code if o_res_tx_offset_low_TM_sel is asserted" range="21" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_LOW_TM_SEL" width="1" begin="20" end="20" resetval="0x0" description="o_res_tx_offset_low_TM_sel asserted - Enable offset manipulation for res calib code low" range="20" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_TEST_HIGH_TM" width="4" begin="19" end="16" resetval="0x0" description="o_res_tx_offset_test_high_TM - Res calib manipulation code for res calib code high" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_HIGH_DEC_TM" width="1" begin="15" end="15" resetval="0x0" description="o_res_tx_offset_high_dec_TM asserted - Perform increment manipulation on res calib code if o_res_tx_offset_high_TM_sel is asserted" range="15" rwaccess="R/W"/> 
		<bitfield id="O_RES_TX_OFFSET_HIGH_TM_SEL" width="1" begin="14" end="14" resetval="0x0" description="o_res_tx_offset_high_TM_sel asserted - Enable offset manipulation for res calib code high" range="14" rwaccess="R/W"/> 
		<bitfield id="O_RES_CALIB_DECISION_WAIT_TM" width="4" begin="13" end="10" resetval="0x4" description="res_calib decision wait time" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="O_RES_CALIB_INIT_WAIT_TM" width="4" begin="9" end="6" resetval="0x5" description="res_calib initial wait time" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="O_RES_CALIB_RSTB_TM" width="1" begin="5" end="5" resetval="0x0" description="w_res_calib_rstb value in testmode" range="5" rwaccess="R/W"/> 
		<bitfield id="O_RES_CALIB_RSTB_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="w_res_calib_rstb select from test_mode" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT1" offset="0x1C" width="32" description="">
		<bitfield id="O_ATB_EN" width="1" begin="31" end="31" resetval="0x0" description="ATB probing enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="O_ATB_SRC" width="1" begin="30" end="30" resetval="0x0" description="Select IO for atb probing" range="30" rwaccess="R/W"/> 
		<bitfield id="O_ATB_SEL" width="13" begin="29" end="17" resetval="0x0" description="atb sel" range="29 - 17" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_ATB_CP_CUR_SEL" width="1" begin="16" end="16" resetval="0x0" description="o_ana_pll_atb_cp_cur_sel" range="16" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_ATBH_GM_CUR_SEL" width="1" begin="15" end="15" resetval="0x0" description="o_ana_pll_atbh_gm_cur_sel" range="15" rwaccess="R/W"/> 
		<bitfield id="O_ANA_BG_PD_TM" width="1" begin="9" end="9" resetval="0x0" description="o_ana_bg_pd value in testmode" range="9" rwaccess="R/W"/> 
		<bitfield id="O_ANA_BG_PD_TM_SEL" width="1" begin="8" end="8" resetval="0x0" description="o_ana_bg_pd select from test_mode" range="8" rwaccess="R/W"/> 
		<bitfield id="O_ANA_RES_CALIB_PD_TM" width="1" begin="7" end="7" resetval="0x0" description="o_ana_res_calib_pd value in testmode" range="7" rwaccess="R/W"/> 
		<bitfield id="O_ANA_RES_CALIB_PD_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="o_ana_res_calib_pd select from test_mode" range="6" rwaccess="R/W"/> 
		<bitfield id="O_ANA_RES_CALIB_CODE_TM" width="5" begin="5" end="1" resetval="0x0" description="o_ana_res_calib_code value in test_mode" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="O_ANA_RES_CALIB_CODE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="o_ana_res_calib_code select from test_mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT2" offset="0x20" width="32" description="">
		<bitfield id="O_CMN_RX_MODE_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable CMN RX related StateMachines" range="10" rwaccess="R/W"/> 
		<bitfield id="O_CMN_TX_MODE_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable CMN TX related StateMachines" range="9" rwaccess="R/W"/> 
		<bitfield id="O_SSM_WAIT_BGCAL_EN" width="8" begin="8" end="1" resetval="0x20" description="Wait time for Calibrations enable after bandgap is enabled [in us]" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="O_CMN_SSM_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable CMN startup state machine" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT3" offset="0x24" width="32" description="">
		<bitfield id="O_PLL_WAIT_PLL_ACCINV" width="8" begin="31" end="24" resetval="0x5" description="Wait time in pll_accinv [in us]" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_BIAS" width="8" begin="23" end="16" resetval="0x3" description="Wait time in pll_bias [in us]" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_EN_DEL" width="8" begin="15" end="8" resetval="0x1" description="Wait time in pll_en_del [in us]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_EN" width="8" begin="7" end="0" resetval="0x1" description="Wait time in PLL en [in us]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT4" offset="0x28" width="32" description="">
		<bitfield id="O_PLL_WAIT_PLL_LOCK_DET_WAIT" width="12" begin="27" end="16" resetval="0x50" description="Wait time in pll_lock_det_wait [in us]" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_RST_DEASSERT_2" width="8" begin="15" end="8" resetval="0x1" description="Wait time in pll_rst_deassert_2ndset [in us]" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_RST_DEASSERT" width="8" begin="7" end="0" resetval="0x30" description="Wait time in pll_rst_deassert [in us]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT5" offset="0x2C" width="32" description="">
		<bitfield id="O_CMN_TX_READY_TM_SEL" width="2" begin="31" end="30" resetval="0x0" description="ATB probing enabled" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="O_PLL_PROCEED_WITH_LOCK_FAIL_TM" width="1" begin="29" end="29" resetval="0x0" description="o_ana_pll_atb_cp_cur_sel" range="29" rwaccess="R/W"/> 
		<bitfield id="O_PLL_LOCKED_TM" width="1" begin="28" end="28" resetval="0x0" description="Forced value of pll_locked going to fsm = 1" range="28" rwaccess="R/W"/> 
		<bitfield id="O_PLL_LOCKED_TM_SEL" width="1" begin="27" end="27" resetval="0x0" description="pll_locked going to fsm forced from test registers" range="27" rwaccess="R/W"/> 
		<bitfield id="O_PLL_LOCK_DET_EN_TM" width="1" begin="26" end="26" resetval="0x0" description="Forced value of pll_lock_det_en = 1" range="26" rwaccess="R/W"/> 
		<bitfield id="O_PLL_LOCK_DET_EN_TM_SEL" width="1" begin="25" end="25" resetval="0x0" description="pll_lock_det_en forced from test registers" range="25" rwaccess="R/W"/> 
		<bitfield id="O_PLL_WAIT_PLL_LOCK_TIMEOUT" width="18" begin="17" end="0" resetval="0x1024" description="Wait time for pll_lock_timeout [in us]" range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT6" offset="0x30" width="32" description="">
		<bitfield id="O_LOCKDET_REFCNT_IDLE_VALUE" width="16" begin="31" end="16" resetval="0x4" description="refcnt idle value for PLL lock detect module" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="O_LOCKDET_REFCNT_START_VALUE" width="16" begin="15" end="0" resetval="0x200" description="refcnt start value for PLL lock detect module" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT7" offset="0x34" width="32" description="">
		<bitfield id="O_LOCKDET_PLLCNT_LOCK_THR_VALUE" width="16" begin="31" end="16" resetval="0x3" description="pllcnt lock threshold value for PLL lock detect module" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="O_LOCKDET_PLLCNT_START_VALUE" width="16" begin="15" end="0" resetval="0x200" description="pllcnt start value for PLL lock detect module" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT8" offset="0x38" width="32" description="">
		<bitfield id="O_ANA_PLL_VRESET_VCTRL_TUNE" width="8" begin="31" end="24" resetval="0x0" description="unconnected, intended for vreset_vctrl[CP output] progrmmability" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_VRESET_VCO_BIAS_TUNE" width="8" begin="23" end="16" resetval="0x8" description="Programmability for vco bias[gmbyc]  initial voltage" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_TUNE" width="8" begin="15" end="8" resetval="0x1" description="gm tune value for PLL" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_CP_TUNE" width="8" begin="7" end="0" resetval="0x3" description="Charge Pump Tune value for PLL" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT9" offset="0x3C" width="32" description="">
		<bitfield id="O_ANA_PLL_VREF_VCO_BIAS_TUNE" width="8" begin="31" end="24" resetval="0x0" description="Tuning Control for reference vco bias in PLL" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_VCO_BIAS_TUNE" width="8" begin="23" end="16" resetval="0x0" description="Tuning Control for PLL vco bias" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GMBYC_CAP_TUNE" width="8" begin="15" end="8" resetval="0x0" description="gmbyc tune value for PLL" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_LOOP_FILTER_TUNE" width="8" begin="7" end="0" resetval="0x0" description="Tuning Control for loop filter" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT10" offset="0x40" width="32" description="">
		<bitfield id="O_ANA_PLL_BYTECLK_DIV" width="8" begin="27" end="20" resetval="0x8" description="Byteclk divider value" range="27 - 20" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_PWM_DIV_LOW" width="10" begin="19" end="10" resetval="0x0" description="Low division value setting for the gm PWM control divider" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_PWM_DIV_HIGH" width="10" begin="9" end="0" resetval="0x0" description="High division value setting for the gm PWM control divider" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT11" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT11" offset="0x44" width="32" description="">
		<bitfield id="O_ANA_PLL_CYA" width="16" begin="31" end="16" resetval="0x0" description="Drives pllda_cya going to ANA" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_PFD_EN_1U_DEL_TM_SEL" width="1" begin="12" end="12" resetval="0x0" description="Testmode signal for selecting 1us delayed for pll_pfd_reset_n" range="12" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_VRESET_VCO_BIAS_SEL" width="1" begin="11" end="11" resetval="0x0" description=" vreset_vctrl_gmbyc is set inside the pll_vreset_gen" range="11" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_VRESET_VCTRL_SEL" width="1" begin="10" end="10" resetval="0x0" description="vreset_vctrl is set to ground inside the pll_vreset_gen" range="10" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_SEL_FBCLK_GM_PWM" width="1" begin="9" end="9" resetval="0x0" description="Enable mode to use feedback clock as the PWM control input for the gm stage" range="9" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_OP_BY2_BYPASS" width="1" begin="8" end="8" resetval="0x0" description="Mode to bypass the divide by 2 in the PLL output which generates clk_bit and clk_bitb" range="8" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_BYPASS" width="1" begin="7" end="7" resetval="0x0" description="Bypass PLL and pass refclk as output" range="7" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FBDIV_CLKINBY2_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable division by 2 on the feedback divider input clock" range="6" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_DSM_CLK_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable for dsm clock output to digital" range="5" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_PWM_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable PWM control of the gm, else it will operate in the continuous mode" range="4" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_OP_DIV_CLK_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for op divider clock output to digital" range="3" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_IP_DIV_CLK_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable for ip divider output to digital" range="2" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_REF_CLK_EN" width="1" begin="1" end="1" resetval="0x0" description="enables refclk to PLL" range="1" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_CLK_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable for feedback clock output to digital" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT12" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT12" offset="0x48" width="32" description="">
		<bitfield id="O_ANA_PLL_VRESET_GEN_EN_TM" width="1" begin="31" end="31" resetval="0x0" description="Forced value of pll_vreset_gen_en = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_VRESET_GEN_EN_TM_SEL" width="1" begin="30" end="30" resetval="0x0" description="pll_vreset_gen_en forced from test registers" range="30" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_PFD_EN_TM" width="1" begin="29" end="29" resetval="0x0" description="Forced value of pllda_pfd_en = 1" range="29" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_PFD_EN_TM_SEL" width="1" begin="28" end="28" resetval="0x0" description="pllda_pfd_en forced from test registers" range="28" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_LOOP_FILTER_RESET_N_TM" width="1" begin="27" end="27" resetval="0x0" description="Forced value of pll_loop_filter_reset_n = 1" range="27" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_LOOP_FILTER_RESET_N_TM_SEL" width="1" begin="26" end="26" resetval="0x0" description="pll_loop_filter_reset_n is drivne from test registers" range="26" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_RESET_N_TM" width="1" begin="25" end="25" resetval="0x0" description="Forced value of pll_gm_reset_n = 1" range="25" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_RESET_N_TM_SEL" width="1" begin="24" end="24" resetval="0x0" description="pll_gm_reset_n is drivne from test registers" range="24" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GMBYC_CAP_RESET_N_TM" width="1" begin="23" end="23" resetval="0x0" description="Forced value of pll_gmbyc_cap_reset_n = 1" range="23" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GMBYC_CAP_RESET_N_TM_SEL" width="1" begin="22" end="22" resetval="0x0" description="pll_gmbyc_cap_reset_n is drivne from test registers" range="22" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_CP_RESET_N_TM" width="1" begin="21" end="21" resetval="0x0" description="Forced value of pll_cp_reset_n = 1" range="21" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_CP_RESET_N_TM_SEL" width="1" begin="20" end="20" resetval="0x0" description="pll_cp_reset_n is drivne from test registers" range="20" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_ACCINV_EN_TM" width="1" begin="19" end="19" resetval="0x0" description="Forced value of pllda_accinv = 1" range="19" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_ACCINV_EN_TM_SEL" width="1" begin="18" end="18" resetval="0x0" description="pllda_accinv forced from test registers" range="18" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_BIAS_EN_TM" width="1" begin="17" end="17" resetval="0x0" description="Forced value of pllda_bias_en = 1" range="17" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_BIAS_EN_TM_SEL" width="1" begin="16" end="16" resetval="0x0" description="pllda_bias_en forced from test registers" range="16" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLLDA_EN_DEL_TM" width="1" begin="15" end="15" resetval="0x0" description="Forced value of pllda_en_del = 1" range="15" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLLDA_EN_DEL_TM_SEL" width="1" begin="14" end="14" resetval="0x0" description="pllda_en_del forced from test registers" range="14" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLLDA_EN_TM" width="1" begin="13" end="13" resetval="0x0" description="Forced value of pllda_en_del = 1" range="13" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLLDA_EN_TM_SEL" width="1" begin="12" end="12" resetval="0x0" description="pllda_en_del forced from test registers" range="12" rwaccess="R/W"/> 
		<bitfield id="O_ANA_OP_BY2_DIV_RESET_N_TM" width="1" begin="11" end="11" resetval="0x0" description="Forced valu of pllda_op_by2_div_reset_n = 1" range="11" rwaccess="R/W"/> 
		<bitfield id="O_ANA_OP_BY2_DIV_RESET_N_TM_SEL" width="1" begin="10" end="10" resetval="0x0" description="pllda_op_by2_div_reset_n forced from test registers" range="10" rwaccess="R/W"/> 
		<bitfield id="O_ANA_OP_DIV_RESET_N_TM" width="1" begin="9" end="9" resetval="0x0" description="Forced value of pllda_op_div_reset_n = 1" range="9" rwaccess="R/W"/> 
		<bitfield id="O_ANA_OP_DIV_RESET_N_TM_SEL" width="1" begin="8" end="8" resetval="0x0" description="pllda_op_div_reset_n forced from test registers" range="8" rwaccess="R/W"/> 
		<bitfield id="O_ANA_IP_DIV_RESET_N_TM" width="1" begin="7" end="7" resetval="0x0" description="Forced value of pllda_ip_div_reset_n = 1" range="7" rwaccess="R/W"/> 
		<bitfield id="O_ANA_IP_DIV_RESET_N_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="pllda_ip_div_reset_n forced from test registers" range="6" rwaccess="R/W"/> 
		<bitfield id="O_ANA_FB_DIV_RESET_N_TM" width="1" begin="5" end="5" resetval="0x0" description="Forced value of pllda_fb_div_reset_n = 1" range="5" rwaccess="R/W"/> 
		<bitfield id="O_ANA_FB_DIV_RESET_N_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="pllda_fb_div_reset_n forced from test registers" range="4" rwaccess="R/W"/> 
		<bitfield id="O_ANA_GM_PWM_DIV_RESET_N_TM" width="1" begin="3" end="3" resetval="0x0" description="Forced value of pllda_gm_pwm_div_reset_n = 1" range="3" rwaccess="R/W"/> 
		<bitfield id="O_ANA_GM_PWM_DIV_RESET_N_TM_SEL" width="1" begin="2" end="2" resetval="0x0" description="pllda_gm_pwm_div_reset_n forced from test registers" range="2" rwaccess="R/W"/> 
		<bitfield id="O_ANA_BYTECLK_DIV_RESET_N_TM" width="1" begin="1" end="1" resetval="0x0" description="Forced value of pllda_byteclk_div_reset_n = 1" range="1" rwaccess="R/W"/> 
		<bitfield id="O_ANA_BYTECLK_DIV_RESET_N_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="pllda_byteclk_div_reset_n forced from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT13" offset="0x4C" width="32" description="">
		<bitfield id="O_ANA_PLL_FB_DIV_LOW_TM" width="10" begin="31" end="22" resetval="0x0" description="forced value for pll_fb_div_clk_low" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_LOW_TM_SEL" width="1" begin="21" end="21" resetval="0x0" description="pll_fb_div_clk_low forced from test registers" range="21" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_HIGH_TM" width="10" begin="20" end="11" resetval="0x0" description="forced value for pll_fb_div_clk_high" range="20 - 11" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_HIGH_TM_SEL" width="1" begin="10" end="10" resetval="0x0" description="pll_fb_div_clk_high forced from test registers" range="10" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT14" offset="0x50" width="32" description="">
		<bitfield id="O_ANA_PLL_OP_DIV_TM" width="6" begin="12" end="7" resetval="0x0" description="forced value for op_div" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_OP_DIV_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="op_div forced from test registers" range="6" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_IP_DIV_TM" width="5" begin="5" end="1" resetval="0x0" description="forced value for ip_div" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_IP_DIV_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="ip_div forced from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT20" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT20" offset="0x68" width="32" description="">
		<bitfield id="O_CMSMT_REF_CLK_TMR_VALUE" width="16" begin="19" end="4" resetval="0x20" description="Number of refclk cycles required for clock measurement " range="19 - 4" rwaccess="R/W"/> 
		<bitfield id="O_CMSMT_TEST_CLK_SEL" width="3" begin="3" end="1" resetval="0x0" description="test clock" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="O_CMSMT_MEASUREMENT_RUN" width="1" begin="0" end="0" resetval="0x0" description="Enables clock measurement" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT21" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT21" offset="0x6C" width="32" description="">
		<bitfield id="O_CMNDA_HSRX_BIST_CLK_SERSYNTH_SWAPDPDN" width="1" begin="6" end="6" resetval="0x0" description="Enables swapping DP-DN lines for clock bist" range="6" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_HSRX_BIST_DATA_SERSYNTH_SWAPDPDN" width="1" begin="5" end="5" resetval="0x0" description="Enables swapping DP-DN lines for data bist" range="5" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_BIST_EN_DEL_TM" width="1" begin="4" end="4" resetval="0x0" description="forced value of cmnda_rx_bist_en_del = 1" range="4" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_BIST_EN_DEL_TM_SEL" width="1" begin="3" end="3" resetval="0x0" description="cmnda_rx_bist_en_del driven from test registers" range="3" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_BIST_EN_TM" width="1" begin="2" end="2" resetval="0x0" description="forced value of cmnda_rx_bist_en = 1" range="2" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_BIST_EN_TM_SEL" width="1" begin="1" end="1" resetval="0x0" description="cmnda_rx_bist_en driven from test registers" range="1" rwaccess="R/W"/> 
		<bitfield id="O_RX_DIG_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="BIST enable for digital" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT22" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT22" offset="0x70" width="32" description="">
		<bitfield id="TM_SKEW_CAL_SYNC_PKT_SEL" width="1" begin="31" end="31" resetval="0x0" description="To send 'FF as Skew calibration sync packet" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_SYNC_PKT" width="8" begin="30" end="23" resetval="0x0" description="desired skew calibration test sync packet" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="TM_HS_SYNC_PKT_SEL" width="1" begin="22" end="22" resetval="0x0" description="To send 'B8 as HS sync packet" range="22" rwaccess="R/W"/> 
		<bitfield id="TM_HS_SYNC_PKT" width="8" begin="21" end="14" resetval="0x0" description="desired HS test sync packet" range="21 - 14" rwaccess="R/W"/> 
		<bitfield id="BIST_LENGTH_OF_DESKEW" width="7" begin="13" end="7" resetval="0x13" description="Length of deskew sequence In terms of us. By default 13us of deskew sequence will be transmitted" range="13 - 7" rwaccess="R/W"/> 
		<bitfield id="BIST_SEND_CONFIG" width="2" begin="6" end="5" resetval="0x0" description="Option of configuring what to send in BIST mose. To send both deskew and HS data" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="BIST_MODE_ENTRY_WAIT_TIME" width="4" begin="4" end="1" resetval="0x10" description="Once after giving bist_en signal to pattern generator, after these many number of BYTE clcok cycles pattern generation will start" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BIST_CONTROLLER_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable BIST controller" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT23" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT23" offset="0x74" width="32" description="">
		<bitfield id="TM_TX_DATA_HS_SEL" width="1" begin="23" end="23" resetval="0x0" description="sends single test byte to sersynth, which is in &#60;22:15>" range="23" rwaccess="R/W"/> 
		<bitfield id="TM_TX_DATA_HS" width="8" begin="22" end="15" resetval="0x0" description="Desired clock patetrn that can be sent using clk_sersynth" range="22 - 15" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_BAND_CTRL_SEL" width="1" begin="14" end="14" resetval="0x0" description="To take the default band control settigns by the design" range="14" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_BAND_CTRL" width="5" begin="13" end="9" resetval="0x0" description="Test mode band control setting to be done for BIST" range="13 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_PATTERN_SEL" width="1" begin="8" end="8" resetval="0x0" description="To send 'AA as skew calibration pattern" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_PATTERN" width="8" begin="7" end="0" resetval="0x0" description="desired skew calibration test sequence" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT24" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT24" offset="0x78" width="32" description="">
		<bitfield id="BIST_FRM_IDLE_TIME" width="8" begin="31" end="24" resetval="0x15" description="BIST_FRM_IDLE time is time between the frames" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="BIST_PKT_NUM" width="8" begin="23" end="16" resetval="0x5" description="BIST_PAK_NUM is number of packets that are to be transmitted per frame" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="BIST_INF_MODE" width="1" begin="15" end="15" resetval="0x0" description="run infinite BIST mode" range="15" rwaccess="R/W"/> 
		<bitfield id="BIST_FRM_NUM" width="8" begin="14" end="7" resetval="0x3" description="BIST_FRM_NUM is number of frames to be transmitted" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="BIST_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="clear the bist" range="6" rwaccess="R/W"/> 
		<bitfield id="BIST_PRBS" width="2" begin="5" end="4" resetval="0x3" description="BIST PRBS MODE 9" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="BIST_TEST_MODE" width="3" begin="3" end="1" resetval="0x0" description="PRBS mode" range="3 - 1" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT25" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT25" offset="0x7C" width="32" description="">
		<bitfield id="BIST_RUN_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="BIST_RUN_LENGTH" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT26" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT26" offset="0x80" width="32" description="">
		<bitfield id="BIST_IDLE_TIME" width="8" begin="7" end="0" resetval="0x10" description="BIST_IDLE_TIME" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT27" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT27" offset="0x84" width="32" description="">
		<bitfield id="BIST_PKT4" width="8" begin="31" end="24" resetval="0x222" description="BIST_TEST_PAT4" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="BIST_PKT3" width="8" begin="23" end="16" resetval="0x205" description="BIST_TEST_PAT3" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="BIST_PKT2" width="8" begin="15" end="8" resetval="0x188" description="BIST_TEST_PAT2" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="BIST_PKT1" width="8" begin="7" end="0" resetval="0x171" description="BIST_TEST_PAT1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT28" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT28" offset="0x88" width="32" description="">
		<bitfield id="BIST_TM_CLOCK_LP_DP_SEL" width="1" begin="23" end="23" resetval="0x0" description="Test mode selection bit to force clcok LP DP buffer to value from design" range="23" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_CLOCK_LP_DP_VAL" width="1" begin="22" end="22" resetval="0x0" description="Test mode clock LP DP buffer value is 0" range="22" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_CLOCK_LP_DN_SEL" width="1" begin="21" end="21" resetval="0x0" description="Test mode selection bit to force clcok LP DN buffer to value from design" range="21" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_CLOCK_LP_DN_VAL" width="1" begin="20" end="20" resetval="0x0" description="Test mode clock LP DN buffer value is 0" range="20" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_DATA_LP_DP_SEL" width="1" begin="19" end="19" resetval="0x0" description="Test mode selection bit to force data LP DP buffer to value from design" range="19" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_DATA_LP_DP_VAL" width="1" begin="18" end="18" resetval="0x0" description="Test mode data LP DP buffer value is 0" range="18" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_DATA_LP_DN_SEL" width="1" begin="17" end="17" resetval="0x0" description="Test mode selection bit to force data LP DN buffer to value from design" range="17" rwaccess="R/W"/> 
		<bitfield id="BIST_TM_DATA_LP_DN_VAL" width="1" begin="16" end="16" resetval="0x0" description="Test mode data LP DN buffer value is 0" range="16" rwaccess="R/W"/> 
		<bitfield id="BIST_LFSR_FREEZE" width="1" begin="13" end="13" resetval="0x0" description="Reset LFSR contents after every packet or frame" range="13" rwaccess="R/W"/> 
		<bitfield id="BIST_ERR_INJ_POINT" width="12" begin="12" end="1" resetval="0x20" description="BIST_ERR_INJECT_POINT is where to inject the error in the packet" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="BIST_ERR_INJ_EN" width="1" begin="0" end="0" resetval="0x0" description="Inject error in the BIST during the packet" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT31" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT31" offset="0x94" width="32" description="">
		<bitfield id="O_RX_SSM_LDO_EN_REF_TMR" width="8" begin="23" end="16" resetval="0x4" description="Wait time before enabling oscialltor calibration" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="O_RX_SSM_LDO_EN_DEL_TMR" width="8" begin="15" end="8" resetval="0x4" description="wait time before enabling ldo_en_ref" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_RX_SSM_LDO_EN_TMR" width="8" begin="7" end="0" resetval="0x0" description="Wait time between ldo_en and ldo_en_del" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT32" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT32" offset="0x98" width="32" description="">
		<bitfield id="O_RX_SSM_ANA_BIST_ISO_DIS_TMR" width="8" begin="15" end="8" resetval="0x2" description="Wait time between Bist_en_del and disabling isolation" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="O_RX_SSM_ANA_BIST_EN_DEL_TMR" width="8" begin="7" end="0" resetval="0x1" description="Wait time between Bist_en and bist_en_Del" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT33" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT33" offset="0x9C" width="32" description="">
		<bitfield id="O_RX_OSC_CAL_TIMER_SCALE_SEL" width="3" begin="31" end="29" resetval="0x0" description="Timer scale value for vco_count_window" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_ITER_VALUE_TM" width="12" begin="25" end="14" resetval="0x0" description="Wait time required before enabling vco count window during iteration in test mode" range="25 - 14" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_ITER_VALUE_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="refclk_timer_iter value driven from test register" range="13" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_INIT_VALUE_TM" width="12" begin="12" end="1" resetval="0x0" description="Wait time required before enabling vco count window in initial phase in test mode" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_INIT_VALUE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="refclk_timer_init value driven from test register" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT34" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT34" offset="0xA0" width="32" description="">
		<bitfield id="O_RX_OSC_EN_DEL_TMR_VALUE_TM" width="12" begin="25" end="14" resetval="0x0" description="Wait time between osc_en and osc_en_del in Test mode" range="25 - 14" rwaccess="R/W"/> 
		<bitfield id="O_RX_OSC_EN_DEL_TMR_VALUE_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="osc_en_del_tmr driven from test register" range="13" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_START_VALUE_TM" width="12" begin="12" end="1" resetval="0x0" description="No of refclk cycles required for single vco count window in test mode" range="12 - 1" rwaccess="R/W"/> 
		<bitfield id="O_RX_REFCLK_TIMER_START_VALUE_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="refclk_timer_start_value driven from test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT35" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT35" offset="0xA4" width="32" description="">
		<bitfield id="O_RX_PLLCNT_COUNT_START_VALUE_2" width="12" begin="23" end="12" resetval="0x312" description="No of PLL clock cycles expected in 2.5G mode" range="23 - 12" rwaccess="R/W"/> 
		<bitfield id="O_RX_PLLCNT_COUNT_START_VALUE_1" width="12" begin="11" end="0" resetval="0x187" description="No of PLL clock cycles expected in 1.5G mode" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT36" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT36" offset="0xA8" width="32" description="">
		<bitfield id="O_RX_TM_VCOCAL_OVRD_VALUE" width="7" begin="19" end="13" resetval="0x0" description="Vco calcode Test mode value" range="19 - 13" rwaccess="R/W"/> 
		<bitfield id="O_RX_TM_VCO_CAL_OVERRIDE_EN" width="1" begin="12" end="12" resetval="0x0" description="Enables test mode overwrite for vco cal code" range="12" rwaccess="R/W"/> 
		<bitfield id="O_RX_OSC_CAL_CODE_START" width="7" begin="11" end="5" resetval="0x119" description="Starting code for vco calibration" range="11 - 5" rwaccess="R/W"/> 
		<bitfield id="O_RX_OSC_CAL_CODE_INIT_STEP" width="3" begin="4" end="2" resetval="0x2" description="Step size for incrmenting vco cal code" range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="O_RX_TM_SEL_1P5G_MODE" width="1" begin="1" end="1" resetval="0x0" description="Select 1p5g mode oscillator clock" range="1" rwaccess="R/W"/> 
		<bitfield id="O_RX_TM_OSC_CAL_EN" width="1" begin="0" end="0" resetval="0x0" description="Test mode overwrite for crude osc calibration enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT37" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT37" offset="0xAC" width="32" description="">
		<bitfield id="O_CMNDA_HSRX_OSC_CALIB_SEL_TM" width="1" begin="14" end="14" resetval="0x0" description="forced value of hsrx_osc_calib_sel = 1" range="14" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_HSRX_OSC_CALIB_SEL_TM_SEL" width="1" begin="13" end="13" resetval="0x0" description="hsrx_osc_calib_sel driven from test registers" range="13" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_DIV_RESET_N_TM" width="1" begin="12" end="12" resetval="0x0" description="forced value of rx_osc_div_reset_n = 1" range="12" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_DIV_RESET_N_TM_SEL" width="1" begin="11" end="11" resetval="0x0" description="rx_osc_div_reset_n driven from test registers" range="11" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_EN_DEL_TM" width="1" begin="10" end="10" resetval="0x0" description="forced value of rx_osc_en_del = 1" range="10" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_EN_DEL_TM_SEL" width="1" begin="9" end="9" resetval="0x0" description="rx_osc_en_del driven from test registers" range="9" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_EN_TM" width="1" begin="8" end="8" resetval="0x0" description="forced value of rx_osc_en = 1" range="8" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_OSC_EN_TM_SEL" width="1" begin="7" end="7" resetval="0x0" description="rx_osc_en driven from test registers" range="7" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_BYPASS_TM" width="1" begin="6" end="6" resetval="0x0" description="Bypass LDO in test mode" range="6" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_REF_EN_TM" width="1" begin="5" end="5" resetval="0x0" description="forced value of rx_ldo_ref_en = 1" range="5" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_REF_EN_TM_SEL" width="1" begin="4" end="4" resetval="0x0" description="rx_ldo_ref_en driven from test registers" range="4" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_EN_DEL_TM" width="1" begin="3" end="3" resetval="0x0" description="forced value of rx_ldo_en_del = 1" range="3" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_EN_DEL_TM_SEL" width="1" begin="2" end="2" resetval="0x0" description="rx_ldo_en_del driven from test registers" range="2" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_EN_TM" width="1" begin="1" end="1" resetval="0x0" description="forced value of rx_ldo_en = 1" range="1" rwaccess="R/W"/> 
		<bitfield id="O_CMNDA_RX_LDO_EN_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="rx_ldo_en driven from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT38" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT38" offset="0xB0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT39" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT39" offset="0xB4" width="32" description="">
		<bitfield id="SPARE" width="32" begin="31" end="0" resetval="0x0" description="spare" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT50" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT50" offset="0xD8" width="32" description="">
		<bitfield id="BIST_COMPLETE" width="1" begin="1" end="1" resetval="0x0" description="BIST is completed" range="1" rwaccess="R"/> 
		<bitfield id="BIST_EN_ACK" width="1" begin="0" end="0" resetval="0x0" description="BIST Controller is enabled" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT53" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT53" offset="0xE4" width="32" description="">
		<bitfield id="I_CMSMT_TEST_CLK_CNT_VALUE" width="16" begin="16" end="1" resetval="0x0" description="Gives clocks cycles count for test clock during measurement" range="16 - 1" rwaccess="R"/> 
		<bitfield id="I_CMSMT_MEASUREMENT_DONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates clock measurement is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT54" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT54" offset="0xE8" width="32" description="">
		<bitfield id="I_CMN_PLL_SSM_STATE" width="12" begin="31" end="20" resetval="0x0" description="Gives CMN PLL ssm state" range="31 - 20" rwaccess="R"/> 
		<bitfield id="I_DIG_PG_ACK" width="1" begin="4" end="4" resetval="0x0" description="PSM power good acknowledgement" range="4" rwaccess="R"/> 
		<bitfield id="I_PLL_NOT_LOCKED" width="1" begin="3" end="3" resetval="0x0" description="Indicates PLL is not locked before timeout" range="3" rwaccess="R"/> 
		<bitfield id="I_PLL_LOCKED" width="1" begin="2" end="2" resetval="0x0" description="Indicates PLL is locked" range="2" rwaccess="R"/> 
		<bitfield id="I_ANA_RES_COMP_OUT" width="1" begin="1" end="1" resetval="0x0" description="read value of comaprator output" range="1" rwaccess="R"/> 
		<bitfield id="I_CMN_TX_READY" width="1" begin="0" end="0" resetval="0x0" description="Indiacates cmn is ready for TX IP" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT56" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT56" offset="0xF0" width="32" description="">
		<bitfield id="I_CMNDA_RX_OSC_CALCODE" width="7" begin="27" end="21" resetval="0x119" description="Reads out calib code applied to osicllator" range="27 - 21" rwaccess="R"/> 
		<bitfield id="I_CMN_RX_SSM_STATE" width="10" begin="20" end="11" resetval="0x0" description="Gives CMN Rx ssm state" range="20 - 11" rwaccess="R"/> 
		<bitfield id="I_RX_OSC_CAL_FSM_STATE" width="9" begin="10" end="2" resetval="0x0" description="Gives Rx osc calib FSM state" range="10 - 2" rwaccess="R"/> 
		<bitfield id="I_ANA_RES_COMP_OUT" width="1" begin="1" end="1" resetval="0x0" description="read value of comaprator output" range="1" rwaccess="R"/> 
		<bitfield id="I_CMN_RX_READY" width="1" begin="0" end="0" resetval="0x0" description="Indicates cmn is ready for RX IP" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT58" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT58" offset="0xF8" width="32" description="">
		<bitfield id="I_RES_CALIB_CODE" width="5" begin="5" end="1" resetval="0x16" description="Gives out calibrated resistor calibration code" range="5 - 1" rwaccess="R"/> 
		<bitfield id="I_RES_CALIB_DONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates resistor calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT0" offset="0x100" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT1" offset="0x104" width="32" description="">
		<bitfield id="ANA_TBIT1" width="32" begin="31" end="0" resetval="0x0" description="Analog Test Register 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT2" offset="0x108" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT0" offset="0x10C" width="32" description="">
		<bitfield id="TD_RSTN" width="1" begin="4" end="4" resetval="0x0" description="TD is reset - Active low reset control to transition_detector_logic" range="4" rwaccess="R/W"/> 
		<bitfield id="TD_EN" width="1" begin="3" end="3" resetval="0x0" description="TD is ENABLED - Active high control to enable transition_detector_logic" range="3" rwaccess="R/W"/> 
		<bitfield id="TM_ULPS_ACTIVE_NOT_SEL" width="1" begin="2" end="2" resetval="0x0" description="Power suspend request in ULPS mode through a test register bypassed with a test value via bit-1 here" range="2" rwaccess="R/W"/> 
		<bitfield id="TM_ULPS_ACTIVE_NOT" width="1" begin="1" end="1" resetval="0x0" description="When want to control the ULPS mode power suspend request by test register, what should be the value - 0 - 1" range="1" rwaccess="R/W"/> 
		<bitfield id="FORCE_RX_HS_MODE" width="1" begin="0" end="0" resetval="0x0" description="Set this bit to force the CRX into HS mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT1" offset="0x110" width="32" description="">
		<bitfield id="DIG_EXTRA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Digital Extra Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT2" offset="0x114" width="32" description="">
		<bitfield id="RXDA_LPRX_BIST_EN" width="1" begin="24" end="24" resetval="0x0" description="LP BIST ENABLED" range="24" rwaccess="R/W"/> 
		<bitfield id="RXDA_ASYNC_CLK_EN_SEL" width="1" begin="23" end="23" resetval="0x0" description="rxda_async_clk_en_sel - Controls the selection on clock Gate-en for allowing HS-DDR clock onto Aanlog Interface with options being the funtional mode or from Register-bit." range="23" rwaccess="R/W"/> 
		<bitfield id="RXDA_ASYNC_CLK_EN" width="1" begin="22" end="22" resetval="0x0" description="rxda_async_clk_en - Gate_en value to be considered when choosen to take the value through software way when [23] here is set." range="22" rwaccess="R/W"/> 
		<bitfield id="RXDA_HSRX_BIST_EN_SEL" width="1" begin="21" end="21" resetval="0x0" description="rxda_hsrx_bist_en_sel -   Select signal to choose between functional bist_en from top-level [or] from software register." range="21" rwaccess="R/W"/> 
		<bitfield id="RXDA_HSRX_BIST_EN" width="1" begin="20" end="20" resetval="0x0" description="rxda_hsrx_bist_en -  value to be considered when choosen to take the value through software way" range="20" rwaccess="R/W"/> 
		<bitfield id="RXDA_FREQ_BAND_SEL1_SEL" width="1" begin="19" end="19" resetval="0x0" description="rxda_freq_band_sel1_sel - Select signal to choose between functional freq_band from top-level [or] from software register. " range="19" rwaccess="R/W"/> 
		<bitfield id="RXDA_FREQ_BAND_SEL1" width="4" begin="18" end="15" resetval="0x0" description="rxda_freq_band_sel1 - freq_band value considered when selected to have it via software way." range="18 - 15" rwaccess="R/W"/> 
		<bitfield id="RXDA_FREQ_BAND_SEL2_SEL" width="1" begin="14" end="14" resetval="0x0" description="rxda_freq_band_sel2_sel - Select signal to choose between functional freq_band from top-level [or] from software register." range="14" rwaccess="R/W"/> 
		<bitfield id="RXDA_FREQ_BAND_SEL2" width="4" begin="13" end="10" resetval="0x0" description="rxda_freq_band_sel2 - freq_band value considered when selected to have it via software way." range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="RXDA_HS_START_PULSE_SEL" width="1" begin="9" end="9" resetval="0x0" description="rxda_hs_start_pulse_sel - Select signal to choose between functional start_pulse [or] from software register. " range="9" rwaccess="R/W"/> 
		<bitfield id="RXDA_HS_START_PULSE" width="1" begin="8" end="8" resetval="0x0" description="rxda_hs_start_pulse - start_pulse value considered when selected to have it via software way." range="8" rwaccess="R/W"/> 
		<bitfield id="RXDA_HS_STBY_EN_SEL" width="1" begin="7" end="7" resetval="0x0" description="rxda_hs_stby_en_sel - Select signal to choose between functional stby_en [or] from software register." range="7" rwaccess="R/W"/> 
		<bitfield id="RXDA_HS_STBY_EN" width="1" begin="6" end="6" resetval="0x0" description="rxda_hs_stby_en - stby_en value considered when selected to have it via software way." range="6" rwaccess="R/W"/> 
		<bitfield id="RXDA_LPRXCD_EN_SEL" width="1" begin="5" end="5" resetval="0x0" description="rxda_lprxcd_en_sel - Select signal to choose between functional lprxcd_en [or] from software register." range="5" rwaccess="R/W"/> 
		<bitfield id="RXDA_LPRXCD_EN" width="1" begin="4" end="4" resetval="0x0" description="rxda_lprxcd_en - lprxcd_en value considered when selected to have it via software way." range="4" rwaccess="R/W"/> 
		<bitfield id="RXDA_RX_TERM_EN_SEL" width="1" begin="3" end="3" resetval="0x0" description="rxda_rx_term_en_sel - Select signal to choose between functional term_en [or] from software register." range="3" rwaccess="R/W"/> 
		<bitfield id="RXDA_RX_TERM_EN" width="1" begin="2" end="2" resetval="0x0" description="rxda_rx_term_en - term_en value considered when selected to have it via software way." range="2" rwaccess="R/W"/> 
		<bitfield id="RXDA_ULPS_EN_SEL" width="1" begin="1" end="1" resetval="0x0" description="rxda_ulps_en_sel - Select signal to choose between functional ulps_en [or] from software register." range="1" rwaccess="R/W"/> 
		<bitfield id="RXDA_ULPS_EN" width="1" begin="0" end="0" resetval="0x0" description="rxda_ulps_en - ulps_en value considered when selected to have it via software way." range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT3" offset="0x118" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_ANA_TBIT3" offset="0x11C" width="32" description="">
		<bitfield id="ANA_READ_TBIT3" width="32" begin="31" end="0" resetval="0x0" description="Analog read register 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT4" offset="0x120" width="32" description="">
		<bitfield id="LP_STATUS" width="6" begin="13" end="8" resetval="0x0" description="Status of DP,DN pins of LPRX, LPCD, ULPRX respectively" range="13 - 8" rwaccess="R"/> 
		<bitfield id="TD_STATUS" width="8" begin="7" end="0" resetval="0x0" description="Posedge and Negedge transition detect status of LPRX_DP, LPRX_DN, LPCD_DP, LPCD_DN" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT5" offset="0x124" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT6" offset="0x128" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT7" offset="0x12C" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CLK0_RX_DIG_TBIT8" offset="0x130" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT0" offset="0x200" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT1" offset="0x204" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT0" offset="0x208" width="32" description="">
		<bitfield id="TM_1P5TO2P5G_MODE_SEL" width="1" begin="22" end="22" resetval="0x0" description="w_tm_1p5to2p5g_mode_sel - Select signal to choose mode_en based on top-level bandctrl input provided [or] from software register." range="22" rwaccess="R/W"/> 
		<bitfield id="TM_1P5TO2P5G_MODE_EN" width="1" begin="21" end="21" resetval="0x0" description="w_tm_1p5to2p5g_mode_en -  mode_en value considered when selected to have it via software way." range="21" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY" width="1" begin="20" end="20" resetval="0x0" description="w_tm_std_by -  tm_std_by value to be considered when selected to have it via software way. Part of control logic to initiate movement of calib_ctrl FSM." range="20" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY_SEL" width="1" begin="19" end="19" resetval="0x0" description="w_tm_std_by_sel - Select signal to choose between functional tm_std_by [or] from software register." range="19" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN" width="1" begin="18" end="18" resetval="0x0" description="w_tm_term_en - tm_term_en value to be considered when selected to have it via software way. Value provided here converges onto rxda_rx_term_en pin on alalog interface." range="18" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="w_tm_term_en_sel - Select signal to choose between functional term_en_sel [or] from software register." range="17" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Test mode settle count selection = 0 - Select signal to choose between functional settle_count [or] from software register. Value obtained in functional mode depends on the BandCtl and Settle_count_offset [i.e., bits[8:5] here]." range="16" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT" width="7" begin="15" end="9" resetval="0x0" description="Test mode settle count, if bit &#60;16> is set - settle_count value to be considered when selected to have it via software way." range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="SETTLE_COUNT_OFFSET_CORR" width="4" begin="8" end="5" resetval="0x0" description="Settle count offset correction value that adds up to the internal predifined settle count based on BandCtl which helps in deciding the final settle_count to be observed for." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_DISABLE_BCLK_PHASE_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="test mode to disable byte clock phase alignment 0-enable 1-disable" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT1" offset="0x20C" width="32" description="">
		<bitfield id="TM_ULP_RCV_SEL" width="1" begin="9" end="9" resetval="0x0" description="w_tm_ulp_rcv_sel - Select signal to choose between functional ulp_rcv_en or a value from software register. The effective value converges onto port i_ana_ulps_rcv_en of lane_always_on block at lane-level." range="9" rwaccess="R/W"/> 
		<bitfield id="TM_ULP_RCV" width="1" begin="8" end="8" resetval="0x0" description="w_tm_ulp_rcv_en -  ulp_rcv_en value considered when selected to have it via software way." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD_SEL" width="1" begin="7" end="7" resetval="0x0" description="w_tm_lprxcd_sel - Select signal to choose the lprxcd's block enable value to analog between the one from lane_always_on or from the software way onto the port rxda_lprxcd_en on Analog interface." range="7" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD" width="1" begin="6" end="6" resetval="0x0" description="w_tm_lprxcd_en -  lprxcd_en value considered when selected to have it via software way." range="6" rwaccess="R/W"/> 
		<bitfield id="TM_FORCE_TX_STOP_STATE" width="1" begin="0" end="0" resetval="0x0" description="0' - No force on escape mode logic - Check polarity" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT2" offset="0x210" width="32" description="">
		<bitfield id="DIG_EXTRA_TEST_REG0" width="32" begin="31" end="0" resetval="0x0" description="Digital Extra Functional Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT3" offset="0x214" width="32" description="">
		<bitfield id="TM_DIAG_CAL_CLOCK_GATE_EN" width="1" begin="31" end="31" resetval="0x0" description="While running diagnostic calibrations, this acts as calibration's clock gate enable. Enable = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode wait time between two codes selection" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode wait time between two codes" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode initial wait time selection - Select signal to choose between the one from software way or the functional one. Functional value gets decided internally based on the psm_clock_freq input to Data-Lane." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode initial wait time - init_value considered when selected to choose it via software way." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT4" offset="0x218" width="32" description="">
		<bitfield id="TM_PREAMP_ANA_CAL_EN_SEL" width="1" begin="26" end="26" resetval="0x0" description="take analog calib en from logic or test reg" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_ANA_CAL_EN" width="1" begin="25" end="25" resetval="0x0" description="test mode analog calibration enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_CODE_TUNE" width="3" begin="17" end="15" resetval="0x0" description="final preamp cal code tune value" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="preamp calibration override code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="preamp calibration code override enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="test mode calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="test mode calibration run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT5" offset="0x21C" width="32" description="">
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode dcc comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode dcc comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode dcc comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode dcc comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT6" offset="0x220" width="32" description="">
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode dcc comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode dcc comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode dcc comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode dcc comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="dcc comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="dcc comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT7" offset="0x224" width="32" description="">
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode mixer comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode mixer comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode mixer comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode mixer comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT8" offset="0x228" width="32" description="">
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode mixer comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode mixer comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode mixer comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode mixer comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="mixer comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="mixer comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT9" offset="0x22C" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="posedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="posedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT10" offset="0x230" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="posedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="posedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="posedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="posedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="posedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="posedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="posedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="posedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT11" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT11" offset="0x234" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="posedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="posedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="posedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT12" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT12" offset="0x238" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="negedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="negedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT13" offset="0x23C" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="negedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="negedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="negedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="negedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="negedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="negedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="negedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="negedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT14" offset="0x240" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="negedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="negedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="negedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT15" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT15" offset="0x244" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT" width="1" begin="28" end="28" resetval="0x0" description="skew calibration analog max satiration test mode enable" range="28" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT_SEL" width="1" begin="27" end="27" resetval="0x0" description="skew calibration analog max satiration selection" range="27" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_LONG_WAIT_TIME" width="9" begin="26" end="18" resetval="0x0" description="skew calibration fast phase long wait time" range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_WAIT_TIME" width="9" begin="17" end="9" resetval="0x0" description="skew calibration fast phase wait time" range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="skew calibration initial wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT16" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT16" offset="0x248" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE" width="8" begin="26" end="19" resetval="0x0" description="skew calibration delay code test mode max value" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE_SEL" width="1" begin="18" end="18" resetval="0x0" description="skew calibration max code test reg selection" range="18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE" width="8" begin="17" end="10" resetval="0x0" description="skew calibration delay code test mode min value" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE_SEL" width="1" begin="9" end="9" resetval="0x0" description="skew calibration min code test reg selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_SPHASE_WAIT_TIME" width="9" begin="8" end="0" resetval="0x0" description="skew calibration slow phase wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT17" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT17" offset="0x24C" width="32" description="">
		<bitfield id="TM_SKEW_CAL_DESKEW_START_CODE" width="8" begin="7" end="0" resetval="0x0" description="skew calibration initial start code" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT18" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT18" offset="0x250" width="32" description="">
		<bitfield id="TM_DUCY_CORR_TIMER_ITER_COUNT" width="9" begin="17" end="9" resetval="0x0" description="duty cycle correction iteration wait time specified in this register will be considered when a non-zero value is speci fied here." range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="duty cycle correction initial wait time specified in this register will be considered when a non-zero value is speci fied here." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT19" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT19" offset="0x254" width="32" description="">
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE" width="5" begin="17" end="13" resetval="0x0" description="duty cycle correction test mode max value" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE_SEL" width="1" begin="12" end="12" resetval="0x0" description="duty cycle correction test mode max value selection" range="12" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE" width="5" begin="11" end="7" resetval="0x0" description="duty cycle correction test mode min value" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE_SEL" width="1" begin="6" end="6" resetval="0x0" description="duty cycle correction test mode min value selection" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE" width="5" begin="5" end="1" resetval="0x0" description="duty cycle correction test mode start code" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE_SEL" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction test mode start code selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT20" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT20" offset="0x258" width="32" description="">
		<bitfield id="TM_ANA_DESKEW_DCC_EN" width="1" begin="31" end="31" resetval="0x0" description="test mode analog deskew enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_ANA_DESKEW_DCC_EN_SEL" width="1" begin="30" end="30" resetval="0x0" description="test mode deskew analog enable selection" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_TUNE" width="3" begin="29" end="27" resetval="0x0" description="duty cycle correction code tune" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE_EN" width="1" begin="26" end="26" resetval="0x0" description="duty cycle correction code override enable" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE" width="4" begin="25" end="22" resetval="0x0" description="duty cycle correction override code" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_TUNE" width="5" begin="21" end="17" resetval="0x0" description="skew calibration delay line code tune" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE_EN" width="1" begin="16" end="16" resetval="0x0" description="skew calibration delay code override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE" width="7" begin="15" end="9" resetval="0x0" description="skew calibration delay line override code" range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="skew calibration process time test mode value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="skew calibration process time test mode value selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT21" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT21" offset="0x25C" width="32" description="">
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="delay line code averaging to dcc code averaging wait time" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="delay line code averaging to dcc code averaging wait time selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="total number of dcc codes to be taken for averaging in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection value for test mode number of dcc codes under averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT22" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT22" offset="0x260" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="after skew calibration is done, length of wait timer" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection value for length of wait time after deskew" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="number of deskew dealy codes to be taken for averaging" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selction for test mode number of delay line codes for averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT23" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT23" offset="0x264" width="32" description="">
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of dcc averaging to deskew averaging wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection of resolution time of dcc averaging to deskew averaging wait time" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of dcc averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection of resolution time of dcc averaging wait time" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT24" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT24" offset="0x268" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of deskew done wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selcetion of resolution time of deskew done wait time in test mode" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of deskew averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selection of resolution time of deskew averaging wait time in test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT25" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT25" offset="0x26C" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT26" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT26" offset="0x270" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT27" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT27" offset="0x274" width="32" description="">
		<bitfield id="TM_IDLE_TIME_LENGTH" width="8" begin="31" end="24" resetval="0x10" description="BIST_IDLE_TIME" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_MODE" width="3" begin="7" end="5" resetval="0x0" description="PRBS mode - when set to '1' PRBS mode is selected" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_PRBS_MODE" width="2" begin="4" end="3" resetval="0x3" description="BIST PRBS MODE 9 when 0x0" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="TM_FREEZE" width="1" begin="1" end="1" resetval="0x0" description="Freeze the LFSR contents after every packet or frame" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable signal for pattern checker" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT28" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT28" offset="0x278" width="32" description="">
		<bitfield id="TM_TEST_PAT4" width="8" begin="31" end="24" resetval="0x222" description="User registers to specify the BIST data4. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT3" width="8" begin="23" end="16" resetval="0x205" description="User registers to specify the BIST data3. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT2" width="8" begin="15" end="8" resetval="0x188" description="User registers to specify the BIST data2. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT1" width="8" begin="7" end="0" resetval="0x171" description="User registers to specify the BIST data1. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT29" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT29" offset="0x27C" width="32" description="">
		<bitfield id="TM_CLEAR_BIST" width="1" begin="28" end="28" resetval="0x0" description="Setting this will clear all the BIST related flags and counters." range="28" rwaccess="R/W"/> 
		<bitfield id="TM_PKT_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="Based on the default_mode design will consider the run-length from design or the programmed value specified here." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT30" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT30" offset="0x280" width="32" description="">
		<bitfield id="TM_LPRX_BIST_EN" width="1" begin="1" end="1" resetval="0x0" description="LPRX BIST is enbaled - rxda_lprx_bist_en - When '1', LP BIST is enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_HSRX_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="HSRX BIST is enbaled - rxda_hsrx_bist_en - when '1', HS BIST is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT31" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT31" offset="0x284" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT32" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT32" offset="0x288" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_ANA_TBIT2" offset="0x28C" width="32" description="">
		<bitfield id="ANA_READ_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog read register 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT33" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT33" offset="0x290" width="32" description="">
		<bitfield id="TM_PPI_CUR_STATE" width="8" begin="25" end="18" resetval="0x0" description="Current State of the SYNC detection FSM during the HS data receive mode or skew calibration mode" range="25 - 18" rwaccess="R"/> 
		<bitfield id="TM_CTRL_CUR_STATE" width="10" begin="17" end="8" resetval="0x128" description="current state status of HS receive FSM" range="17 - 8" rwaccess="R"/> 
		<bitfield id="TM_SYNC_PKT" width="8" begin="7" end="0" resetval="0x0" description="Status of received SYNC packet" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT34" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT34" offset="0x294" width="32" description="">
		<bitfield id="TM_LP_RX_CUR_STATE" width="5" begin="18" end="14" resetval="0x17" description="Current state of LP receiver FSM" range="18 - 14" rwaccess="R"/> 
		<bitfield id="TM_LP_STATUS" width="6" begin="13" end="8" resetval="0x0" description="Status of DP,DN pins of LPRX, LPCD, ULPRX respectively" range="13 - 8" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT35" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT35" offset="0x298" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT36" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT36" offset="0x29C" width="32" description="">
		<bitfield id="TM_MIX_COMP_ANA_RESP" width="1" begin="22" end="22" resetval="0x0" description="Mixer comparator analog response" range="22" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CALCODE" width="5" begin="21" end="17" resetval="0x0" description="Mixer comparator calibration code" range="21 - 17" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_NO_RESP" width="1" begin="16" end="16" resetval="0x0" description="Mixer comparator calibration has no response from analog" range="16" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_DONE" width="1" begin="15" end="15" resetval="0x0" description="Mixer comparator calibration is done properly" range="15" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_ANA_RESP" width="1" begin="14" end="14" resetval="0x0" description="Duty Cycle Comparator analog response" range="14" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CALCODE" width="5" begin="13" end="9" resetval="0x0" description="Duty cycle corrector comparator calibration code" range="13 - 9" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_NO_RESP" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle corrector comparator calibration has no response from analog" range="8" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_DONE" width="1" begin="7" end="7" resetval="0x0" description="Duty cycle corrector comparator calibration is done properly" range="7" rwaccess="R"/> 
		<bitfield id="TM_CALIB_CTRL_CUR_STATE" width="6" begin="6" end="1" resetval="0x0" description="If struck, indicates calibration FSM current state" range="6 - 1" rwaccess="R"/> 
		<bitfield id="TM_CUR_DRX_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="Current DRX lane calibrations are done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT37" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT37" offset="0x2A0" width="32" description="">
		<bitfield id="TM_ANA_RESP_STAT" width="1" begin="31" end="31" resetval="0x0" description="current analog or test mode response for which calibration is happening" range="31" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_CAL_CODE" width="6" begin="30" end="25" resetval="0x0" description="code going to analog" range="30 - 25" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_FINAL_CAL_CODE" width="8" begin="24" end="17" resetval="0x0" description="code decided to send to analog before tune" range="24 - 17" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_PREAMP_CODE" width="6" begin="16" end="11" resetval="0x0" description="calib code in posedge_data run" range="16 - 11" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_PREAMP_CODE" width="6" begin="10" end="5" resetval="0x0" description="calib code in negedge_data run" range="10 - 5" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_NO_RESP" width="1" begin="4" end="4" resetval="0x0" description="negedge_data run ha sno response" range="4" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_NO_RESP" width="1" begin="3" end="3" resetval="0x0" description="posedge_data run ha sno response" range="3" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_DONE" width="1" begin="2" end="2" resetval="0x0" description="negedge_data cal run is done " range="2" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_DONE" width="1" begin="1" end="1" resetval="0x0" description="posedge_data cal run is done " range="1" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="preamp calibration is done " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT38" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT38" offset="0x2A4" width="32" description="">
		<bitfield id="TM_POS_SAMP_STAT_SAMPLTM_POS_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="posedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="posedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for posedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT39" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT39" offset="0x2A8" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of posedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to posedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to posedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT40" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT40" offset="0x2AC" width="32" description="">
		<bitfield id="TM_NEG_SAMP_STAT_SAMPLTM_NEG_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="negedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="negedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for negedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT41" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT41" offset="0x2B0" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of negedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to negedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to negedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT42" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT42" offset="0x2B4" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_CUR_STATE" width="7" begin="28" end="22" resetval="0x1" description="Duty cycle correction logic current state" range="28 - 22" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_INIT_MIXER_VALUE" width="1" begin="21" end="21" resetval="0x0" description="Duty cycle correction initial comparator value" range="21" rwaccess="R"/> 
		<bitfield id="TM_SP_FIRST_TRIP_CODE" width="7" begin="20" end="14" resetval="0x0" description="slow phase first trip code" range="20 - 14" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_CUTM_DESKEW_DCC_STATE" width="4" begin="13" end="10" resetval="0x2" description="current state of the deskew FSM" range="13 - 10" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_SECOND_TIME" width="1" begin="9" end="9" resetval="0x0" description="if asserted, deskew FSM has gone into max saturation second time" range="9" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_FIRST_TIME" width="1" begin="8" end="8" resetval="0x0" description="if asserted, deskew FSM has got saturated once" range="8" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_FAST_PHASE_TRIP_CODE" width="7" begin="7" end="1" resetval="0x0" description="deskew FSM fast phase trip code" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MIX_COMP_INIT_VALUE" width="1" begin="0" end="0" resetval="0x0" description="deskew algorithm mixer initial value" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT43" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT43" offset="0x2B8" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_SKEW_CAL_CODE" width="7" begin="23" end="17" resetval="0x0" description="final code going to delay line" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_DCC_CODE" width="4" begin="16" end="13" resetval="0x8" description="final code going to duty cycle corrector" range="16 - 13" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DESKEW_FINAL_CODE" width="7" begin="12" end="6" resetval="0x0" description="delay line code before tuning" range="12 - 6" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DCC_FINAL_CODE" width="4" begin="5" end="2" resetval="0x8" description="ducy code before tuning" range="5 - 2" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DESKEW" width="1" begin="1" end="1" resetval="0x0" description="skew calibration is done" range="1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DCC" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT44" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT44" offset="0x2BC" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_CUTM_DESKEW_DCC_AVG_STATE" width="17" begin="16" end="0" resetval="0x22688" description="current state of deskew_dcc_averaging FSM" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT45" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT45" offset="0x2C0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT46" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT46" offset="0x2C4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT47" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT47" offset="0x2C8" width="32" description="">
		<bitfield id="W_PAT_CHE_ERROR_COUNT" width="16" begin="31" end="16" resetval="0x0" description="BIST Pattern checker error count's live status can be obtained by poling this field." range="31 - 16" rwaccess="R"/> 
		<bitfield id="W_PAT_CHE_PKT_COUNT" width="16" begin="15" end="0" resetval="0x0" description="BIST packet count's live status can be obtained by poling this field" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT48" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT48" offset="0x2CC" width="32" description="">
		<bitfield id="W_BIST_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status of HS data path comparision outcome, '0' means pass." range="2" rwaccess="R"/> 
		<bitfield id="R_PAT_CHE_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Informs BIST Pattern checker is not in sync with pattern generator - Check polarity" range="1" rwaccess="R"/> 
		<bitfield id="W_DRX_BIST_PASS" width="1" begin="0" end="0" resetval="0x0" description="Entire DRX has passed BIST when this bit's status is set." range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT49" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT49" offset="0x2D0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT50" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT50" offset="0x2D4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT51" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL0_RX_DIG_TBIT51" offset="0x2D8" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT0" offset="0x300" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT1" offset="0x304" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT0" offset="0x308" width="32" description="">
		<bitfield id="TM_1P5TO2P5G_MODE_SEL" width="1" begin="22" end="22" resetval="0x0" description="w_tm_1p5to2p5g_mode_sel - Select signal to choose mode_en based on top-level bandctrl input provided [or] from software register." range="22" rwaccess="R/W"/> 
		<bitfield id="TM_1P5TO2P5G_MODE_EN" width="1" begin="21" end="21" resetval="0x0" description="w_tm_1p5to2p5g_mode_en -  mode_en value considered when selected to have it via software way." range="21" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY" width="1" begin="20" end="20" resetval="0x0" description="w_tm_std_by -  tm_std_by value to be considered when selected to have it via software way. Part of control logic to initiate movement of calib_ctrl FSM." range="20" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY_SEL" width="1" begin="19" end="19" resetval="0x0" description="w_tm_std_by_sel - Select signal to choose between functional tm_std_by [or] from software register." range="19" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN" width="1" begin="18" end="18" resetval="0x0" description="w_tm_term_en - tm_term_en value to be considered when selected to have it via software way. Value provided here converges onto rxda_rx_term_en pin on alalog interface." range="18" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="w_tm_term_en_sel - Select signal to choose between functional term_en_sel [or] from software register." range="17" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Test mode settle count selection = 0 - Select signal to choose between functional settle_count [or] from software register. Value obtained in functional mode depends on the BandCtl and Settle_count_offset [i.e., bits[8:5] here]." range="16" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT" width="7" begin="15" end="9" resetval="0x0" description="Test mode settle count, if bit &#60;16> is set - settle_count value to be considered when selected to have it via software way." range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="SETTLE_COUNT_OFFSET_CORR" width="4" begin="8" end="5" resetval="0x0" description="Settle count offset correction value that adds up to the internal predifined settle count based on BandCtl which helps in deciding the final settle_count to be observed for." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_DISABLE_BCLK_PHASE_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="test mode to disable byte clock phase alignment 0-enable 1-disable" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT1" offset="0x30C" width="32" description="">
		<bitfield id="TM_ULP_RCV_SEL" width="1" begin="9" end="9" resetval="0x0" description="w_tm_ulp_rcv_sel - Select signal to choose between functional ulp_rcv_en or a value from software register. The effective value converges onto port i_ana_ulps_rcv_en of lane_always_on block at lane-level." range="9" rwaccess="R/W"/> 
		<bitfield id="TM_ULP_RCV" width="1" begin="8" end="8" resetval="0x0" description="w_tm_ulp_rcv_en -  ulp_rcv_en value considered when selected to have it via software way." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD_SEL" width="1" begin="7" end="7" resetval="0x0" description="w_tm_lprxcd_sel - Select signal to choose the lprxcd's block enable value to analog between the one from lane_always_on or from the software way onto the port rxda_lprxcd_en on Analog interface." range="7" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD" width="1" begin="6" end="6" resetval="0x0" description="w_tm_lprxcd_en -  lprxcd_en value considered when selected to have it via software way." range="6" rwaccess="R/W"/> 
		<bitfield id="TM_FORCE_TX_STOP_STATE" width="1" begin="0" end="0" resetval="0x0" description="0' - No force on escape mode logic - Check polarity" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT2" offset="0x310" width="32" description="">
		<bitfield id="DIG_EXTRA_TEST_REG0" width="32" begin="31" end="0" resetval="0x0" description="Digital Extra Functional Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT3" offset="0x314" width="32" description="">
		<bitfield id="TM_DIAG_CAL_CLOCK_GATE_EN" width="1" begin="31" end="31" resetval="0x0" description="While running diagnostic calibrations, this acts as calibration's clock gate enable. Enable = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode wait time between two codes selection" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode wait time between two codes" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode initial wait time selection - Select signal to choose between the one from software way or the functional one. Functional value gets decided internally based on the psm_clock_freq input to Data-Lane." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode initial wait time - init_value considered when selected to choose it via software way." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT4" offset="0x318" width="32" description="">
		<bitfield id="TM_PREAMP_ANA_CAL_EN_SEL" width="1" begin="26" end="26" resetval="0x0" description="take analog calib en from logic or test reg" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_ANA_CAL_EN" width="1" begin="25" end="25" resetval="0x0" description="test mode analog calibration enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_CODE_TUNE" width="3" begin="17" end="15" resetval="0x0" description="final preamp cal code tune value" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="preamp calibration override code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="preamp calibration code override enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="test mode calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="test mode calibration run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT5" offset="0x31C" width="32" description="">
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode dcc comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode dcc comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode dcc comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode dcc comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT6" offset="0x320" width="32" description="">
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode dcc comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode dcc comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode dcc comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode dcc comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="dcc comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="dcc comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT7" offset="0x324" width="32" description="">
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode mixer comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode mixer comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode mixer comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode mixer comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT8" offset="0x328" width="32" description="">
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode mixer comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode mixer comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode mixer comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode mixer comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="mixer comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="mixer comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT9" offset="0x32C" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="posedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="posedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT10" offset="0x330" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="posedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="posedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="posedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="posedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="posedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="posedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="posedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="posedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT11" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT11" offset="0x334" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="posedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="posedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="posedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT12" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT12" offset="0x338" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="negedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="negedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT13" offset="0x33C" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="negedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="negedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="negedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="negedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="negedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="negedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="negedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="negedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT14" offset="0x340" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="negedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="negedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="negedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT15" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT15" offset="0x344" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT" width="1" begin="28" end="28" resetval="0x0" description="skew calibration analog max satiration test mode enable" range="28" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT_SEL" width="1" begin="27" end="27" resetval="0x0" description="skew calibration analog max satiration selection" range="27" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_LONG_WAIT_TIME" width="9" begin="26" end="18" resetval="0x0" description="skew calibration fast phase long wait time" range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_WAIT_TIME" width="9" begin="17" end="9" resetval="0x0" description="skew calibration fast phase wait time" range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="skew calibration initial wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT16" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT16" offset="0x348" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE" width="8" begin="26" end="19" resetval="0x0" description="skew calibration delay code test mode max value" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE_SEL" width="1" begin="18" end="18" resetval="0x0" description="skew calibration max code test reg selection" range="18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE" width="8" begin="17" end="10" resetval="0x0" description="skew calibration delay code test mode min value" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE_SEL" width="1" begin="9" end="9" resetval="0x0" description="skew calibration min code test reg selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_SPHASE_WAIT_TIME" width="9" begin="8" end="0" resetval="0x0" description="skew calibration slow phase wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT17" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT17" offset="0x34C" width="32" description="">
		<bitfield id="TM_SKEW_CAL_DESKEW_START_CODE" width="8" begin="7" end="0" resetval="0x0" description="skew calibration initial start code" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT18" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT18" offset="0x350" width="32" description="">
		<bitfield id="TM_DUCY_CORR_TIMER_ITER_COUNT" width="9" begin="17" end="9" resetval="0x0" description="duty cycle correction iteration wait time specified in this register will be considered when a non-zero value is speci fied here." range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="duty cycle correction initial wait time specified in this register will be considered when a non-zero value is speci fied here." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT19" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT19" offset="0x354" width="32" description="">
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE" width="5" begin="17" end="13" resetval="0x0" description="duty cycle correction test mode max value" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE_SEL" width="1" begin="12" end="12" resetval="0x0" description="duty cycle correction test mode max value selection" range="12" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE" width="5" begin="11" end="7" resetval="0x0" description="duty cycle correction test mode min value" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE_SEL" width="1" begin="6" end="6" resetval="0x0" description="duty cycle correction test mode min value selection" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE" width="5" begin="5" end="1" resetval="0x0" description="duty cycle correction test mode start code" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE_SEL" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction test mode start code selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT20" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT20" offset="0x358" width="32" description="">
		<bitfield id="TM_ANA_DESKEW_DCC_EN" width="1" begin="31" end="31" resetval="0x0" description="test mode analog deskew enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_ANA_DESKEW_DCC_EN_SEL" width="1" begin="30" end="30" resetval="0x0" description="test mode deskew analog enable selection" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_TUNE" width="3" begin="29" end="27" resetval="0x0" description="duty cycle correction code tune" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE_EN" width="1" begin="26" end="26" resetval="0x0" description="duty cycle correction code override enable" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE" width="4" begin="25" end="22" resetval="0x0" description="duty cycle correction override code" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_TUNE" width="5" begin="21" end="17" resetval="0x0" description="skew calibration delay line code tune" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE_EN" width="1" begin="16" end="16" resetval="0x0" description="skew calibration delay code override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE" width="7" begin="15" end="9" resetval="0x0" description="skew calibration delay line override code" range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="skew calibration process time test mode value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="skew calibration process time test mode value selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT21" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT21" offset="0x35C" width="32" description="">
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="delay line code averaging to dcc code averaging wait time" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="delay line code averaging to dcc code averaging wait time selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="total number of dcc codes to be taken for averaging in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection value for test mode number of dcc codes under averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT22" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT22" offset="0x360" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="after skew calibration is done, length of wait timer" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection value for length of wait time after deskew" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="number of deskew dealy codes to be taken for averaging" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selction for test mode number of delay line codes for averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT23" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT23" offset="0x364" width="32" description="">
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of dcc averaging to deskew averaging wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection of resolution time of dcc averaging to deskew averaging wait time" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of dcc averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection of resolution time of dcc averaging wait time" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT24" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT24" offset="0x368" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of deskew done wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selcetion of resolution time of deskew done wait time in test mode" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of deskew averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selection of resolution time of deskew averaging wait time in test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT25" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT25" offset="0x36C" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT26" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT26" offset="0x370" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT27" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT27" offset="0x374" width="32" description="">
		<bitfield id="TM_IDLE_TIME_LENGTH" width="8" begin="31" end="24" resetval="0x10" description="BIST_IDLE_TIME" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_MODE" width="3" begin="7" end="5" resetval="0x0" description="PRBS mode - when set to '1' PRBS mode is selected" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_PRBS_MODE" width="2" begin="4" end="3" resetval="0x3" description="BIST PRBS MODE 9 when 0x0" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="TM_FREEZE" width="1" begin="1" end="1" resetval="0x0" description="Freeze the LFSR contents after every packet or frame" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable signal for pattern checker" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT28" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT28" offset="0x378" width="32" description="">
		<bitfield id="TM_TEST_PAT4" width="8" begin="31" end="24" resetval="0x222" description="User registers to specify the BIST data4. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT3" width="8" begin="23" end="16" resetval="0x205" description="User registers to specify the BIST data3. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT2" width="8" begin="15" end="8" resetval="0x188" description="User registers to specify the BIST data2. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT1" width="8" begin="7" end="0" resetval="0x171" description="User registers to specify the BIST data1. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT29" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT29" offset="0x37C" width="32" description="">
		<bitfield id="TM_CLEAR_BIST" width="1" begin="28" end="28" resetval="0x0" description="Setting this will clear all the BIST related flags and counters." range="28" rwaccess="R/W"/> 
		<bitfield id="TM_PKT_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="Based on the default_mode design will consider the run-length from design or the programmed value specified here." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT30" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT30" offset="0x380" width="32" description="">
		<bitfield id="TM_LPRX_BIST_EN" width="1" begin="1" end="1" resetval="0x0" description="LPRX BIST is enbaled - rxda_lprx_bist_en - When '1', LP BIST is enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_HSRX_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="HSRX BIST is enbaled - rxda_hsrx_bist_en - when '1', HS BIST is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT31" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT31" offset="0x384" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT32" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT32" offset="0x388" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_ANA_TBIT2" offset="0x38C" width="32" description="">
		<bitfield id="ANA_READ_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog read register 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT33" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT33" offset="0x390" width="32" description="">
		<bitfield id="TM_PPI_CUR_STATE" width="8" begin="25" end="18" resetval="0x0" description="Current State of the SYNC detection FSM during the HS data receive mode or skew calibration mode" range="25 - 18" rwaccess="R"/> 
		<bitfield id="TM_CTRL_CUR_STATE" width="10" begin="17" end="8" resetval="0x128" description="current state status of HS receive FSM" range="17 - 8" rwaccess="R"/> 
		<bitfield id="TM_SYNC_PKT" width="8" begin="7" end="0" resetval="0x0" description="Status of received SYNC packet" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT34" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT34" offset="0x394" width="32" description="">
		<bitfield id="TM_LP_RX_CUR_STATE" width="5" begin="18" end="14" resetval="0x17" description="Current state of LP receiver FSM" range="18 - 14" rwaccess="R"/> 
		<bitfield id="TM_LP_STATUS" width="6" begin="13" end="8" resetval="0x0" description="Status of DP,DN pins of LPRX, LPCD, ULPRX respectively" range="13 - 8" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT35" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT35" offset="0x398" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT36" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT36" offset="0x39C" width="32" description="">
		<bitfield id="TM_MIX_COMP_ANA_RESP" width="1" begin="22" end="22" resetval="0x0" description="Mixer comparator analog response" range="22" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CALCODE" width="5" begin="21" end="17" resetval="0x0" description="Mixer comparator calibration code" range="21 - 17" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_NO_RESP" width="1" begin="16" end="16" resetval="0x0" description="Mixer comparator calibration has no response from analog" range="16" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_DONE" width="1" begin="15" end="15" resetval="0x0" description="Mixer comparator calibration is done properly" range="15" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_ANA_RESP" width="1" begin="14" end="14" resetval="0x0" description="Duty Cycle Comparator analog response" range="14" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CALCODE" width="5" begin="13" end="9" resetval="0x0" description="Duty cycle corrector comparator calibration code" range="13 - 9" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_NO_RESP" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle corrector comparator calibration has no response from analog" range="8" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_DONE" width="1" begin="7" end="7" resetval="0x0" description="Duty cycle corrector comparator calibration is done properly" range="7" rwaccess="R"/> 
		<bitfield id="TM_CALIB_CTRL_CUR_STATE" width="6" begin="6" end="1" resetval="0x0" description="If struck, indicates calibration FSM current state" range="6 - 1" rwaccess="R"/> 
		<bitfield id="TM_CUR_DRX_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="Current DRX lane calibrations are done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT37" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT37" offset="0x3A0" width="32" description="">
		<bitfield id="TM_ANA_RESP_STAT" width="1" begin="31" end="31" resetval="0x0" description="current analog or test mode response for which calibration is happening" range="31" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_CAL_CODE" width="6" begin="30" end="25" resetval="0x0" description="code going to analog" range="30 - 25" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_FINAL_CAL_CODE" width="8" begin="24" end="17" resetval="0x0" description="code decided to send to analog before tune" range="24 - 17" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_PREAMP_CODE" width="6" begin="16" end="11" resetval="0x0" description="calib code in posedge_data run" range="16 - 11" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_PREAMP_CODE" width="6" begin="10" end="5" resetval="0x0" description="calib code in negedge_data run" range="10 - 5" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_NO_RESP" width="1" begin="4" end="4" resetval="0x0" description="negedge_data run ha sno response" range="4" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_NO_RESP" width="1" begin="3" end="3" resetval="0x0" description="posedge_data run ha sno response" range="3" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_DONE" width="1" begin="2" end="2" resetval="0x0" description="negedge_data cal run is done " range="2" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_DONE" width="1" begin="1" end="1" resetval="0x0" description="posedge_data cal run is done " range="1" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="preamp calibration is done " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT38" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT38" offset="0x3A4" width="32" description="">
		<bitfield id="TM_POS_SAMP_STAT_SAMPLTM_POS_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="posedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="posedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for posedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT39" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT39" offset="0x3A8" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of posedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to posedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to posedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT40" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT40" offset="0x3AC" width="32" description="">
		<bitfield id="TM_NEG_SAMP_STAT_SAMPLTM_NEG_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="negedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="negedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for negedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT41" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT41" offset="0x3B0" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of negedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to negedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to negedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT42" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT42" offset="0x3B4" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_CUR_STATE" width="7" begin="28" end="22" resetval="0x1" description="Duty cycle correction logic current state" range="28 - 22" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_INIT_MIXER_VALUE" width="1" begin="21" end="21" resetval="0x0" description="Duty cycle correction initial comparator value" range="21" rwaccess="R"/> 
		<bitfield id="TM_SP_FIRST_TRIP_CODE" width="7" begin="20" end="14" resetval="0x0" description="slow phase first trip code" range="20 - 14" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_CUTM_DESKEW_DCC_STATE" width="4" begin="13" end="10" resetval="0x2" description="current state of the deskew FSM" range="13 - 10" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_SECOND_TIME" width="1" begin="9" end="9" resetval="0x0" description="if asserted, deskew FSM has gone into max saturation second time" range="9" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_FIRST_TIME" width="1" begin="8" end="8" resetval="0x0" description="if asserted, deskew FSM has got saturated once" range="8" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_FAST_PHASE_TRIP_CODE" width="7" begin="7" end="1" resetval="0x0" description="deskew FSM fast phase trip code" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MIX_COMP_INIT_VALUE" width="1" begin="0" end="0" resetval="0x0" description="deskew algorithm mixer initial value" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT43" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT43" offset="0x3B8" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_SKEW_CAL_CODE" width="7" begin="23" end="17" resetval="0x0" description="final code going to delay line" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_DCC_CODE" width="4" begin="16" end="13" resetval="0x8" description="final code going to duty cycle corrector" range="16 - 13" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DESKEW_FINAL_CODE" width="7" begin="12" end="6" resetval="0x0" description="delay line code before tuning" range="12 - 6" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DCC_FINAL_CODE" width="4" begin="5" end="2" resetval="0x8" description="ducy code before tuning" range="5 - 2" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DESKEW" width="1" begin="1" end="1" resetval="0x0" description="skew calibration is done" range="1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DCC" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT44" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT44" offset="0x3BC" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_CUTM_DESKEW_DCC_AVG_STATE" width="17" begin="16" end="0" resetval="0x22688" description="current state of deskew_dcc_averaging FSM" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT45" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT45" offset="0x3C0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT46" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT46" offset="0x3C4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT47" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT47" offset="0x3C8" width="32" description="">
		<bitfield id="W_PAT_CHE_ERROR_COUNT" width="16" begin="31" end="16" resetval="0x0" description="BIST Pattern checker error count's live status can be obtained by poling this field." range="31 - 16" rwaccess="R"/> 
		<bitfield id="W_PAT_CHE_PKT_COUNT" width="16" begin="15" end="0" resetval="0x0" description="BIST packet count's live status can be obtained by poling this field" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT48" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT48" offset="0x3CC" width="32" description="">
		<bitfield id="W_BIST_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status of HS data path comparision outcome, '0' means pass." range="2" rwaccess="R"/> 
		<bitfield id="R_PAT_CHE_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Informs BIST Pattern checker is not in sync with pattern generator - Check polarity" range="1" rwaccess="R"/> 
		<bitfield id="W_DRX_BIST_PASS" width="1" begin="0" end="0" resetval="0x0" description="Entire DRX has passed BIST when this bit's status is set." range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT49" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT49" offset="0x3D0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT50" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT50" offset="0x3D4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT51" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL1_RX_DIG_TBIT51" offset="0x3D8" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT0" offset="0x400" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT1" offset="0x404" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT0" offset="0x408" width="32" description="">
		<bitfield id="TM_1P5TO2P5G_MODE_SEL" width="1" begin="22" end="22" resetval="0x0" description="w_tm_1p5to2p5g_mode_sel - Select signal to choose mode_en based on top-level bandctrl input provided [or] from software register." range="22" rwaccess="R/W"/> 
		<bitfield id="TM_1P5TO2P5G_MODE_EN" width="1" begin="21" end="21" resetval="0x0" description="w_tm_1p5to2p5g_mode_en -  mode_en value considered when selected to have it via software way." range="21" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY" width="1" begin="20" end="20" resetval="0x0" description="w_tm_std_by -  tm_std_by value to be considered when selected to have it via software way. Part of control logic to initiate movement of calib_ctrl FSM." range="20" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY_SEL" width="1" begin="19" end="19" resetval="0x0" description="w_tm_std_by_sel - Select signal to choose between functional tm_std_by [or] from software register." range="19" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN" width="1" begin="18" end="18" resetval="0x0" description="w_tm_term_en - tm_term_en value to be considered when selected to have it via software way. Value provided here converges onto rxda_rx_term_en pin on alalog interface." range="18" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="w_tm_term_en_sel - Select signal to choose between functional term_en_sel [or] from software register." range="17" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Test mode settle count selection = 0 - Select signal to choose between functional settle_count [or] from software register. Value obtained in functional mode depends on the BandCtl and Settle_count_offset [i.e., bits[8:5] here]." range="16" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT" width="7" begin="15" end="9" resetval="0x0" description="Test mode settle count, if bit &#60;16> is set - settle_count value to be considered when selected to have it via software way." range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="SETTLE_COUNT_OFFSET_CORR" width="4" begin="8" end="5" resetval="0x0" description="Settle count offset correction value that adds up to the internal predifined settle count based on BandCtl which helps in deciding the final settle_count to be observed for." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_DISABLE_BCLK_PHASE_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="test mode to disable byte clock phase alignment 0-enable 1-disable" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT1" offset="0x40C" width="32" description="">
		<bitfield id="TM_ULP_RCV_SEL" width="1" begin="9" end="9" resetval="0x0" description="w_tm_ulp_rcv_sel - Select signal to choose between functional ulp_rcv_en or a value from software register. The effective value converges onto port i_ana_ulps_rcv_en of lane_always_on block at lane-level." range="9" rwaccess="R/W"/> 
		<bitfield id="TM_ULP_RCV" width="1" begin="8" end="8" resetval="0x0" description="w_tm_ulp_rcv_en -  ulp_rcv_en value considered when selected to have it via software way." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD_SEL" width="1" begin="7" end="7" resetval="0x0" description="w_tm_lprxcd_sel - Select signal to choose the lprxcd's block enable value to analog between the one from lane_always_on or from the software way onto the port rxda_lprxcd_en on Analog interface." range="7" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD" width="1" begin="6" end="6" resetval="0x0" description="w_tm_lprxcd_en -  lprxcd_en value considered when selected to have it via software way." range="6" rwaccess="R/W"/> 
		<bitfield id="TM_FORCE_TX_STOP_STATE" width="1" begin="0" end="0" resetval="0x0" description="0' - No force on escape mode logic - Check polarity" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT2" offset="0x410" width="32" description="">
		<bitfield id="DIG_EXTRA_TEST_REG0" width="32" begin="31" end="0" resetval="0x0" description="Digital Extra Functional Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT3" offset="0x414" width="32" description="">
		<bitfield id="TM_DIAG_CAL_CLOCK_GATE_EN" width="1" begin="31" end="31" resetval="0x0" description="While running diagnostic calibrations, this acts as calibration's clock gate enable. Enable = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode wait time between two codes selection" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode wait time between two codes" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode initial wait time selection - Select signal to choose between the one from software way or the functional one. Functional value gets decided internally based on the psm_clock_freq input to Data-Lane." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode initial wait time - init_value considered when selected to choose it via software way." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT4" offset="0x418" width="32" description="">
		<bitfield id="TM_PREAMP_ANA_CAL_EN_SEL" width="1" begin="26" end="26" resetval="0x0" description="take analog calib en from logic or test reg" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_ANA_CAL_EN" width="1" begin="25" end="25" resetval="0x0" description="test mode analog calibration enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_CODE_TUNE" width="3" begin="17" end="15" resetval="0x0" description="final preamp cal code tune value" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="preamp calibration override code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="preamp calibration code override enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="test mode calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="test mode calibration run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT5" offset="0x41C" width="32" description="">
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode dcc comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode dcc comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode dcc comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode dcc comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT6" offset="0x420" width="32" description="">
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode dcc comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode dcc comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode dcc comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode dcc comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="dcc comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="dcc comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT7" offset="0x424" width="32" description="">
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode mixer comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode mixer comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode mixer comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode mixer comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT8" offset="0x428" width="32" description="">
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode mixer comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode mixer comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode mixer comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode mixer comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="mixer comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="mixer comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT9" offset="0x42C" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="posedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="posedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT10" offset="0x430" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="posedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="posedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="posedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="posedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="posedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="posedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="posedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="posedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT11" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT11" offset="0x434" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="posedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="posedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="posedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT12" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT12" offset="0x438" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="negedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="negedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT13" offset="0x43C" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="negedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="negedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="negedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="negedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="negedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="negedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="negedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="negedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT14" offset="0x440" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="negedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="negedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="negedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT15" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT15" offset="0x444" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT" width="1" begin="28" end="28" resetval="0x0" description="skew calibration analog max satiration test mode enable" range="28" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT_SEL" width="1" begin="27" end="27" resetval="0x0" description="skew calibration analog max satiration selection" range="27" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_LONG_WAIT_TIME" width="9" begin="26" end="18" resetval="0x0" description="skew calibration fast phase long wait time" range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_WAIT_TIME" width="9" begin="17" end="9" resetval="0x0" description="skew calibration fast phase wait time" range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="skew calibration initial wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT16" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT16" offset="0x448" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE" width="8" begin="26" end="19" resetval="0x0" description="skew calibration delay code test mode max value" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE_SEL" width="1" begin="18" end="18" resetval="0x0" description="skew calibration max code test reg selection" range="18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE" width="8" begin="17" end="10" resetval="0x0" description="skew calibration delay code test mode min value" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE_SEL" width="1" begin="9" end="9" resetval="0x0" description="skew calibration min code test reg selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_SPHASE_WAIT_TIME" width="9" begin="8" end="0" resetval="0x0" description="skew calibration slow phase wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT17" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT17" offset="0x44C" width="32" description="">
		<bitfield id="TM_SKEW_CAL_DESKEW_START_CODE" width="8" begin="7" end="0" resetval="0x0" description="skew calibration initial start code" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT18" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT18" offset="0x450" width="32" description="">
		<bitfield id="TM_DUCY_CORR_TIMER_ITER_COUNT" width="9" begin="17" end="9" resetval="0x0" description="duty cycle correction iteration wait time specified in this register will be considered when a non-zero value is speci fied here." range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="duty cycle correction initial wait time specified in this register will be considered when a non-zero value is speci fied here." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT19" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT19" offset="0x454" width="32" description="">
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE" width="5" begin="17" end="13" resetval="0x0" description="duty cycle correction test mode max value" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE_SEL" width="1" begin="12" end="12" resetval="0x0" description="duty cycle correction test mode max value selection" range="12" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE" width="5" begin="11" end="7" resetval="0x0" description="duty cycle correction test mode min value" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE_SEL" width="1" begin="6" end="6" resetval="0x0" description="duty cycle correction test mode min value selection" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE" width="5" begin="5" end="1" resetval="0x0" description="duty cycle correction test mode start code" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE_SEL" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction test mode start code selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT20" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT20" offset="0x458" width="32" description="">
		<bitfield id="TM_ANA_DESKEW_DCC_EN" width="1" begin="31" end="31" resetval="0x0" description="test mode analog deskew enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_ANA_DESKEW_DCC_EN_SEL" width="1" begin="30" end="30" resetval="0x0" description="test mode deskew analog enable selection" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_TUNE" width="3" begin="29" end="27" resetval="0x0" description="duty cycle correction code tune" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE_EN" width="1" begin="26" end="26" resetval="0x0" description="duty cycle correction code override enable" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE" width="4" begin="25" end="22" resetval="0x0" description="duty cycle correction override code" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_TUNE" width="5" begin="21" end="17" resetval="0x0" description="skew calibration delay line code tune" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE_EN" width="1" begin="16" end="16" resetval="0x0" description="skew calibration delay code override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE" width="7" begin="15" end="9" resetval="0x0" description="skew calibration delay line override code" range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="skew calibration process time test mode value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="skew calibration process time test mode value selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT21" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT21" offset="0x45C" width="32" description="">
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="delay line code averaging to dcc code averaging wait time" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="delay line code averaging to dcc code averaging wait time selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="total number of dcc codes to be taken for averaging in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection value for test mode number of dcc codes under averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT22" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT22" offset="0x460" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="after skew calibration is done, length of wait timer" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection value for length of wait time after deskew" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="number of deskew dealy codes to be taken for averaging" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selction for test mode number of delay line codes for averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT23" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT23" offset="0x464" width="32" description="">
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of dcc averaging to deskew averaging wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection of resolution time of dcc averaging to deskew averaging wait time" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of dcc averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection of resolution time of dcc averaging wait time" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT24" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT24" offset="0x468" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of deskew done wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selcetion of resolution time of deskew done wait time in test mode" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of deskew averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selection of resolution time of deskew averaging wait time in test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT25" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT25" offset="0x46C" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT26" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT26" offset="0x470" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT27" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT27" offset="0x474" width="32" description="">
		<bitfield id="TM_IDLE_TIME_LENGTH" width="8" begin="31" end="24" resetval="0x10" description="BIST_IDLE_TIME" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_MODE" width="3" begin="7" end="5" resetval="0x0" description="PRBS mode - when set to '1' PRBS mode is selected" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_PRBS_MODE" width="2" begin="4" end="3" resetval="0x3" description="BIST PRBS MODE 9 when 0x0" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="TM_FREEZE" width="1" begin="1" end="1" resetval="0x0" description="Freeze the LFSR contents after every packet or frame" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable signal for pattern checker" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT28" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT28" offset="0x478" width="32" description="">
		<bitfield id="TM_TEST_PAT4" width="8" begin="31" end="24" resetval="0x222" description="User registers to specify the BIST data4. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT3" width="8" begin="23" end="16" resetval="0x205" description="User registers to specify the BIST data3. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT2" width="8" begin="15" end="8" resetval="0x188" description="User registers to specify the BIST data2. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT1" width="8" begin="7" end="0" resetval="0x171" description="User registers to specify the BIST data1. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT29" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT29" offset="0x47C" width="32" description="">
		<bitfield id="TM_CLEAR_BIST" width="1" begin="28" end="28" resetval="0x0" description="Setting this will clear all the BIST related flags and counters." range="28" rwaccess="R/W"/> 
		<bitfield id="TM_PKT_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="Based on the default_mode design will consider the run-length from design or the programmed value specified here." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT30" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT30" offset="0x480" width="32" description="">
		<bitfield id="TM_LPRX_BIST_EN" width="1" begin="1" end="1" resetval="0x0" description="LPRX BIST is enbaled - rxda_lprx_bist_en - When '1', LP BIST is enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_HSRX_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="HSRX BIST is enbaled - rxda_hsrx_bist_en - when '1', HS BIST is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT31" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT31" offset="0x484" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT32" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT32" offset="0x488" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_ANA_TBIT2" offset="0x48C" width="32" description="">
		<bitfield id="ANA_READ_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog read register 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT33" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT33" offset="0x490" width="32" description="">
		<bitfield id="TM_PPI_CUR_STATE" width="8" begin="25" end="18" resetval="0x0" description="Current State of the SYNC detection FSM during the HS data receive mode or skew calibration mode" range="25 - 18" rwaccess="R"/> 
		<bitfield id="TM_CTRL_CUR_STATE" width="10" begin="17" end="8" resetval="0x128" description="current state status of HS receive FSM" range="17 - 8" rwaccess="R"/> 
		<bitfield id="TM_SYNC_PKT" width="8" begin="7" end="0" resetval="0x0" description="Status of received SYNC packet" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT34" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT34" offset="0x494" width="32" description="">
		<bitfield id="TM_LP_RX_CUR_STATE" width="5" begin="18" end="14" resetval="0x17" description="Current state of LP receiver FSM" range="18 - 14" rwaccess="R"/> 
		<bitfield id="TM_LP_STATUS" width="6" begin="13" end="8" resetval="0x0" description="Status of DP,DN pins of LPRX, LPCD, ULPRX respectively" range="13 - 8" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT35" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT35" offset="0x498" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT36" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT36" offset="0x49C" width="32" description="">
		<bitfield id="TM_MIX_COMP_ANA_RESP" width="1" begin="22" end="22" resetval="0x0" description="Mixer comparator analog response" range="22" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CALCODE" width="5" begin="21" end="17" resetval="0x0" description="Mixer comparator calibration code" range="21 - 17" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_NO_RESP" width="1" begin="16" end="16" resetval="0x0" description="Mixer comparator calibration has no response from analog" range="16" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_DONE" width="1" begin="15" end="15" resetval="0x0" description="Mixer comparator calibration is done properly" range="15" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_ANA_RESP" width="1" begin="14" end="14" resetval="0x0" description="Duty Cycle Comparator analog response" range="14" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CALCODE" width="5" begin="13" end="9" resetval="0x0" description="Duty cycle corrector comparator calibration code" range="13 - 9" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_NO_RESP" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle corrector comparator calibration has no response from analog" range="8" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_DONE" width="1" begin="7" end="7" resetval="0x0" description="Duty cycle corrector comparator calibration is done properly" range="7" rwaccess="R"/> 
		<bitfield id="TM_CALIB_CTRL_CUR_STATE" width="6" begin="6" end="1" resetval="0x0" description="If struck, indicates calibration FSM current state" range="6 - 1" rwaccess="R"/> 
		<bitfield id="TM_CUR_DRX_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="Current DRX lane calibrations are done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT37" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT37" offset="0x4A0" width="32" description="">
		<bitfield id="TM_ANA_RESP_STAT" width="1" begin="31" end="31" resetval="0x0" description="current analog or test mode response for which calibration is happening" range="31" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_CAL_CODE" width="6" begin="30" end="25" resetval="0x0" description="code going to analog" range="30 - 25" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_FINAL_CAL_CODE" width="8" begin="24" end="17" resetval="0x0" description="code decided to send to analog before tune" range="24 - 17" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_PREAMP_CODE" width="6" begin="16" end="11" resetval="0x0" description="calib code in posedge_data run" range="16 - 11" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_PREAMP_CODE" width="6" begin="10" end="5" resetval="0x0" description="calib code in negedge_data run" range="10 - 5" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_NO_RESP" width="1" begin="4" end="4" resetval="0x0" description="negedge_data run ha sno response" range="4" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_NO_RESP" width="1" begin="3" end="3" resetval="0x0" description="posedge_data run ha sno response" range="3" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_DONE" width="1" begin="2" end="2" resetval="0x0" description="negedge_data cal run is done " range="2" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_DONE" width="1" begin="1" end="1" resetval="0x0" description="posedge_data cal run is done " range="1" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="preamp calibration is done " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT38" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT38" offset="0x4A4" width="32" description="">
		<bitfield id="TM_POS_SAMP_STAT_SAMPLTM_POS_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="posedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="posedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for posedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT39" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT39" offset="0x4A8" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of posedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to posedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to posedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT40" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT40" offset="0x4AC" width="32" description="">
		<bitfield id="TM_NEG_SAMP_STAT_SAMPLTM_NEG_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="negedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="negedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for negedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT41" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT41" offset="0x4B0" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of negedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to negedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to negedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT42" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT42" offset="0x4B4" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_CUR_STATE" width="7" begin="28" end="22" resetval="0x1" description="Duty cycle correction logic current state" range="28 - 22" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_INIT_MIXER_VALUE" width="1" begin="21" end="21" resetval="0x0" description="Duty cycle correction initial comparator value" range="21" rwaccess="R"/> 
		<bitfield id="TM_SP_FIRST_TRIP_CODE" width="7" begin="20" end="14" resetval="0x0" description="slow phase first trip code" range="20 - 14" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_CUTM_DESKEW_DCC_STATE" width="4" begin="13" end="10" resetval="0x2" description="current state of the deskew FSM" range="13 - 10" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_SECOND_TIME" width="1" begin="9" end="9" resetval="0x0" description="if asserted, deskew FSM has gone into max saturation second time" range="9" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_FIRST_TIME" width="1" begin="8" end="8" resetval="0x0" description="if asserted, deskew FSM has got saturated once" range="8" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_FAST_PHASE_TRIP_CODE" width="7" begin="7" end="1" resetval="0x0" description="deskew FSM fast phase trip code" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MIX_COMP_INIT_VALUE" width="1" begin="0" end="0" resetval="0x0" description="deskew algorithm mixer initial value" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT43" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT43" offset="0x4B8" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_SKEW_CAL_CODE" width="7" begin="23" end="17" resetval="0x0" description="final code going to delay line" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_DCC_CODE" width="4" begin="16" end="13" resetval="0x8" description="final code going to duty cycle corrector" range="16 - 13" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DESKEW_FINAL_CODE" width="7" begin="12" end="6" resetval="0x0" description="delay line code before tuning" range="12 - 6" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DCC_FINAL_CODE" width="4" begin="5" end="2" resetval="0x8" description="ducy code before tuning" range="5 - 2" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DESKEW" width="1" begin="1" end="1" resetval="0x0" description="skew calibration is done" range="1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DCC" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT44" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT44" offset="0x4BC" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_CUTM_DESKEW_DCC_AVG_STATE" width="17" begin="16" end="0" resetval="0x22688" description="current state of deskew_dcc_averaging FSM" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT45" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT45" offset="0x4C0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT46" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT46" offset="0x4C4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT47" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT47" offset="0x4C8" width="32" description="">
		<bitfield id="W_PAT_CHE_ERROR_COUNT" width="16" begin="31" end="16" resetval="0x0" description="BIST Pattern checker error count's live status can be obtained by poling this field." range="31 - 16" rwaccess="R"/> 
		<bitfield id="W_PAT_CHE_PKT_COUNT" width="16" begin="15" end="0" resetval="0x0" description="BIST packet count's live status can be obtained by poling this field" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT48" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT48" offset="0x4CC" width="32" description="">
		<bitfield id="W_BIST_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status of HS data path comparision outcome, '0' means pass." range="2" rwaccess="R"/> 
		<bitfield id="R_PAT_CHE_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Informs BIST Pattern checker is not in sync with pattern generator - Check polarity" range="1" rwaccess="R"/> 
		<bitfield id="W_DRX_BIST_PASS" width="1" begin="0" end="0" resetval="0x0" description="Entire DRX has passed BIST when this bit's status is set." range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT49" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT49" offset="0x4D0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT50" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT50" offset="0x4D4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT51" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL2_RX_DIG_TBIT51" offset="0x4D8" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT0" offset="0x500" width="32" description="">
		<bitfield id="ANA_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog Test register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT1" offset="0x504" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT0" offset="0x508" width="32" description="">
		<bitfield id="TM_1P5TO2P5G_MODE_SEL" width="1" begin="22" end="22" resetval="0x0" description="w_tm_1p5to2p5g_mode_sel - Select signal to choose mode_en based on top-level bandctrl input provided [or] from software register." range="22" rwaccess="R/W"/> 
		<bitfield id="TM_1P5TO2P5G_MODE_EN" width="1" begin="21" end="21" resetval="0x0" description="w_tm_1p5to2p5g_mode_en -  mode_en value considered when selected to have it via software way." range="21" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY" width="1" begin="20" end="20" resetval="0x0" description="w_tm_std_by -  tm_std_by value to be considered when selected to have it via software way. Part of control logic to initiate movement of calib_ctrl FSM." range="20" rwaccess="R/W"/> 
		<bitfield id="TM_STD_BY_SEL" width="1" begin="19" end="19" resetval="0x0" description="w_tm_std_by_sel - Select signal to choose between functional tm_std_by [or] from software register." range="19" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN" width="1" begin="18" end="18" resetval="0x0" description="w_tm_term_en - tm_term_en value to be considered when selected to have it via software way. Value provided here converges onto rxda_rx_term_en pin on alalog interface." range="18" rwaccess="R/W"/> 
		<bitfield id="TM_TERM_EN_SEL" width="1" begin="17" end="17" resetval="0x0" description="w_tm_term_en_sel - Select signal to choose between functional term_en_sel [or] from software register." range="17" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Test mode settle count selection = 0 - Select signal to choose between functional settle_count [or] from software register. Value obtained in functional mode depends on the BandCtl and Settle_count_offset [i.e., bits[8:5] here]." range="16" rwaccess="R/W"/> 
		<bitfield id="TM_SETTLE_COUNT" width="7" begin="15" end="9" resetval="0x0" description="Test mode settle count, if bit &#60;16> is set - settle_count value to be considered when selected to have it via software way." range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="SETTLE_COUNT_OFFSET_CORR" width="4" begin="8" end="5" resetval="0x0" description="Settle count offset correction value that adds up to the internal predifined settle count based on BandCtl which helps in deciding the final settle_count to be observed for." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_DISABLE_BCLK_PHASE_ALIGN" width="1" begin="4" end="4" resetval="0x0" description="test mode to disable byte clock phase alignment 0-enable 1-disable" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT1" offset="0x50C" width="32" description="">
		<bitfield id="TM_ULP_RCV_SEL" width="1" begin="9" end="9" resetval="0x0" description="w_tm_ulp_rcv_sel - Select signal to choose between functional ulp_rcv_en or a value from software register. The effective value converges onto port i_ana_ulps_rcv_en of lane_always_on block at lane-level." range="9" rwaccess="R/W"/> 
		<bitfield id="TM_ULP_RCV" width="1" begin="8" end="8" resetval="0x0" description="w_tm_ulp_rcv_en -  ulp_rcv_en value considered when selected to have it via software way." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD_SEL" width="1" begin="7" end="7" resetval="0x0" description="w_tm_lprxcd_sel - Select signal to choose the lprxcd's block enable value to analog between the one from lane_always_on or from the software way onto the port rxda_lprxcd_en on Analog interface." range="7" rwaccess="R/W"/> 
		<bitfield id="TM_LPRXCD" width="1" begin="6" end="6" resetval="0x0" description="w_tm_lprxcd_en -  lprxcd_en value considered when selected to have it via software way." range="6" rwaccess="R/W"/> 
		<bitfield id="TM_FORCE_TX_STOP_STATE" width="1" begin="0" end="0" resetval="0x0" description="0' - No force on escape mode logic - Check polarity" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT2" offset="0x510" width="32" description="">
		<bitfield id="DIG_EXTRA_TEST_REG0" width="32" begin="31" end="0" resetval="0x0" description="Digital Extra Functional Test Register 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT3" offset="0x514" width="32" description="">
		<bitfield id="TM_DIAG_CAL_CLOCK_GATE_EN" width="1" begin="31" end="31" resetval="0x0" description="While running diagnostic calibrations, this acts as calibration's clock gate enable. Enable = 1" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode wait time between two codes selection" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode wait time between two codes" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode initial wait time selection - Select signal to choose between the one from software way or the functional one. Functional value gets decided internally based on the psm_clock_freq input to Data-Lane." range="8" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode initial wait time - init_value considered when selected to choose it via software way." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT4" offset="0x518" width="32" description="">
		<bitfield id="TM_PREAMP_ANA_CAL_EN_SEL" width="1" begin="26" end="26" resetval="0x0" description="take analog calib en from logic or test reg" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_ANA_CAL_EN" width="1" begin="25" end="25" resetval="0x0" description="test mode analog calibration enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_CODE_TUNE" width="3" begin="17" end="15" resetval="0x0" description="final preamp cal code tune value" range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="preamp calibration override code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="preamp calibration code override enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="test mode calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_PREAMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="test mode calibration run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT5" offset="0x51C" width="32" description="">
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode dcc comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode dcc comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode dcc comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode dcc comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT6" offset="0x520" width="32" description="">
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode dcc comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode dcc comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode dcc comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode dcc comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="dcc comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="dcc comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT7" offset="0x524" width="32" description="">
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="17" end="17" resetval="0x0" description="test mode mixer comp calibration itertaion time enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_ITER_WAIT_TIME" width="8" begin="16" end="9" resetval="0x0" description="test mode mixer comp calibration iteration time" range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="8" end="8" resetval="0x0" description="test mode mixer comp calibration initial wait time enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="test mode mixer comp calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT8" offset="0x528" width="32" description="">
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN_SEL" width="1" begin="20" end="20" resetval="0x0" description="take analog calib en from logic or test reg" range="20" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_ANA_CAL_EN" width="1" begin="19" end="19" resetval="0x0" description="test mode mixer comp cal analog enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_CODE_TUNE" width="3" begin="15" end="13" resetval="0x0" description="test mode mixer comp calibration code tune value" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_CODE" width="6" begin="12" end="7" resetval="0x0" description="test mode mixer comp calibration code overirde" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="test mode mixer comp calibration override code enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN_SEL" width="1" begin="5" end="5" resetval="0x0" description="mixer comp calibration run selection" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_MIXER_COMP_CAL_RUN" width="1" begin="4" end="4" resetval="0x0" description="mixer comp calibration test mode run" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT9" offset="0x52C" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="posedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="posedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT10" offset="0x530" width="32" description="">
		<bitfield id="TM_POS_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="posedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="posedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="posedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="posedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="posedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="posedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="posedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="posedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT11" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT11" offset="0x534" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="posedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="posedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_POS_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="posedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT12" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT12" offset="0x538" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME" width="8" begin="15" end="8" resetval="0x0" description="negedge sampler calibration ieration time between codes" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME" width="8" begin="7" end="0" resetval="0x0" description="negedge sampler calibration initial wait time" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT13" offset="0x53C" width="32" description="">
		<bitfield id="TM_NEG_SAMP_CAL_ITER_WAIT_TIME_EN" width="1" begin="31" end="31" resetval="0x0" description="negedge sampler calibration test mode iteration wait time enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_INIT_WAIT_TIME_EN" width="1" begin="30" end="30" resetval="0x0" description="negedge sampler calibration test mode initial wait time enable" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_CODE" width="8" begin="23" end="16" resetval="0x0" description="negedge sampler calibration override mcal_code" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_MCAL_OVERRIDE_EN" width="1" begin="15" end="15" resetval="0x0" description="negedge sampler calibration mcal_code override en" range="15" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_CODE" width="8" begin="14" end="7" resetval="0x0" description="negedge sampler calibration override pcal_code" range="14 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_PCAL_OVERRIDE_EN" width="1" begin="6" end="6" resetval="0x0" description="negedge sampler calibration pcal_code override en" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN" width="1" begin="5" end="5" resetval="0x0" description="negedge sampler calibration test mode run" range="5" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_RUN_SEL" width="1" begin="4" end="4" resetval="0x0" description="negedge sampler calibration test mode selection" range="4" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT14" offset="0x540" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN_SEL" width="1" begin="9" end="9" resetval="0x0" description="negedge sampler calibration analog calib enable selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_ANA_CAL_EN" width="1" begin="8" end="8" resetval="0x0" description="negedge sampler calibration analog calibration enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TM_NEG_SAMP_CAL_CODE_TUNE" width="3" begin="2" end="0" resetval="0x0" description="negedge sampler calibration tune code" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT15" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT15" offset="0x544" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT" width="1" begin="28" end="28" resetval="0x0" description="skew calibration analog max satiration test mode enable" range="28" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ANA_DESKEW_MAX_SAT_SEL" width="1" begin="27" end="27" resetval="0x0" description="skew calibration analog max satiration selection" range="27" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_LONG_WAIT_TIME" width="9" begin="26" end="18" resetval="0x0" description="skew calibration fast phase long wait time" range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_FPHASE_WAIT_TIME" width="9" begin="17" end="9" resetval="0x0" description="skew calibration fast phase wait time" range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="skew calibration initial wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT16" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT16" offset="0x548" width="32" description="">
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE" width="8" begin="26" end="19" resetval="0x0" description="skew calibration delay code test mode max value" range="26 - 19" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MAX_VALUE_SEL" width="1" begin="18" end="18" resetval="0x0" description="skew calibration max code test reg selection" range="18" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE" width="8" begin="17" end="10" resetval="0x0" description="skew calibration delay code test mode min value" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_ACC_CODE_MIN_VALUE_SEL" width="1" begin="9" end="9" resetval="0x0" description="skew calibration min code test reg selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_SKEW_CAL_SPHASE_WAIT_TIME" width="9" begin="8" end="0" resetval="0x0" description="skew calibration slow phase wait time" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT17" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT17" offset="0x54C" width="32" description="">
		<bitfield id="TM_SKEW_CAL_DESKEW_START_CODE" width="8" begin="7" end="0" resetval="0x0" description="skew calibration initial start code" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT18" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT18" offset="0x550" width="32" description="">
		<bitfield id="TM_DUCY_CORR_TIMER_ITER_COUNT" width="9" begin="17" end="9" resetval="0x0" description="duty cycle correction iteration wait time specified in this register will be considered when a non-zero value is speci fied here." range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_TIMER_INIT_COUNT" width="9" begin="8" end="0" resetval="0x0" description="duty cycle correction initial wait time specified in this register will be considered when a non-zero value is speci fied here." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT19" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT19" offset="0x554" width="32" description="">
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE" width="5" begin="17" end="13" resetval="0x0" description="duty cycle correction test mode max value" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MAX_VALUE_SEL" width="1" begin="12" end="12" resetval="0x0" description="duty cycle correction test mode max value selection" range="12" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE" width="5" begin="11" end="7" resetval="0x0" description="duty cycle correction test mode min value" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_CODE_MIN_VALUE_SEL" width="1" begin="6" end="6" resetval="0x0" description="duty cycle correction test mode min value selection" range="6" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE" width="5" begin="5" end="1" resetval="0x0" description="duty cycle correction test mode start code" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DUCY_CORR_ACC_START_CODE_SEL" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction test mode start code selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT20" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT20" offset="0x558" width="32" description="">
		<bitfield id="TM_ANA_DESKEW_DCC_EN" width="1" begin="31" end="31" resetval="0x0" description="test mode analog deskew enable" range="31" rwaccess="R/W"/> 
		<bitfield id="TM_ANA_DESKEW_DCC_EN_SEL" width="1" begin="30" end="30" resetval="0x0" description="test mode deskew analog enable selection" range="30" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_TUNE" width="3" begin="29" end="27" resetval="0x0" description="duty cycle correction code tune" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE_EN" width="1" begin="26" end="26" resetval="0x0" description="duty cycle correction code override enable" range="26" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_CODE_OVERRIDE" width="4" begin="25" end="22" resetval="0x0" description="duty cycle correction override code" range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_TUNE" width="5" begin="21" end="17" resetval="0x0" description="skew calibration delay line code tune" range="21 - 17" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE_EN" width="1" begin="16" end="16" resetval="0x0" description="skew calibration delay code override enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_CODE_OVERRIDE" width="7" begin="15" end="9" resetval="0x0" description="skew calibration delay line override code" range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="skew calibration process time test mode value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_PROC_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="skew calibration process time test mode value selection" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT21" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT21" offset="0x55C" width="32" description="">
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="delay line code averaging to dcc code averaging wait time" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="delay line code averaging to dcc code averaging wait time selection" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="total number of dcc codes to be taken for averaging in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection value for test mode number of dcc codes under averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT22" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT22" offset="0x560" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="after skew calibration is done, length of wait timer" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection value for length of wait time after deskew" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="number of deskew dealy codes to be taken for averaging" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_LENG_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selction for test mode number of delay line codes for averaging" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT23" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT23" offset="0x564" width="32" description="">
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of dcc averaging to deskew averaging wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_AVG2AVG_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selection of resolution time of dcc averaging to deskew averaging wait time" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of dcc averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DCC_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="test mode selection of resolution time of dcc averaging wait time" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT24" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT24" offset="0x568" width="32" description="">
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL" width="8" begin="17" end="10" resetval="0x0" description="resolution time of deskew done wait time in test mode" range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_DONE_RES_TIMER_LOAD_VAL_SEL" width="1" begin="9" end="9" resetval="0x0" description="test mode selcetion of resolution time of deskew done wait time in test mode" range="9" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL" width="8" begin="8" end="1" resetval="0x0" description="resolution time of deskew averaging wait time in test mode" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="TM_DESKEW_ACC_RES_TIMER_LOAD_VAL_SEL" width="1" begin="0" end="0" resetval="0x0" description="tets mode selection of resolution time of deskew averaging wait time in test mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT25" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT25" offset="0x56C" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT26" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT26" offset="0x570" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT27" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT27" offset="0x574" width="32" description="">
		<bitfield id="TM_IDLE_TIME_LENGTH" width="8" begin="31" end="24" resetval="0x10" description="BIST_IDLE_TIME" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_MODE" width="3" begin="7" end="5" resetval="0x0" description="PRBS mode - when set to '1' PRBS mode is selected" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="TM_PRBS_MODE" width="2" begin="4" end="3" resetval="0x3" description="BIST PRBS MODE 9 when 0x0" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="TM_FREEZE" width="1" begin="1" end="1" resetval="0x0" description="Freeze the LFSR contents after every packet or frame" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable signal for pattern checker" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT28" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT28" offset="0x578" width="32" description="">
		<bitfield id="TM_TEST_PAT4" width="8" begin="31" end="24" resetval="0x222" description="User registers to specify the BIST data4. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT3" width="8" begin="23" end="16" resetval="0x205" description="User registers to specify the BIST data3. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT2" width="8" begin="15" end="8" resetval="0x188" description="User registers to specify the BIST data2. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TM_TEST_PAT1" width="8" begin="7" end="0" resetval="0x171" description="User registers to specify the BIST data1. Based on the deault_mode setting design will consider either of the hard-value from RTL [or] the soft-value provided here." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT29" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT29" offset="0x57C" width="32" description="">
		<bitfield id="TM_CLEAR_BIST" width="1" begin="28" end="28" resetval="0x0" description="Setting this will clear all the BIST related flags and counters." range="28" rwaccess="R/W"/> 
		<bitfield id="TM_PKT_LENGTH" width="12" begin="11" end="0" resetval="0x40" description="Based on the default_mode design will consider the run-length from design or the programmed value specified here." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT30" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT30" offset="0x580" width="32" description="">
		<bitfield id="TM_LPRX_BIST_EN" width="1" begin="1" end="1" resetval="0x0" description="LPRX BIST is enbaled - rxda_lprx_bist_en - When '1', LP BIST is enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="TM_HSRX_BIST_EN" width="1" begin="0" end="0" resetval="0x0" description="HSRX BIST is enbaled - rxda_hsrx_bist_en - when '1', HS BIST is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT31" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT31" offset="0x584" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT32" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT32" offset="0x588" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_ANA_TBIT2" offset="0x58C" width="32" description="">
		<bitfield id="ANA_READ_TBIT0" width="32" begin="31" end="0" resetval="0x0" description="Analog read register 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT33" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT33" offset="0x590" width="32" description="">
		<bitfield id="TM_PPI_CUR_STATE" width="8" begin="25" end="18" resetval="0x0" description="Current State of the SYNC detection FSM during the HS data receive mode or skew calibration mode" range="25 - 18" rwaccess="R"/> 
		<bitfield id="TM_CTRL_CUR_STATE" width="10" begin="17" end="8" resetval="0x128" description="current state status of HS receive FSM" range="17 - 8" rwaccess="R"/> 
		<bitfield id="TM_SYNC_PKT" width="8" begin="7" end="0" resetval="0x0" description="Status of received SYNC packet" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT34" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT34" offset="0x594" width="32" description="">
		<bitfield id="TM_LP_RX_CUR_STATE" width="5" begin="18" end="14" resetval="0x17" description="Current state of LP receiver FSM" range="18 - 14" rwaccess="R"/> 
		<bitfield id="TM_LP_STATUS" width="6" begin="13" end="8" resetval="0x0" description="Status of DP,DN pins of LPRX, LPCD, ULPRX respectively" range="13 - 8" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT35" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT35" offset="0x598" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT36" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT36" offset="0x59C" width="32" description="">
		<bitfield id="TM_MIX_COMP_ANA_RESP" width="1" begin="22" end="22" resetval="0x0" description="Mixer comparator analog response" range="22" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CALCODE" width="5" begin="21" end="17" resetval="0x0" description="Mixer comparator calibration code" range="21 - 17" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_NO_RESP" width="1" begin="16" end="16" resetval="0x0" description="Mixer comparator calibration has no response from analog" range="16" rwaccess="R"/> 
		<bitfield id="TM_MIX_COMP_CAL_DONE" width="1" begin="15" end="15" resetval="0x0" description="Mixer comparator calibration is done properly" range="15" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_ANA_RESP" width="1" begin="14" end="14" resetval="0x0" description="Duty Cycle Comparator analog response" range="14" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CALCODE" width="5" begin="13" end="9" resetval="0x0" description="Duty cycle corrector comparator calibration code" range="13 - 9" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_NO_RESP" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle corrector comparator calibration has no response from analog" range="8" rwaccess="R"/> 
		<bitfield id="TM_DCC_COMP_CAL_DONE" width="1" begin="7" end="7" resetval="0x0" description="Duty cycle corrector comparator calibration is done properly" range="7" rwaccess="R"/> 
		<bitfield id="TM_CALIB_CTRL_CUR_STATE" width="6" begin="6" end="1" resetval="0x0" description="If struck, indicates calibration FSM current state" range="6 - 1" rwaccess="R"/> 
		<bitfield id="TM_CUR_DRX_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="Current DRX lane calibrations are done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT37" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT37" offset="0x5A0" width="32" description="">
		<bitfield id="TM_ANA_RESP_STAT" width="1" begin="31" end="31" resetval="0x0" description="current analog or test mode response for which calibration is happening" range="31" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_CAL_CODE" width="6" begin="30" end="25" resetval="0x0" description="code going to analog" range="30 - 25" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_ANA_FINAL_CAL_CODE" width="8" begin="24" end="17" resetval="0x0" description="code decided to send to analog before tune" range="24 - 17" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_PREAMP_CODE" width="6" begin="16" end="11" resetval="0x0" description="calib code in posedge_data run" range="16 - 11" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_PREAMP_CODE" width="6" begin="10" end="5" resetval="0x0" description="calib code in negedge_data run" range="10 - 5" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_NO_RESP" width="1" begin="4" end="4" resetval="0x0" description="negedge_data run ha sno response" range="4" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_NO_RESP" width="1" begin="3" end="3" resetval="0x0" description="posedge_data run ha sno response" range="3" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_NCAL_DONE" width="1" begin="2" end="2" resetval="0x0" description="negedge_data cal run is done " range="2" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_PCAL_DONE" width="1" begin="1" end="1" resetval="0x0" description="posedge_data cal run is done " range="1" rwaccess="R"/> 
		<bitfield id="TM_PREAMP_STAT_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="preamp calibration is done " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT38" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT38" offset="0x5A4" width="32" description="">
		<bitfield id="TM_POS_SAMP_STAT_SAMPLTM_POS_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="posedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="posedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for posedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT39" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT39" offset="0x5A8" width="32" description="">
		<bitfield id="TM_POS_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of posedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to posedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to posedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for posedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_POS_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT40" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT40" offset="0x5AC" width="32" description="">
		<bitfield id="TM_NEG_SAMP_STAT_SAMPLTM_NEG_SAMP_STAT_CAL_DONE" width="1" begin="20" end="20" resetval="0x0" description="negedge sampler calibration is done" range="20" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_FINAL_CAL_CODE" width="9" begin="19" end="11" resetval="0x0" description="negedge sampler calbration final code" range="19 - 11" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_CODE_TYPE" width="1" begin="10" end="10" resetval="0x0" description="code type that is changing for negedge sampler" range="10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="up check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_UP_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="up check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_UP_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="up check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT41" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT41" offset="0x5B0" width="32" description="">
		<bitfield id="TM_NEG_SAMP_ANA_CAL_RESP" width="1" begin="24" end="24" resetval="0x0" description="test mode status of negedge sampler" range="24" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_MCODE" width="7" begin="23" end="17" resetval="0x0" description="final m code going to negedge sampler" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_ANA_CAL_PCODE" width="7" begin="16" end="10" resetval="0x0" description="final p code going to negedge sampler" range="16 - 10" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_CODE" width="8" begin="9" end="2" resetval="0x0" description="down check calib run code for negedge sampler" range="9 - 2" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_NO_DOWN_CAL_RESP" width="1" begin="1" end="1" resetval="0x0" description="down check calib run code has no analog response" range="1" rwaccess="R"/> 
		<bitfield id="TM_NEG_SAMP_STAT_DOWN_CAL_DONE" width="1" begin="0" end="0" resetval="0x0" description="down check calibration is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT42" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT42" offset="0x5B4" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_CUR_STATE" width="7" begin="28" end="22" resetval="0x1" description="Duty cycle correction logic current state" range="28 - 22" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_INIT_MIXER_VALUE" width="1" begin="21" end="21" resetval="0x0" description="Duty cycle correction initial comparator value" range="21" rwaccess="R"/> 
		<bitfield id="TM_SP_FIRST_TRIP_CODE" width="7" begin="20" end="14" resetval="0x0" description="slow phase first trip code" range="20 - 14" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_CUTM_DESKEW_DCC_STATE" width="4" begin="13" end="10" resetval="0x2" description="current state of the deskew FSM" range="13 - 10" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_SECOND_TIME" width="1" begin="9" end="9" resetval="0x0" description="if asserted, deskew FSM has gone into max saturation second time" range="9" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MAX_SAT_FIRST_TIME" width="1" begin="8" end="8" resetval="0x0" description="if asserted, deskew FSM has got saturated once" range="8" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_FAST_PHASE_TRIP_CODE" width="7" begin="7" end="1" resetval="0x0" description="deskew FSM fast phase trip code" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_MIX_COMP_INIT_VALUE" width="1" begin="0" end="0" resetval="0x0" description="deskew algorithm mixer initial value" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT43" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT43" offset="0x5B8" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_SKEW_CAL_CODE" width="7" begin="23" end="17" resetval="0x0" description="final code going to delay line" range="23 - 17" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_ANA_DCC_CODE" width="4" begin="16" end="13" resetval="0x8" description="final code going to duty cycle corrector" range="16 - 13" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DESKEW_FINAL_CODE" width="7" begin="12" end="6" resetval="0x0" description="delay line code before tuning" range="12 - 6" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DCC_FINAL_CODE" width="4" begin="5" end="2" resetval="0x8" description="ducy code before tuning" range="5 - 2" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DESKEW" width="1" begin="1" end="1" resetval="0x0" description="skew calibration is done" range="1" rwaccess="R"/> 
		<bitfield id="TM_DESKEW_DCC_AVG_DONE_DCC" width="1" begin="0" end="0" resetval="0x0" description="duty cycle correction is done" range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT44" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT44" offset="0x5BC" width="32" description="">
		<bitfield id="TM_DESKEW_DCC_AVG_CUTM_DESKEW_DCC_AVG_STATE" width="17" begin="16" end="0" resetval="0x22688" description="current state of deskew_dcc_averaging FSM" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT45" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT45" offset="0x5C0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT46" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT46" offset="0x5C4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT47" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT47" offset="0x5C8" width="32" description="">
		<bitfield id="W_PAT_CHE_ERROR_COUNT" width="16" begin="31" end="16" resetval="0x0" description="BIST Pattern checker error count's live status can be obtained by poling this field." range="31 - 16" rwaccess="R"/> 
		<bitfield id="W_PAT_CHE_PKT_COUNT" width="16" begin="15" end="0" resetval="0x0" description="BIST packet count's live status can be obtained by poling this field" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT48" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT48" offset="0x5CC" width="32" description="">
		<bitfield id="W_BIST_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Status of HS data path comparision outcome, '0' means pass." range="2" rwaccess="R"/> 
		<bitfield id="R_PAT_CHE_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Informs BIST Pattern checker is not in sync with pattern generator - Check polarity" range="1" rwaccess="R"/> 
		<bitfield id="W_DRX_BIST_PASS" width="1" begin="0" end="0" resetval="0x0" description="Entire DRX has passed BIST when this bit's status is set." range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT49" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT49" offset="0x5D0" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT50" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT50" offset="0x5D4" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT51" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_DL3_RX_DIG_TBIT51" offset="0x5D8" width="32" description="">
		
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT0" offset="0xB00" width="32" description="">
		<bitfield id="BAND_CTL_REG_R" width="5" begin="9" end="5" resetval="0x0" description="Data Rate [80_100] MHz" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="BAND_CTL_REG_L" width="5" begin="4" end="0" resetval="0x0" description="Data Rate [80_100] MHz" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT1" offset="0xB04" width="32" description="">
		<bitfield id="PSM_CLOCK_FREQ" width="8" begin="8" end="1" resetval="0x0" description="psm_clock freq value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PSM_CLOCK_FREQ_EN" width="1" begin="0" end="0" resetval="0x0" description="take psm_clock_freq from tbit" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT2" offset="0xB08" width="32" description="">
		<bitfield id="POWER_SW_2_TIME_DL_R_3" width="4" begin="31" end="28" resetval="0x2" description="power_sw_2_time_dl_r_3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_2" width="4" begin="27" end="24" resetval="0x2" description="power_sw_2_time_dl_r_2" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_1" width="4" begin="23" end="20" resetval="0x2" description="power_sw_2_time_dl_r_1" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_0" width="4" begin="19" end="16" resetval="0x2" description="power_sw_2_time_dl_r_0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_3" width="4" begin="15" end="12" resetval="0x2" description="power_sw_2_time_dl_l_3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_2" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_dl_l_2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_1" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_dl_l_1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_0" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_dl_l_0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT3" offset="0xB0C" width="32" description="">
		<bitfield id="POWER_SW_2_TIME_CMN" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_cmn" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_CL_R" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_cl_r" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_CL_L" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_cl_l" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT4" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT4" offset="0xB10" width="32" description="">
		<bitfield id="POWER_SW_1_TIME_DL_R_3" width="4" begin="31" end="28" resetval="0x2" description="power_sw_1_time_dl_r_3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_R_2" width="4" begin="27" end="24" resetval="0x2" description="power_sw_1_time_dl_r_2" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_R_1" width="4" begin="23" end="20" resetval="0x2" description="power_sw_1_time_dl_r_1" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_R_0" width="4" begin="19" end="16" resetval="0x2" description="power_sw_1_time_dl_r_0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_L_3" width="4" begin="15" end="12" resetval="0x2" description="power_sw_1_time_dl_l_3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_L_2" width="4" begin="11" end="8" resetval="0x2" description="power_sw_1_time_dl_l_2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_L_1" width="4" begin="7" end="4" resetval="0x2" description="power_sw_1_time_dl_l_1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_DL_L_0" width="4" begin="3" end="0" resetval="0x2" description="power_sw_1_time_dl_l_0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT5" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT5" offset="0xB14" width="32" description="">
		<bitfield id="POWER_SW_1_TIME_CMN" width="4" begin="11" end="8" resetval="0x2" description="power_sw_1_time_cmn" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_CL_R" width="4" begin="7" end="4" resetval="0x2" description="power_sw_1_time_cl_r" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_1_TIME_CL_L" width="4" begin="3" end="0" resetval="0x2" description="power_sw_1_time_cl_l" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT6" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT6" offset="0xB18" width="32" description="">
		<bitfield id="DTX_L_3_SPARE" width="8" begin="31" end="24" resetval="0x0" description="dtx_l_3 spare port" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DTX_L_2_SPARE" width="8" begin="23" end="16" resetval="0x0" description="dtx_l_2 spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DTX_L_1_SPARE" width="8" begin="15" end="8" resetval="0x0" description="dtx_l_1 spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DTX_L_0_SPARE" width="8" begin="7" end="0" resetval="0x0" description="dtx_l_0 spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT7" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT7" offset="0xB1C" width="32" description="">
		<bitfield id="DTX_R_3_SPARE" width="8" begin="31" end="24" resetval="0x0" description="dtx_r_3 spare port" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DTX_R_2_SPARE" width="8" begin="23" end="16" resetval="0x0" description="dtx_r_2 spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DTX_R_1_SPARE" width="8" begin="15" end="8" resetval="0x0" description="dtx_r_1 spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DTX_R_0_SPARE" width="8" begin="7" end="0" resetval="0x0" description="dtx_r_0 spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT8" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT8" offset="0xB20" width="32" description="">
		<bitfield id="CMN_SPARE" width="8" begin="23" end="16" resetval="0x0" description="cmn spare port" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CL_R_SPARE" width="8" begin="15" end="8" resetval="0x0" description="cl_r spare port" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CL_L_SPARE" width="8" begin="7" end="0" resetval="0x0" description="cl_l spare port" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT9" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT9" offset="0xB24" width="32" description="">
		<bitfield id="PSO_DISABLE_VALUE" width="1" begin="1" end="1" resetval="0x0" description="pso_disbale value" range="1" rwaccess="R/W"/> 
		<bitfield id="PSO_DISABLE_EN" width="1" begin="0" end="0" resetval="0x0" description="take pso_diable from tbit" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT10" offset="0xB28" width="32" description="">
		<bitfield id="DIG_TBIT10" width="32" begin="31" end="0" resetval="0x0" description="Digital Test Register Extra 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CNTRL" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CNTRL" offset="0xC00" width="32" description="">
		<bitfield id="BF_31_12" width="20" begin="31" end="12" resetval="0x0" description="" range="31 - 12" rwaccess="R"/> 
		<bitfield id="PHY_ISOLATION" width="1" begin="11" end="11" resetval="0x0" description="when set enables phy_isolation" range="11" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN" width="1" begin="10" end="10" resetval="0x1" description="This bit enables the Isolation on Common Lane " range="10" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CL" width="2" begin="9" end="8" resetval="0x1" description="Bit 1: Setting a value 1 isolates the Right Clock Lane" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_DL" width="8" begin="7" end="0" resetval="0x15" description="Bit 7: Setting a value 1 isolates the Data Lane 3 on Right Link" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_RESET" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_RESET" offset="0xC04" width="32" description="">
		<bitfield id="BF_31_11" width="21" begin="31" end="11" resetval="0x0" description="" range="31 - 11" rwaccess="R"/> 
		<bitfield id="LANE_RSTB_CMN" width="1" begin="10" end="10" resetval="0x0" description="Drives the Lane Reset for Common lane_rstb_cmn" range="10" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_CL_R" width="1" begin="9" end="9" resetval="0x0" description="Drives the Right Clock Lane Reset  lane_rstb_cl_l " range="9" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_CL_L" width="1" begin="8" end="8" resetval="0x0" description="Drives the Left Clock Lane Reset  lane_rstb_cl_l " range="8" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_R_3" width="1" begin="7" end="7" resetval="0x0" description="Drives the Data Lane 3 Right Link Reset lane_rstb_dl_7 " range="7" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_R_2" width="1" begin="6" end="6" resetval="0x0" description="Drives the Data Lane 2 Right Link Reset lane_rstb_dl_6 " range="6" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_R_1" width="1" begin="5" end="5" resetval="0x0" description="Drives the Data Lane 1 Right Link Reset lane_rstb_dl_5 " range="5" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_R_0" width="1" begin="4" end="4" resetval="0x0" description="Drives the Data Lane 0 Right Link Reset lane_rstb_dl_4 " range="4" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="Drives the Data Lane 3 Left Link Reset lane_rstb_dl_3 " range="3" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_L_2" width="1" begin="2" end="2" resetval="0x0" description="Drives the Data Lane 2 Left Link Reset lane_rstb_dl_2 " range="2" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Drives the Data Lane 1 Left Link Reset lane_rstb_dl_1 " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_RSTB_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the Data Lane 0 Left Link Reset lane_rstb_dl_0 " range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_ENABLE" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_ENABLE" offset="0xC08" width="32" description="">
		<bitfield id="BF_31_10" width="22" begin="31" end="10" resetval="0x0" description="" range="31 - 10" rwaccess="R"/> 
		<bitfield id="RXENABLECLK_CLK_R" width="1" begin="9" end="9" resetval="0x0" description="Drives to enable the right clock lane TxEnableClk_clk_r " range="9" rwaccess="R/W"/> 
		<bitfield id="RXENABLECLK_CLK_L" width="1" begin="8" end="8" resetval="0x1" description="Drives to enable the left clock lane TxEnableClk_clk_l " range="8" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_R_3" width="1" begin="7" end="7" resetval="0x0" description="Enables the Data Lane 3 Right Link M_Enable_dl_7 " range="7" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_R_2" width="1" begin="6" end="6" resetval="0x0" description="Enables the Data Lane 2 Right Link M_Enable_dl_6 " range="6" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_R_1" width="1" begin="5" end="5" resetval="0x0" description="Enables the Data Lane 1 Right Link M_Enable_dl_5 " range="5" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_R_0" width="1" begin="4" end="4" resetval="0x0" description="Enables the Data Lane 0 Right Link M_Enable_dl_4 " range="4" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_L_3" width="1" begin="3" end="3" resetval="0x1" description="Enables the Data Lane 3 Left Link M_Enable_dl_3 " range="3" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_L_2" width="1" begin="2" end="2" resetval="0x1" description="Enables the Data Lane 2 Left Link M_Enable_dl_2 " range="2" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_L_1" width="1" begin="1" end="1" resetval="0x1" description="Enables the Data Lane 1 Left Link M_Enable_dl_1 " range="1" rwaccess="R/W"/> 
		<bitfield id="S_ENABLE_DL_L_0" width="1" begin="0" end="0" resetval="0x1" description="Enables the Data Lane 0 Left Link M_Enable_dl_0 " range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CMN_CTRL" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CMN_CTRL" offset="0xC0C" width="32" description="">
		<bitfield id="BF_31_9" width="23" begin="31" end="9" resetval="0x0" description="" range="31 - 9" rwaccess="R"/> 
		<bitfield id="LANE_READY_CMN" width="1" begin="8" end="8" resetval="0x0" description="Drives lane_ready_cmn" range="8" rwaccess="R"/> 
		<bitfield id="O_SUPPLY_IO_PG" width="1" begin="7" end="7" resetval="0x1" description="I/O supply power is good o_supply_io_pg " range="7" rwaccess="R"/> 
		<bitfield id="O_SUPPLY_CORE_PG" width="1" begin="6" end="6" resetval="0x1" description="Core Supply Power is good o_supply_core_pg" range="6" rwaccess="R"/> 
		<bitfield id="O_CMN_READY" width="1" begin="5" end="5" resetval="0x0" description="Common ready Indicator o_cmn_ready " range="5" rwaccess="R"/> 
		<bitfield id="IP_CONFIG_CMN" width="3" begin="4" end="2" resetval="0x0" description="Drives the IP configuration to decide which clock lane acts as the master lane to all clock lanes ip_config_cmn " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="PSO_CMN" width="1" begin="1" end="1" resetval="0x0" description="Drives the power shut off for the Common pso_cmn " range="1" rwaccess="R/W"/> 
		<bitfield id="PSO_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Disable power shut off pso_disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CL_CNTRL_L" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_CL_CNTRL_L" offset="0xC10" width="32" description="">
		<bitfield id="BF_31_7" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="S_CLK_SWAPDPDN_CL_L" width="1" begin="6" end="6" resetval="0x0" description="Drives the value to enable the Swap of DP and DN signals inside the clock lane  S_Clk_SwapDpDn_cl_l " range="6" rwaccess="R/W"/> 
		<bitfield id="RXULPSCLKNOT_CL_L" width="1" begin="5" end="5" resetval="0x1" description="Receives ULPS power state status RxULPSClkNot_cl_l " range="5" rwaccess="R"/> 
		<bitfield id="RXSTOPSTATECLK_CL_L" width="1" begin="4" end="4" resetval="0x0" description="Receives lane state status  RxStopStateClk_cl_l " range="4" rwaccess="R"/> 
		<bitfield id="RXULPSACTIVENOTCLK_CL_L" width="1" begin="3" end="3" resetval="0x1" description="Receives lane ULPS active state status RxULPSActiveNotClk_cl_l " range="3" rwaccess="R"/> 
		<bitfield id="RXCLKACTIVEHSCLK_CL_L" width="1" begin="2" end="2" resetval="0x0" description="Stores Receiver high speed active RxClkActiveHSClk_cl_l " range="2" rwaccess="R"/> 
		<bitfield id="RXENABLECLK_CL_L" width="1" begin="1" end="1" resetval="0x0" description="Enable the Clock Lane RxEnableClk_cl_l " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_READY_CL_L" width="1" begin="0" end="0" resetval="0x0" description="High speed clock transmission ready lane_ready_cl_l  " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_CTRL_L0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_CTRL_L0" offset="0xC14" width="32" description="">
		<bitfield id="BF_31_7" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="S_CLK_SWAPDPDN_DL_L_0" width="1" begin="6" end="6" resetval="0x0" description="Drives S_Clk_SwapDpDn_dl_l_0" range="6" rwaccess="R/W"/> 
		<bitfield id="FORCERXMODE_DL_L_0" width="1" begin="5" end="5" resetval="0x0" description="Forces the lane in Receiver mode ForceRxMode_dl_l_0 " range="5" rwaccess="R/W"/> 
		<bitfield id="S_DATA_SWAPDPDN_DL_L_0" width="1" begin="4" end="4" resetval="0x0" description="Swaps the tx_p and tx_m differential pins S_Data_SwapDpDn_dl_l_0 " range="4" rwaccess="R/W"/> 
		<bitfield id="S_STOPSTATE_DL_L_0" width="1" begin="3" end="3" resetval="0x0" description="Receives Lane Stop state status S_StopState_dl_l_0 " range="3" rwaccess="R"/> 
		<bitfield id="S_ULPSACTIVENOT_DL_L_0" width="1" begin="2" end="2" resetval="0x1" description="Receives the Turnaround request S_ULPSActiveNot_dl_l_0 " range="2" rwaccess="R"/> 
		<bitfield id="S_ENABLE_DL_L_0" width="1" begin="1" end="1" resetval="0x0" description="Enables the data lane S_Enable_dl_l_0 " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_READY_DL_L_0" width="1" begin="0" end="0" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_0 " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_HS_L0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_HS_L0" offset="0xC18" width="32" description="">
		<bitfield id="BF_31_14" width="18" begin="31" end="14" resetval="0x0" description="" range="31 - 14" rwaccess="R"/> 
		<bitfield id="ERRSOTSYNCHS_DL_L_0" width="1" begin="13" end="13" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can not be achieved 1'b0: No error detected 1'b1: Error detected" range="13" rwaccess="R"/> 
		<bitfield id="ERRSOTHS_DL_L_0" width="1" begin="12" end="12" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can still be achieved 1'b0: No error detected 1'b1: Error detected" range="12" rwaccess="R"/> 
		<bitfield id="RXSYNCHS_DL_L_0" width="1" begin="11" end="11" resetval="0x0" description="Stores the high speed  receive synchronization RxSyncHS_dl_l_0 " range="11" rwaccess="R"/> 
		<bitfield id="RXVALIDHS_DL_L_0" width="1" begin="10" end="10" resetval="0x0" description="High speed data receive data valid RxValidHS_dl_l_0 " range="10" rwaccess="R"/> 
		<bitfield id="RXSKEWCALHS_DL_L_0" width="1" begin="9" end="9" resetval="0x0" description="High speed data receive dksew calibration RxSkewCalHS_dl_l_0 " range="9" rwaccess="R"/> 
		<bitfield id="RXACTIVEHS_DL_L_0" width="1" begin="8" end="8" resetval="0x0" description="Stores the high speed data reception active RxActiveHS_dl_l_0 " range="8" rwaccess="R"/> 
		<bitfield id="RXDATAHS_DL_L_0" width="8" begin="7" end="0" resetval="0x0" description="High speed receive data RxDataHS_dl_l_0 [7:0]" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_RX_ESC_L0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_RX_ESC_L0" offset="0xC1C" width="32" description="">
		<bitfield id="BF_31_18" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="S_ERRSYNC_DL_L_0" width="1" begin="17" end="17" resetval="0x0" description="Low power data transmission sync error: Driven active when a low power data transfer sync error is detected 1'b0: No error detected 1'b1: Error detected" range="17" rwaccess="R"/> 
		<bitfield id="S_ERRCONTROL_DL_L_0" width="1" begin="16" end="16" resetval="0x0" description="Control error: Driven active when an incorrect line sequence is detected 1'b0: No error detected 1'b1: Error detected" range="16" rwaccess="R"/> 
		<bitfield id="S_ERRESC_DL_L_0" width="1" begin="15" end="15" resetval="0x0" description="Escape entry error: Driven active when an error is detected when entering an escape mode 1'b0: No error detected 1'b1: Error detected" range="15" rwaccess="R"/> 
		<bitfield id="S_RXTRIGGERESC_DL_L_0" width="4" begin="14" end="11" resetval="0x0" description="Receive escape mode lower power trigger state S_RxTriggerEsc_dl_l_0 [3:0] " range="14 - 11" rwaccess="R"/> 
		<bitfield id="S_RXULPSESC_DL_L_0" width="1" begin="10" end="10" resetval="0x0" description="Receive escape mode ultra low power state S_RxULPSEsc_dl_l_0" range="10" rwaccess="R"/> 
		<bitfield id="S_RXVALIDESC_DL_L_0" width="1" begin="9" end="9" resetval="0x0" description="Receive escape mode data present S_RxValidEsc_dl_l_0 " range="9" rwaccess="R"/> 
		<bitfield id="S_RXLPDTESC_DL_L_0" width="1" begin="8" end="8" resetval="0x0" description="Receive escape mode low power data indicator S_RxLPDTEsc_dl_l_0 " range="8" rwaccess="R"/> 
		<bitfield id="S_RXDATAESC_DL_L_0" width="8" begin="7" end="0" resetval="0x0" description="Receive escape mode low power receive data S_RxDataEsc_dl_l_0 [7:0] " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_CTRL_L1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_CTRL_L1" offset="0xC20" width="32" description="">
		<bitfield id="BF_31_7" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="S_CLK_SWAPDPDN_DL_L_1" width="1" begin="6" end="6" resetval="0x0" description="Drives S_Clk_SwapDpDn_dl_l_1" range="6" rwaccess="R/W"/> 
		<bitfield id="FORCERXMODE_DL_L_1" width="1" begin="5" end="5" resetval="0x0" description="Forces the lane in Receiver mode ForceRxMode_dl_l_1 " range="5" rwaccess="R/W"/> 
		<bitfield id="S_DATA_SWAPDPDN_DL_L_1" width="1" begin="4" end="4" resetval="0x0" description="Swaps the tx_p and tx_m differential pins S_Data_SwapDpDn_dl_l_1 " range="4" rwaccess="R/W"/> 
		<bitfield id="S_STOPSTATE_DL_L_1" width="1" begin="3" end="3" resetval="0x0" description="Receives Lane Stop state status S_StopState_dl_l_1 " range="3" rwaccess="R"/> 
		<bitfield id="S_ULPSACTIVENOT_DL_L_1" width="1" begin="2" end="2" resetval="0x1" description="Receives the Turnaround request S_ULPSActiveNot_dl_l_1 " range="2" rwaccess="R"/> 
		<bitfield id="S_ENABLE_DL_L_1" width="1" begin="1" end="1" resetval="0x0" description="Enables the data lane S_Enable_dl_l_1 " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_READY_DL_L_1" width="1" begin="0" end="0" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_1 " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_HS_L1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_HS_L1" offset="0xC24" width="32" description="">
		<bitfield id="BF_31_14" width="18" begin="31" end="14" resetval="0x0" description="" range="31 - 14" rwaccess="R"/> 
		<bitfield id="ERRSOTSYNCHS_DL_L_1" width="1" begin="13" end="13" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can not be achieved 1'b0: No error detected 1'b1: Error detected" range="13" rwaccess="R"/> 
		<bitfield id="ERRSOTHS_DL_L_1" width="1" begin="12" end="12" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can still be achieved 1'b0: No error detected 1'b1: Error detected" range="12" rwaccess="R"/> 
		<bitfield id="RXSYNCHS_DL_L_1" width="1" begin="11" end="11" resetval="0x0" description="Stores the high speed  receive synchronization RxSyncHS_dl_l_1 " range="11" rwaccess="R"/> 
		<bitfield id="RXVALIDHS_DL_L_1" width="1" begin="10" end="10" resetval="0x0" description="High speed data receive data valid RxValidHS_dl_l_1 " range="10" rwaccess="R"/> 
		<bitfield id="RXSKEWCALHS_DL_L_1" width="1" begin="9" end="9" resetval="0x0" description="High speed data receive dksew calibration RxSkewCalHS_dl_l_1 " range="9" rwaccess="R"/> 
		<bitfield id="RXACTIVEHS_DL_L_1" width="1" begin="8" end="8" resetval="0x0" description="Stores the high speed data reception active RxActiveHS_dl_l_1 " range="8" rwaccess="R"/> 
		<bitfield id="RXDATAHS_DL_L_1" width="8" begin="7" end="0" resetval="0x0" description="High speed receive data RxDataHS_dl_l_1 [7:0]" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_RX_ESC_L1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_DL_RX_ESC_L1" offset="0xC28" width="32" description="">
		<bitfield id="BF_31_18" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="S_ERRSYNC_DL_L_1" width="1" begin="17" end="17" resetval="0x0" description="Low power data transmission sync error: Driven active when a low power data transfer sync error is detected 1'b0: No error detected 1'b1: Error detected" range="17" rwaccess="R"/> 
		<bitfield id="S_ERRCONTROL_DL_L_1" width="1" begin="16" end="16" resetval="0x0" description="Control error: Driven active when an incorrect line sequence is detected 1'b0: No error detected 1'b1: Error detected" range="16" rwaccess="R"/> 
		<bitfield id="S_ERRESC_DL_L_1" width="1" begin="15" end="15" resetval="0x0" description="Escape entry error: Driven active when an error is detected when entering an escape mode 1'b0: No error detected 1'b1: Error detected" range="15" rwaccess="R"/> 
		<bitfield id="S_RXTRIGGERESC_DL_L_1" width="4" begin="14" end="11" resetval="0x0" description="Receive escape mode lower power trigger state S_RxTriggerEsc_dl_l_1 [3:0] " range="14 - 11" rwaccess="R"/> 
		<bitfield id="S_RXULPSESC_DL_L_1" width="1" begin="10" end="10" resetval="0x0" description="Receive escape mode ultra low power state S_RxULPSEsc_dl_l_1" range="10" rwaccess="R"/> 
		<bitfield id="S_RXVALIDESC_DL_L_1" width="1" begin="9" end="9" resetval="0x0" description="Receive escape mode data present S_RxValidEsc_dl_l_1 " range="9" rwaccess="R"/> 
		<bitfield id="S_RXLPDTESC_DL_L_1" width="1" begin="8" end="8" resetval="0x0" description="Receive escape mode low power data indicator S_RxLPDTEsc_dl_l_1 " range="8" rwaccess="R"/> 
		<bitfield id="S_RXDATAESC_DL_L_1" width="8" begin="7" end="0" resetval="0x0" description="Receive escape mode low power receive data S_RxDataEsc_dl_l_1 [7:0] " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_SPARE_1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_PHY_ISO_SPARE_1" offset="0xC2C" width="32" description="">
		<bitfield id="PHY_ISO_SPARE_1" width="32" begin="31" end="0" resetval="0x0" description="spare register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_CTRL_L2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_CTRL_L2" offset="0xC30" width="32" description="">
		<bitfield id="BF_31_7" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="S_CLK_SWAPDPDN_DL_L_2" width="1" begin="6" end="6" resetval="0x0" description="Drives S_Clk_SwapDpDn_dl_l_2" range="6" rwaccess="R/W"/> 
		<bitfield id="FORCERXMODE_DL_L_2" width="1" begin="5" end="5" resetval="0x0" description="Forces the lane in Receiver mode ForceRxMode_dl_l_2 " range="5" rwaccess="R/W"/> 
		<bitfield id="S_DATA_SWAPDPDN_DL_L_2" width="1" begin="4" end="4" resetval="0x0" description="Swaps the tx_p and tx_m differential pins S_Data_SwapDpDn_dl_l_2 " range="4" rwaccess="R/W"/> 
		<bitfield id="S_STOPSTATE_DL_L_2" width="1" begin="3" end="3" resetval="0x0" description="Receives Lane Stop state status S_StopState_dl_l_2 " range="3" rwaccess="R"/> 
		<bitfield id="S_ULPSACTIVENOT_DL_L_2" width="1" begin="2" end="2" resetval="0x1" description="Receives the Turnaround request S_ULPSActiveNot_dl_l_2 " range="2" rwaccess="R"/> 
		<bitfield id="S_ENABLE_DL_L_2" width="1" begin="1" end="1" resetval="0x0" description="Enables the data lane S_Enable_dl_l_2 " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_READY_DL_L_2" width="1" begin="0" end="0" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_2 " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_HS_L2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_HS_L2" offset="0xC34" width="32" description="">
		<bitfield id="BF_31_14" width="18" begin="31" end="14" resetval="0x0" description="" range="31 - 14" rwaccess="R"/> 
		<bitfield id="ERRSOTSYNCHS_DL_L_2" width="1" begin="13" end="13" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can not be achieved 1'b0: No error detected 1'b1: Error detected" range="13" rwaccess="R"/> 
		<bitfield id="ERRSOTHS_DL_L_2" width="1" begin="12" end="12" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can still be achieved 1'b0: No error detected 1'b1: Error detected" range="12" rwaccess="R"/> 
		<bitfield id="RXSYNCHS_DL_L_2" width="1" begin="11" end="11" resetval="0x0" description="Stores the high speed  receive synchronization RxSyncHS_dl_l_2 " range="11" rwaccess="R"/> 
		<bitfield id="RXVALIDHS_DL_L_2" width="1" begin="10" end="10" resetval="0x0" description="High speed data receive data valid RxValidHS_dl_l_2 " range="10" rwaccess="R"/> 
		<bitfield id="RXSKEWCALHS_DL_L_2" width="1" begin="9" end="9" resetval="0x0" description="High speed data receive dksew calibration RxSkewCalHS_dl_l_2 " range="9" rwaccess="R"/> 
		<bitfield id="RXACTIVEHS_DL_L_2" width="1" begin="8" end="8" resetval="0x0" description="Stores the high speed data reception active RxActiveHS_dl_l_2 " range="8" rwaccess="R"/> 
		<bitfield id="RXDATAHS_DL_L_2" width="8" begin="7" end="0" resetval="0x0" description="High speed receive data RxDataHS_dl_l_2 [7:0]" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_RX_ESC_L2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_RX_ESC_L2" offset="0xC38" width="32" description="">
		<bitfield id="BF_31_18" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="S_ERRSYNC_DL_L_2" width="1" begin="17" end="17" resetval="0x0" description="Low power data transmission sync error: Driven active when a low power data transfer sync error is detected 1'b0: No error detected 1'b1: Error detected" range="17" rwaccess="R"/> 
		<bitfield id="S_ERRCONTROL_DL_L_2" width="1" begin="16" end="16" resetval="0x0" description="Control error: Driven active when an incorrect line sequence is detected 1'b0: No error detected 1'b1: Error detected" range="16" rwaccess="R"/> 
		<bitfield id="S_ERRESC_DL_L_2" width="1" begin="15" end="15" resetval="0x0" description="Escape entry error: Driven active when an error is detected when entering an escape mode 1'b0: No error detected 1'b1: Error detected" range="15" rwaccess="R"/> 
		<bitfield id="S_RXTRIGGERESC_DL_L_2" width="4" begin="14" end="11" resetval="0x0" description="Receive escape mode lower power trigger state S_RxTriggerEsc_dl_l_2 [3:0] " range="14 - 11" rwaccess="R"/> 
		<bitfield id="S_RXULPSESC_DL_L_2" width="1" begin="10" end="10" resetval="0x0" description="Receive escape mode ultra low power state S_RxULPSEsc_dl_l_2" range="10" rwaccess="R"/> 
		<bitfield id="S_RXVALIDESC_DL_L_2" width="1" begin="9" end="9" resetval="0x0" description="Receive escape mode data present S_RxValidEsc_dl_l_2 " range="9" rwaccess="R"/> 
		<bitfield id="S_RXLPDTESC_DL_L_2" width="1" begin="8" end="8" resetval="0x0" description="Receive escape mode low power data indicator S_RxLPDTEsc_dl_l_2 " range="8" rwaccess="R"/> 
		<bitfield id="S_RXDATAESC_DL_L_2" width="8" begin="7" end="0" resetval="0x0" description="Receive escape mode low power receive data S_RxDataEsc_dl_l_2 [7:0] " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_CTRL_L3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_CTRL_L3" offset="0xC3C" width="32" description="">
		<bitfield id="BF_31_7" width="25" begin="31" end="7" resetval="0x0" description="" range="31 - 7" rwaccess="R"/> 
		<bitfield id="S_CLK_SWAPDPDN_DL_L_3" width="1" begin="6" end="6" resetval="0x0" description="Drives S_Clk_SwapDpDn_dl_l_0 " range="6" rwaccess="R/W"/> 
		<bitfield id="FORCERXMODE_DL_L_3" width="1" begin="5" end="5" resetval="0x0" description="Forces the lane in Receiver mode ForceRxMode_dl_l_3 " range="5" rwaccess="R/W"/> 
		<bitfield id="S_DATA_SWAPDPDN_DL_L_3" width="1" begin="4" end="4" resetval="0x0" description="Swaps the tx_p and tx_m differential pins S_Data_SwapDpDn_dl_l_3 " range="4" rwaccess="R/W"/> 
		<bitfield id="S_STOPSTATE_DL_L_3" width="1" begin="3" end="3" resetval="0x0" description="Receives Lane Stop state status S_StopState_dl_l_3 " range="3" rwaccess="R"/> 
		<bitfield id="S_ULPSACTIVENOT_DL_L_3" width="1" begin="2" end="2" resetval="0x1" description="Receives the Turnaround request S_ULPSActiveNot_dl_l_3 " range="2" rwaccess="R"/> 
		<bitfield id="S_ENABLE_DL_L_3" width="1" begin="1" end="1" resetval="0x0" description="Enables the data lane S_Enable_dl_l_3 " range="1" rwaccess="R/W"/> 
		<bitfield id="LANE_READY_DL_L_3" width="1" begin="0" end="0" resetval="0x0" description="High Speed data lane ready lane_ready_dl_l_3 " range="0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_HS_L3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_HS_L3" offset="0xC40" width="32" description="">
		<bitfield id="BF_31_14" width="18" begin="31" end="14" resetval="0x0" description="" range="31 - 14" rwaccess="R"/> 
		<bitfield id="ERRSOTSYNCHS_DL_L_3" width="1" begin="13" end="13" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can not be achieved 1'b0: No error detected 1'b1: Error detected" range="13" rwaccess="R"/> 
		<bitfield id="ERRSOTHS_DL_L_3" width="1" begin="12" end="12" resetval="0x0" description="Start of transmission error: Driven active when start of transmission leader sequence is corrupted in a way that proper synchronization can still be achieved 1'b0: No error detected 1'b1: Error detected" range="12" rwaccess="R"/> 
		<bitfield id="RXSYNCHS_DL_L_3" width="1" begin="11" end="11" resetval="0x0" description="Stores the high speed  receive synchronization RxSyncHS_dl_l_3 " range="11" rwaccess="R"/> 
		<bitfield id="RXVALIDHS_DL_L_3" width="1" begin="10" end="10" resetval="0x0" description="High speed data receive data valid RxValidHS_dl_l_3 " range="10" rwaccess="R"/> 
		<bitfield id="RXSKEWCALHS_DL_L_3" width="1" begin="9" end="9" resetval="0x0" description="High speed data receive dksew calibration RxSkewCalHS_dl_l_3 " range="9" rwaccess="R"/> 
		<bitfield id="RXACTIVEHS_DL_L_3" width="1" begin="8" end="8" resetval="0x0" description="Stores the high speed data reception active RxActiveHS_dl_l_3 " range="8" rwaccess="R"/> 
		<bitfield id="RXDATAHS_DL_L_3" width="8" begin="7" end="0" resetval="0x0" description="High speed receive data RxDataHS_dl_l_3 [7:0]" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_RX_ESC_L3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_DL_RX_ESC_L3" offset="0xC44" width="32" description="">
		<bitfield id="BF_31_18" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="S_ERRSYNC_DL_L_3" width="1" begin="17" end="17" resetval="0x0" description="Low power data transmission sync error: Driven active when a low power data transfer sync error is detected 1'b0: No error detected 1'b1: Error detected" range="17" rwaccess="R"/> 
		<bitfield id="S_ERRCONTROL_DL_L_3" width="1" begin="16" end="16" resetval="0x0" description="Control error: Driven active when an incorrect line sequence is detected 1'b0: No error detected 1'b1: Error detected" range="16" rwaccess="R"/> 
		<bitfield id="S_ERRESC_DL_L_3" width="1" begin="15" end="15" resetval="0x0" description="Escape entry error: Driven active when an error is detected when entering an escape mode 1'b0: No error detected 1'b1: Error detected" range="15" rwaccess="R"/> 
		<bitfield id="S_RXTRIGGERESC_DL_L_3" width="4" begin="14" end="11" resetval="0x0" description="Receive escape mode lower power trigger state S_RxTriggerEsc_dl_l_3 [3:0] " range="14 - 11" rwaccess="R"/> 
		<bitfield id="S_RXULPSESC_DL_L_3" width="1" begin="10" end="10" resetval="0x0" description="Receive escape mode ultra low power state S_RxULPSEsc_dl_l_3" range="10" rwaccess="R"/> 
		<bitfield id="S_RXVALIDESC_DL_L_3" width="1" begin="9" end="9" resetval="0x0" description="Receive escape mode data present S_RxValidEsc_dl_l_3 " range="9" rwaccess="R"/> 
		<bitfield id="S_RXLPDTESC_DL_L_3" width="1" begin="8" end="8" resetval="0x0" description="Receive escape mode low power data indicator S_RxLPDTEsc_dl_l_3 " range="8" rwaccess="R"/> 
		<bitfield id="S_RXDATAESC_DL_L_3" width="8" begin="7" end="0" resetval="0x0" description="Receive escape mode low power receive data S_RxDataEsc_dl_l_3 [7:0] " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_RX_SPARE_1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_RX_SPARE_1" offset="0xC48" width="32" description="">
		<bitfield id="PHY_ISO_RX_SPARE_1" width="32" begin="31" end="0" resetval="0x0" description="spare register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_RX_SPARE_2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_ISO_LDD_PHY_ISO_RX_SPARE_2" offset="0xC4C" width="32" description="">
		<bitfield id="PHY_ISO_RX_SPARE_2" width="32" begin="31" end="0" resetval="0x0" description="spare register" range="31 - 0" rwaccess="R"/>
	</register>
</module>