===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1291 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2377 ( 16.7%)    0.2377 ( 21.1%)  FIR Parser
    0.9253 ( 65.0%)    0.6304 ( 55.8%)  'firrtl.circuit' Pipeline
    0.1297 (  9.1%)    0.0755 (  6.7%)    'firrtl.module' Pipeline
    0.1155 (  8.1%)    0.0677 (  6.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0142 (  1.0%)    0.0078 (  0.7%)      LowerCHIRRTL
    0.0117 (  0.8%)    0.0117 (  1.0%)    InferWidths
    0.0598 (  4.2%)    0.0598 (  5.3%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0023 (  0.2%)    0.0023 (  0.2%)    PrefixModules
    0.0578 (  4.1%)    0.0578 (  5.1%)    LowerFIRRTLTypes
    0.5118 ( 35.9%)    0.2711 ( 24.0%)    'firrtl.module' Pipeline
    0.0750 (  5.3%)    0.0410 (  3.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      RemoveResets
    0.4353 ( 30.6%)    0.2293 ( 20.3%)      Canonicalizer
    0.0186 (  1.3%)    0.0186 (  1.6%)    Inliner
    0.0280 (  2.0%)    0.0280 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0945 (  6.6%)    0.0945 (  8.4%)    'firrtl.module' Pipeline
    0.0945 (  6.6%)    0.0945 (  8.4%)      Canonicalizer
    0.0084 (  0.6%)    0.0084 (  0.7%)    CreateSiFiveMetadata
    0.0025 (  0.2%)    0.0025 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0786 (  5.5%)    0.0786 (  7.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1145 (  8.0%)    0.1145 ( 10.1%)  'hw.module' Pipeline
    0.0130 (  0.9%)    0.0130 (  1.2%)    HWCleanup
    0.0260 (  1.8%)    0.0260 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0601 (  4.2%)    0.0601 (  5.3%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0144 (  1.0%)    0.0144 (  1.3%)    PrettifyVerilog
    0.0671 (  4.7%)    0.0671 (  5.9%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.4240 (100.0%)    1.1291 (100.0%)  Total

{
  totalTime: 1.138,
  maxMemory: 69046272
}
