// Seed: 3217667026
module module_0 (
    input supply1 id_0,
    input wire id_1
    , id_7,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    output wire id_5
);
  assign id_7 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd13
) (
    input tri id_0,
    input supply1 id_1,
    input wand _id_2,
    output tri0 _id_3
    , id_7,
    input tri0 id_4,
    output supply1 id_5
);
  assign id_7 = -1;
  logic [id_3 : id_2] id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_5,
      id_5
  );
endmodule
