
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003662                       # Number of seconds simulated
sim_ticks                                  3662081490                       # Number of ticks simulated
final_tick                               533233425744                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333398                       # Simulator instruction rate (inst/s)
host_op_rate                                   431638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308163                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917108                       # Number of bytes of host memory used
host_seconds                                 11883.59                       # Real time elapsed on the host
sim_insts                                  3961964197                       # Number of instructions simulated
sim_ops                                    5129409190                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       697600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       528256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       425728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       372096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2044800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       319232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            319232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5450                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2907                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15975                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2494                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2494                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1468018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    190492757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1572876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    144250203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1363159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    116253011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1363159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    101607788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               558370972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1468018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1572876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1363159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1363159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5767212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87172282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87172282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87172282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1468018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    190492757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1572876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    144250203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1363159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    116253011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1363159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    101607788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              645543254                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8781971                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084257                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531693                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206341                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192887                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299665                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8831                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16786784                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084257                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492552                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595059                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036155                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        803510                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632279                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8542167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.411353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4947108     57.91%     57.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355064      4.16%     62.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336128      3.93%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314672      3.68%     69.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260946      3.05%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188082      2.20%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134581      1.58%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209526      2.45%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796060     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8542167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351203                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.911505                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473631                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       769646                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434770                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41341                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822776                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496617                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19952181                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10480                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822776                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655930                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         410184                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79587                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287093                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286594                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19352103                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           91                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155796                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80127                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26834449                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90152248                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90152248                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10039311                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1886                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699368                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23552                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415462                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18032537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3495                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604639                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23450                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5698104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17409317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8542167                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.709711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3064358     35.87%     35.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711895     20.04%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352070     15.83%     71.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817547      9.57%     81.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835215      9.78%     91.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379243      4.44%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244188      2.86%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67448      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70203      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8542167                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64042     58.41%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21588     19.69%     78.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24007     21.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011276     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200668      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543190     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847911      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604639                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.663025                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109638                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37884533                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23734359                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714277                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45880                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666059                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232958                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822776                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         323092                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15815                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18036033                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898418                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014925                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1404                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363797                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464951                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240842                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299494                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018865                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834543                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.635601                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244094                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233595                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202373                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24901450                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.620775                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369552                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5797541                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205509                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7719391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.585513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.112145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3131181     40.56%     40.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048549     26.54%     67.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849220     11.00%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430057      5.57%     83.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451037      5.84%     89.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225872      2.93%     92.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155085      2.01%     94.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89103      1.15%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339287      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7719391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339287                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25416684                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36896773                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 239804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.878197                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878197                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.138697                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138697                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64926529                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18722857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8781971                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3082674                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2685254                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202091                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553145                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1490329                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217247                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6251                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3758354                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17105022                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3082674                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707576                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3625324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938943                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        421828                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1848063                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8541106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4915782     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          647015      7.58%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320582      3.75%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236841      2.77%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197021      2.31%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170174      1.99%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59538      0.70%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          214642      2.51%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779511     20.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8541106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351023                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.947743                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3892649                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       395779                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3502476                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17663                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732535                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341197                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3087                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19138097                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4724                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732535                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4054488                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         190720                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47259                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3356881                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       159219                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18540756                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           61                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77408                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24581619                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84455745                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84455745                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16181156                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8400463                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2305                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1215                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           400186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2820120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8211                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       209129                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17450268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14895234                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19603                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4995841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13616592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8541106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858064                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3060920     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1822181     21.33%     57.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       923703     10.81%     67.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073532     12.57%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       806520      9.44%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514940      6.03%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222252      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65705      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51353      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8541106                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63477     73.46%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13074     15.13%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9860     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11701486     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119227      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1089      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2536070     17.03%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537362      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14895234                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696115                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86411                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005801                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38437588                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22448544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14384735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14981645                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24022                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168959                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732535                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         114387                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8970                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17452581                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2820120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647763                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1204                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221335                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14575023                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2426650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       320211                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2949695                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2183647                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523045                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.659653                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14411386                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14384735                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8665515                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21398629                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637985                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404957                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10838107                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12334311                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5118467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200188                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7808571                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3649366     46.74%     46.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1664957     21.32%     68.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903109     11.57%     79.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330961      4.24%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283733      3.63%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127146      1.63%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306524      3.93%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81753      1.05%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       461022      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7808571                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10838107                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12334311                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2516344                       # Number of memory references committed
system.switch_cpus1.commit.loads              2037540                       # Number of loads committed
system.switch_cpus1.commit.membars               1106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1928421                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10773872                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168365                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       461022                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24800223                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35639060                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 240865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10838107                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12334311                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10838107                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810286                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810286                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.234131                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.234131                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67461928                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18899067                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19721661                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2220                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8781971                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3235715                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2636738                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214277                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1345995                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259732                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346051                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9578                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3334492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17687589                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3235715                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1605783                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3705441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        551696                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1636612                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8527842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.568618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.368168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4822401     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257400      3.02%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270416      3.17%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          425697      4.99%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200460      2.35%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285634      3.35%     73.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          193063      2.26%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141108      1.65%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1931663     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8527842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368450                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014080                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3511811                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       505445                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3545159                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30169                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935257                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548440                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          949                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21126183                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3741                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935257                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3689094                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         122299                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       152827                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3396346                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       232011                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20364913                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        134359                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        68181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28513062                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94951270                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94951270                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17413690                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11099355                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3508                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1792                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           606361                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1893661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       979485                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10532                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       360522                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19091185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15169574                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27549                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6567908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20275329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8527842                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778829                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927741                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2979746     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1832229     21.49%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1219428     14.30%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       810328      9.50%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       737543      8.65%     88.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414355      4.86%     93.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372617      4.37%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82912      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78684      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8527842                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114492     78.14%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16088     10.98%     89.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15937     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12661802     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201886      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506131      9.93%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       798042      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15169574                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.727354                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146517                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39041053                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25662728                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14737573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15316091                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22072                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       753762                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257829                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935257                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          79415                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13912                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19094710                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1893661                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       979485                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1784                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249869                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14896971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1405752                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       272600                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2176460                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2116967                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770708                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.696313                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14748956                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14737573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9673641                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27504403                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678162                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351712                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10147862                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12494841                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6599902                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216294                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7592585                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645664                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2929914     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2137269     28.15%     66.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       850382     11.20%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       427576      5.63%     83.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       393688      5.19%     88.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180620      2.38%     91.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       194404      2.56%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100052      1.32%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       378680      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7592585                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10147862                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12494841                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1861555                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139899                       # Number of loads committed
system.switch_cpus2.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1804145                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11256106                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257650                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       378680                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26308479                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39125737                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 254129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10147862                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12494841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10147862                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865401                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865401                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155534                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155534                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66893790                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20437262                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19454165                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8781971                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3195844                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2601961                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216203                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1325653                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1248310                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          337820                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9694                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3353615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17441436                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3195844                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1586130                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3868074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1109684                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        533765                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1643260                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8646967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.494739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.319243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4778893     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          400032      4.63%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          399628      4.62%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          498506      5.77%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          154955      1.79%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          195026      2.26%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163263      1.89%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150721      1.74%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1905943     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8646967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363910                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.986050                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3517420                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       505675                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3697807                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34861                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        891197                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       542355                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20795829                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1806                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        891197                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3676685                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          68942                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       251565                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3571306                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       187265                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20079424                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        116836                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28189022                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93560171                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93560171                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17545134                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10643840                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3747                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2000                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           512536                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1857857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       964808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9147                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347516                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18881760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15220953                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31733                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6269593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18939602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8646967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.760265                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.905675                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3093444     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1776561     20.55%     56.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1220752     14.12%     70.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       834924      9.66%     80.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       816723      9.45%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       398723      4.61%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       374285      4.33%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60541      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71014      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8646967                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96433     76.09%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15407     12.16%     88.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14889     11.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12723008     83.59%     83.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190439      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1508494      9.91%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       797272      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15220953                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733205                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126729                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008326                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39247334                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25155239                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14797602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15347682                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19428                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712655                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237782                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        891197                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          44609                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5467                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18885524                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1857857                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       964808                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1986                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       252290                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14959521                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1407994                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       261431                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2180098                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2137213                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            772104                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703435                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14814993                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14797602                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9609352                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27111392                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.684998                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354440                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10205654                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12580519                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6305016                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3557                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217809                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7755770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622085                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.157855                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3078913     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2105291     27.14%     66.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       855377     11.03%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       465985      6.01%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       410268      5.29%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       168735      2.18%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188752      2.43%     93.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110332      1.42%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       372117      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7755770                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10205654                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12580519                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872220                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145194                       # Number of loads committed
system.switch_cpus3.commit.membars               1768                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1825684                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11324928                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       260011                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       372117                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26269006                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38663125                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 135004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10205654                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12580519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10205654                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860501                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860501                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162114                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162114                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67153063                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20567983                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19209978                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3550                       # number of misc regfile writes
system.l2.replacements                          16072                       # number of replacements
system.l2.tagsinuse                       2046.777241                       # Cycle average of tags in use
system.l2.total_refs                            15738                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18119                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.868591                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            32.339815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.718761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    653.584369                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.747210                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    448.246400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.952581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    372.586635                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.329190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    332.042275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             94.261862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             36.930734                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             36.677163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             25.360246                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001816                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.319133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.218870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001930                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.181927                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.162130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046026                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.018033                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.017909                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.012383                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999403                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4924                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1553                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1183                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1059                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8724                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3288                       # number of Writeback hits
system.l2.Writeback_hits::total                  3288                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   153                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1101                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8877                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4968                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1568                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1235                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1101                       # number of overall hits
system.l2.overall_hits::total                    8877                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5447                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3326                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2907                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15964                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  12                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5450                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3326                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2907                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15976                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5450                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4128                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3326                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2907                       # number of overall misses
system.l2.overall_misses::total                 15976                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1976697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    273000094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2085331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    191205797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1840533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    154966528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1846215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    132976214                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       759897409                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       162163                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       496448                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        658611                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1976697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    273162257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2085331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    191702245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1840533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    154966528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1846215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    132976214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        760556020                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1976697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    273162257                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2085331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    191702245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1840533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    154966528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1846215                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    132976214                       # number of overall miss cycles
system.l2.overall_miss_latency::total       760556020                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5672                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24688                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3288                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3288                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10418                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24853                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10418                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24853                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.525215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.726199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.737636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.732980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.646630                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.063830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.072727                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.523133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.724719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.729226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.725299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.642820                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.523133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.724719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.729226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.725299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.642820                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47064.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50119.348999                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46340.688889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46420.441126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47193.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46592.461816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47338.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45743.451668                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47600.689614                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 54054.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 55160.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54884.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47064.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50121.515046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46340.688889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46439.497335                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47193.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46592.461816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47338.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45743.451668                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47606.160491                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47064.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50121.515046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46340.688889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46439.497335                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47193.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46592.461816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47338.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45743.451668                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47606.160491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2494                       # number of writebacks
system.l2.writebacks::total                      2494                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15963                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15975                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1737460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    242048391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1830915                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    167434144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1619538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    135776587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1625367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    116237658                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    668310060                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       144946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       445358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       590304                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1737460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    242193337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1830915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    167879502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1619538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    135776587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1625367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    116237658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    668900364                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1737460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    242193337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1830915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    167879502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1619538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    135776587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1625367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    116237658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    668900364                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.525215                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.726023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.737636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.732980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.646589                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.063830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.523133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.724544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.729226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.725299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.523133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.724544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.729226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.725299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642780                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41368.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44437.009547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        40687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40659.092763                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41526.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40822.786230                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41676.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39985.434469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41866.194324                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 48315.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 49484.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        49192                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41368.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44439.144404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        40687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40678.338260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41526.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40822.786230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41676.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39985.434469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41871.697277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41368.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44439.144404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        40687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40678.338260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41526.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40822.786230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41676.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39985.434469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41871.697277                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.704987                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640914                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715138.551370                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.202000                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.502988                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062824                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925809                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632220                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632220                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632220                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632220                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632220                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632220                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2918417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2918417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2918417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2918417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2918417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2918417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632279                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49464.694915                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49464.694915                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49464.694915                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49464.694915                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49464.694915                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49464.694915                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2164240                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2164240                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2164240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2164240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2164240                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2164240                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50331.162791                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50331.162791                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50331.162791                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50331.162791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50331.162791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50331.162791                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10418                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371836                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10674                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16336.128537                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.250216                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.749784                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127099                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127099                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1731                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1731                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905579                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905579                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905579                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905579                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38413                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38413                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          165                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38578                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38578                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1598599616                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1598599616                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4662997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4662997                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1603262613                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1603262613                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1603262613                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1603262613                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944157                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944157                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944157                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944157                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032958                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032958                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000212                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000212                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019843                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019843                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019843                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019843                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41616.109546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41616.109546                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28260.587879                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28260.587879                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41558.987324                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41558.987324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41558.987324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41558.987324                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          900                       # number of writebacks
system.cpu0.dcache.writebacks::total              900                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28042                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28042                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          118                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28160                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10371                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10371                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10418                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    325813743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    325813743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       846579                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       846579                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    326660322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    326660322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    326660322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    326660322                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008898                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 31415.846399                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31415.846399                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18012.319149                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18012.319149                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31355.377424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31355.377424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31355.377424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31355.377424                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               556.464830                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913289321                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619307.306738                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.984825                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.480005                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065681                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826090                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891771                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1848012                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1848012                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1848012                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1848012                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1848012                       # number of overall hits
system.cpu1.icache.overall_hits::total        1848012                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2477243                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2477243                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2477243                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2477243                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2477243                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2477243                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1848063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1848063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1848063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1848063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1848063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1848063                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48573.392157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48573.392157                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48573.392157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48573.392157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48573.392157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48573.392157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2228561                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2228561                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2228561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2228561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2228561                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2228561                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48446.978261                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48446.978261                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48446.978261                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48446.978261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48446.978261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48446.978261                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5696                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206892798                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5952                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34760.214718                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.336371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.663629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802095                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197905                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2205591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2205591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476445                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476445                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1186                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1186                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2682036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2682036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2682036                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2682036                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20912                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20912                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20984                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20984                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1030291301                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1030291301                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3384813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3384813                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1033676114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1033676114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1033676114                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1033676114                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2226503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2226503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2703020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2703020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2703020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2703020                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009392                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009392                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007763                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49267.946681                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49267.946681                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 47011.291667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47011.291667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49260.203679                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49260.203679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49260.203679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49260.203679                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          600                       # number of writebacks
system.cpu1.dcache.writebacks::total              600                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15240                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15288                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15288                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5696                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5696                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    211757443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    211757443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       817358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       817358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    212574801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    212574801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    212574801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    212574801                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37333.822814                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37333.822814                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 34056.583333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34056.583333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 37320.014221                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37320.014221                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 37320.014221                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37320.014221                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.441513                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004685125                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1997385.934394                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.441513                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060002                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800387                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1636562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1636562                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1636562                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1636562                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1636562                       # number of overall hits
system.cpu2.icache.overall_hits::total        1636562                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2664327                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2664327                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2664327                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2664327                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2664327                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2664327                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1636612                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1636612                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1636612                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1636612                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1636612                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1636612                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53286.540000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53286.540000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53286.540000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53286.540000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53286.540000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53286.540000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2160510                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2160510                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2160510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2160510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2160510                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2160510                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52695.365854                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52695.365854                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52695.365854                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52695.365854                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52695.365854                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52695.365854                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4561                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153826833                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4817                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31934.156737                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.661846                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.338154                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.881492                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.118508                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098962                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098962                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717998                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717998                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1816960                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1816960                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1816960                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1816960                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12494                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12494                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12659                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12659                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12659                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12659                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    644679340                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    644679340                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5463945                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5463945                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    650143285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    650143285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    650143285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    650143285                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1111456                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1111456                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718163                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718163                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1829619                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1829619                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1829619                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1829619                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011241                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011241                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006919                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006919                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006919                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006919                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51599.114775                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51599.114775                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33114.818182                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33114.818182                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51358.186666                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51358.186666                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51358.186666                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51358.186666                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu2.dcache.writebacks::total              951                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7985                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7985                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8098                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8098                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8098                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8098                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4509                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4561                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4561                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    174566825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    174566825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1238292                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1238292                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    175805117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    175805117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    175805117                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    175805117                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38715.197383                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38715.197383                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23813.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23813.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38545.300811                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38545.300811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38545.300811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38545.300811                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.708831                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007975954                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984204.633858                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.708831                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062033                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812033                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1643206                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1643206                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1643206                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1643206                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1643206                       # number of overall hits
system.cpu3.icache.overall_hits::total        1643206                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2770415                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2770415                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2770415                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2770415                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2770415                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2770415                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1643260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1643260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1643260                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1643260                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1643260                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1643260                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51303.981481                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51303.981481                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51303.981481                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51303.981481                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51303.981481                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51303.981481                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2080470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2080470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2080470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2080470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2080470                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2080470                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52011.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52011.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52011.750000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52011.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52011.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52011.750000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4008                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148902389                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4264                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34920.822936                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.275949                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.724051                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872172                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127828                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1101756                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1101756                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723198                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723198                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1921                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1921                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1775                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1824954                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1824954                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1824954                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1824954                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9022                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          159                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9181                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9181                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9181                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9181                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    448728367                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    448728367                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5177307                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5177307                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    453905674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    453905674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    453905674                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    453905674                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1110778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1110778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1834135                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1834135                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1834135                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1834135                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008122                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008122                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005006                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005006                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005006                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005006                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 49737.127799                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49737.127799                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32561.679245                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32561.679245                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 49439.676942                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49439.676942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 49439.676942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49439.676942                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          837                       # number of writebacks
system.cpu3.dcache.writebacks::total              837                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5056                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5056                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          117                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5173                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3966                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3966                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4008                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4008                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    151589826                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    151589826                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       985212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       985212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    152575038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    152575038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    152575038                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    152575038                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38222.346445                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38222.346445                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23457.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23457.428571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38067.624251                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38067.624251                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38067.624251                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38067.624251                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
