#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: J:\PDS_2021.4\pango\PDS_2021.4-SP1.2\bin
#Application name: pds.exe
#OS: Windows 7sp1 6.1.7601
#Hostname: USER-20180123QP
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Tue Jun 28 09:38:28 2022
C: Flow-2003: Constraint file missing: "J:/pds/ip_1port_ram/prj/ip_1port_ram.lcf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_1port_ram/prj/ip_1port_ram.lcf" has been removed from project successfully. 


Process "Compile" started.
Current time: Tue Jun 28 09:38:47 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.867s wall, 0.000s user + 0.047s system = 0.047s CPU (5.4%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 51)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 61)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.000s user + 0.016s system = 0.016s CPU (73.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (312.5%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (65.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (78.6%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.357 sec
Action compile: Process CPU time elapsed is 1.357 sec
Current time: Tue Jun 28 09:38:49 2022
Action compile: Peak memory pool usage is 104,689,664 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 09:38:49 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name ip_1port_ram|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ip_1port_ram|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ip_1port_ram|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ip_1port_ram|sys_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.7%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.016s wall, 0.031s user + 0.000s system = 0.031s CPU (190.6%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.8%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.016s system = 0.016s CPU (206.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.066s wall, 0.062s user + 0.000s system = 0.062s CPU (94.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (79.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.463 sec
Action synthesize: Process CPU time elapsed is 3.479 sec
Current time: Tue Jun 28 09:38:54 2022
Action synthesize: Peak memory pool usage is 203,849,728 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 09:38:54 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 19       | 26304         | 1                   
| LUT                   | 20       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0.5      | 48            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.635 sec
Action dev_map: Process CPU time elapsed is 3.635 sec
Current time: Tue Jun 28 09:38:58 2022
Action dev_map: Peak memory pool usage is 204,079,104 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 09:38:58 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 709.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.36 sec.

Global placement started.
Run super clustering :
	Initial slack 996914.
	3 iterations finished.
	Final slack 997897.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 742.
Global placement takes 0.08 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.05 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 1099.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 996914.
	3 iterations finished.
	Final slack 997897.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1083.
Post global placement takes 0.12 sec.

Legalization started.
Wirelength after legalization is 1086.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 998449.
Wirelength after replication placement is 1086.
Legalized cost 998449.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 1086.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 998449, TNS after placement is 0.
Placement done.
Total placement takes 1.65 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is 998449, TNS before global route is 0.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.839687 M.
Total nets for routing : 90.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.03 sec.
Total 107 subnets.
    forward max bucket size 83 , backward 23.
        Unrouted nets 24 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015600 sec.
    forward max bucket size 79 , backward 73.
        Unrouted nets 10 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 20.
        Unrouted nets 4 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 0 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used srb routing arc is 496.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.42 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 15       | 19644         | 1                   
|   LUT                    | 20       | 13096         | 1                   
|   LUT-FF pairs           | 5        | 13096         | 1                   
| Use of CLMS              | 1        | 1110          | 1                   
|   FF                     | 4        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 4        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0.5      | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 12       | 120           | 10                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 11.000 sec
Action pnr: CPU time elapsed is 8.284 sec
Action pnr: Process CPU time elapsed is 8.284 sec
Current time: Tue Jun 28 09:39:08 2022
Action pnr: Peak memory pool usage is 448,106,496 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 09:39:08 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.320 sec
Action report_timing: Process CPU time elapsed is 5.320 sec
Current time: Tue Jun 28 09:39:14 2022
Action report_timing: Peak memory pool usage is 444,592,128 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 09:39:14 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.683217 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 6.677 sec
Action gen_bit_stream: Process CPU time elapsed is 6.677 sec
Current time: Tue Jun 28 09:39:21 2022
Action gen_bit_stream: Peak memory pool usage is 312,209,408 bytes
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:06
C: Flow-2004: Constraint file modified: "J:/pds/ip_1port_ram/prj/ip_1port_ram.fdc". 
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.


Process "Compile" started.
Current time: Tue Jun 28 09:40:24 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.812s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 51)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 61)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.023s wall, 0.031s user + 0.000s system = 0.031s CPU (134.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.027s wall, 0.016s user + 0.016s system = 0.031s CPU (116.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (162.6%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.342 sec
Action compile: Process CPU time elapsed is 1.357 sec
Current time: Tue Jun 28 09:40:27 2022
Action compile: Peak memory pool usage is 104,689,664 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 09:40:27 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (99.1%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (119.7%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (226.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.063s wall, 0.047s user + 0.016s system = 0.062s CPU (98.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.019s wall, 0.000s user + 0.016s system = 0.016s CPU (84.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.167 sec
Action synthesize: Process CPU time elapsed is 3.167 sec
Current time: Tue Jun 28 09:40:31 2022
Action synthesize: Peak memory pool usage is 204,136,448 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 09:40:31 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 19       | 26304         | 1                   
| LUT                   | 20       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0.5      | 48            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.494 sec
Action dev_map: Process CPU time elapsed is 3.494 sec
Current time: Tue Jun 28 09:40:35 2022
Action dev_map: Peak memory pool usage is 204,075,008 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 09:40:35 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 709.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.33 sec.

Global placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 742.
Global placement takes 0.08 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 1099.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1083.
Post global placement takes 0.11 sec.

Legalization started.
Wirelength after legalization is 1086.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 18449.
Wirelength after replication placement is 1086.
Legalized cost 18449.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 1086.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 18449, TNS after placement is 0.
Placement done.
Total placement takes 1.61 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.94 sec.
Worst slack is 18449, TNS before global route is 0.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.839687 M.
Total nets for routing : 90.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 6 nets, it takes 0.02 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 2 processed 18 nets, it takes 0.02 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.06 sec.
Total 107 subnets.
    forward max bucket size 83 , backward 51.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 79 , backward 72.
        Unrouted nets 8 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015600 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 0 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used srb routing arc is 498.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.45 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 15       | 19644         | 1                   
|   LUT                    | 20       | 13096         | 1                   
|   LUT-FF pairs           | 5        | 13096         | 1                   
| Use of CLMS              | 1        | 1110          | 1                   
|   FF                     | 4        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 4        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0.5      | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 12       | 120           | 10                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 9.000 sec
Action pnr: CPU time elapsed is 8.018 sec
Action pnr: Process CPU time elapsed is 8.018 sec
Current time: Tue Jun 28 09:40:43 2022
Action pnr: Peak memory pool usage is 447,991,808 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 09:40:44 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.444 sec
Action report_timing: Process CPU time elapsed is 5.444 sec
Current time: Tue Jun 28 09:40:50 2022
Action report_timing: Peak memory pool usage is 444,772,352 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 09:40:50 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.745618 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 9.000 sec
Action gen_bit_stream: CPU time elapsed is 6.802 sec
Action gen_bit_stream: Process CPU time elapsed is 6.802 sec
Current time: Tue Jun 28 09:40:58 2022
Action gen_bit_stream: Peak memory pool usage is 312,250,368 bytes
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:06
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
IP Compiler exited.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
IP Compiler exited.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:06
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
IP Compiler exited.
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
IP Compiler exited.


Process "Compile" started.
Current time: Tue Jun 28 14:25:08 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.862s wall, 0.016s user + 0.000s system = 0.016s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 51)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 61)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.000s user + 0.016s system = 0.016s CPU (75.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (109.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.357 sec
Action compile: Process CPU time elapsed is 1.357 sec
Current time: Tue Jun 28 14:25:11 2022
Action compile: Peak memory pool usage is 104,796,160 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 14:25:11 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.053s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.038s wall, 0.047s user + 0.000s system = 0.047s CPU (122.8%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.037s wall, 0.016s user + 0.016s system = 0.031s CPU (83.8%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.011s wall, 0.000s user + 0.016s system = 0.016s CPU (143.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.078s wall, 0.062s user + 0.016s system = 0.078s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.494 sec
Action synthesize: Process CPU time elapsed is 3.494 sec
Current time: Tue Jun 28 14:25:15 2022
Action synthesize: Peak memory pool usage is 204,238,848 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 14:25:15 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.03 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 19       | 26304         | 1                   
| LUT                   | 20       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0.5      | 48            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 4.056 sec
Action dev_map: Process CPU time elapsed is 4.056 sec
Current time: Tue Jun 28 14:25:20 2022
Action dev_map: Peak memory pool usage is 204,165,120 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 14:25:20 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 709.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.47 sec.

Global placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 742.
Global placement takes 0.08 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 1099.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1083.
Post global placement takes 0.11 sec.

Legalization started.
Wirelength after legalization is 1086.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 18449.
Wirelength after replication placement is 1086.
Legalized cost 18449.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 1086.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 18449, TNS after placement is 0.
Placement done.
Total placement takes 1.76 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.97 sec.
Worst slack is 18449, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	46.839687 M.
Total nets for routing : 90.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 6 nets, it takes 0.00 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 2 processed 18 nets, it takes 0.03 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.06 sec.
Total 107 subnets.
    forward max bucket size 83 , backward 51.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 79 , backward 72.
        Unrouted nets 8 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 0 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used srb routing arc is 498.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 1.53 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 15       | 19644         | 1                   
|   LUT                    | 20       | 13096         | 1                   
|   LUT-FF pairs           | 5        | 13096         | 1                   
| Use of CLMS              | 1        | 1110          | 1                   
|   FF                     | 4        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 4        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0.5      | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 12       | 120           | 10                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 8.783 sec
Action pnr: Process CPU time elapsed is 8.783 sec
Current time: Tue Jun 28 14:25:30 2022
Action pnr: Peak memory pool usage is 448,061,440 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 14:25:30 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.725 sec
Action report_timing: Process CPU time elapsed is 5.725 sec
Current time: Tue Jun 28 14:25:36 2022
Action report_timing: Peak memory pool usage is 444,796,928 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 14:25:36 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.948419 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 7.535 sec
Action gen_bit_stream: Process CPU time elapsed is 7.535 sec
Current time: Tue Jun 28 14:25:44 2022
Action gen_bit_stream: Peak memory pool usage is 312,295,424 bytes
Process "Generate Bitstream" done.
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
Open IP Compiler ...
IP Compiler exited.
IP Compiler exited.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ram_rw.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ram_rw.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Syntax error near 1
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 23)] Syntax error near 2
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 23)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 34)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 35)] Syntax error near 14
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 35)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 36)] Syntax error near 15
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 36)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 37)] Syntax error near 16
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 37)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Syntax error near 17
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 39)] Syntax error near 18
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 44)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 45)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 46)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 47)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 48)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 60)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
W: Public-4009: File J:/pds/ip_1port_ram/rtl/ip_1port_ram.v already exists.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Tue Jun 28 15:16:32 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.837s wall, 0.000s user + 0.016s system = 0.016s CPU (1.9%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 60)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.000s user + 0.016s system = 0.016s CPU (108.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.033s wall, 0.031s user + 0.016s system = 0.047s CPU (141.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (114.4%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.388 sec
Action compile: Process CPU time elapsed is 1.388 sec
Current time: Tue Jun 28 15:16:35 2022
Action compile: Peak memory pool usage is 104,755,200 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 15:16:35 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (160.5%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (87.5%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.030s wall, 0.016s user + 0.016s system = 0.031s CPU (103.0%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.069s wall, 0.062s user + 0.016s system = 0.078s CPU (112.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.354 sec
Action synthesize: Process CPU time elapsed is 3.354 sec
Current time: Tue Jun 28 15:16:39 2022
Action synthesize: Peak memory pool usage is 204,193,792 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 15:16:39 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 19       | 26304         | 1                   
| LUT                   | 20       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0.5      | 48            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.697 sec
Action dev_map: Process CPU time elapsed is 3.697 sec
Current time: Tue Jun 28 15:16:44 2022
Action dev_map: Peak memory pool usage is 204,083,200 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 15:16:44 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 709.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.45 sec.

Global placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 742.
Global placement takes 0.06 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 1099.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1083.
Post global placement takes 0.11 sec.

Legalization started.
Wirelength after legalization is 1086.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 18449.
Wirelength after replication placement is 1086.
Legalized cost 18449.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 1086.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 18449, TNS after placement is 0.
Placement done.
Total placement takes 1.73 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.95 sec.
Worst slack is 18449, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	46.839687 M.
Total nets for routing : 90.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 6 nets, it takes 0.00 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 2 processed 18 nets, it takes 0.03 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 0.06 sec.
Total 107 subnets.
    forward max bucket size 83 , backward 51.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 79 , backward 72.
        Unrouted nets 8 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 0 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 498.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 1.51 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 15       | 19644         | 1                   
|   LUT                    | 20       | 13096         | 1                   
|   LUT-FF pairs           | 5        | 13096         | 1                   
| Use of CLMS              | 1        | 1110          | 1                   
|   FF                     | 4        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 4        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0.5      | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 12       | 120           | 10                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 8.549 sec
Action pnr: Process CPU time elapsed is 8.549 sec
Current time: Tue Jun 28 15:16:53 2022
Action pnr: Peak memory pool usage is 448,065,536 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 15:16:53 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.585 sec
Action report_timing: Process CPU time elapsed is 5.585 sec
Current time: Tue Jun 28 15:16:59 2022
Action report_timing: Peak memory pool usage is 444,841,984 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 15:17:00 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.886018 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 7.145 sec
Action gen_bit_stream: Process CPU time elapsed is 7.145 sec
Current time: Tue Jun 28 15:17:07 2022
Action gen_bit_stream: Peak memory pool usage is 312,291,328 bytes
Process "Generate Bitstream" done.
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
IP Compiler exited.
Customize IP 'J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf' ...
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
C: Flow-2008: IP file modified: "J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.idf". 
ADS Parser
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
IP Compiler exited.


Process "Compile" started.
Current time: Tue Jun 28 15:55:06 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.863s wall, 0.016s user + 0.000s system = 0.016s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 60)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (88.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.025s wall, 0.000s user + 0.031s system = 0.031s CPU (122.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (155.1%)

Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.435 sec
Action compile: Process CPU time elapsed is 1.435 sec
Current time: Tue Jun 28 15:55:09 2022
Action compile: Peak memory pool usage is 104,755,200 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 15:55:09 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (176.9%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (89.2%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (112.4%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.067s wall, 0.062s user + 0.016s system = 0.078s CPU (117.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.572 sec
Action synthesize: Process CPU time elapsed is 3.572 sec
Current time: Tue Jun 28 15:55:13 2022
Action synthesize: Peak memory pool usage is 204,173,312 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 15:55:13 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 19       | 26304         | 1                   
| LUT                   | 20       | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0.5      | 48            | 2                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.713 sec
Action dev_map: Process CPU time elapsed is 3.713 sec
Current time: Tue Jun 28 15:55:17 2022
Action dev_map: Peak memory pool usage is 204,136,448 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 15:55:17 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Wirelength after clock region placement is 709.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.40 sec.

Global placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 742.
Global placement takes 0.08 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 1099.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1083.
Post global placement takes 0.11 sec.

Legalization started.
Wirelength after legalization is 1086.
Legalization takes 0.00 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 18449.
Wirelength after replication placement is 1086.
Legalized cost 18449.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 1086.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 18449, TNS after placement is 0.
Placement done.
Total placement takes 1.70 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.98 sec.
Worst slack is 18449, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	46.839687 M.
Total nets for routing : 90.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 6 nets, it takes 0.00 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 2 processed 18 nets, it takes 0.03 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 13 nets, it takes 0.00 sec.
Global routing takes 0.06 sec.
Total 107 subnets.
    forward max bucket size 83 , backward 51.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 79 , backward 72.
        Unrouted nets 8 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 0 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used srb routing arc is 498.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.53 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 9        | 3274          | 1                   
|   FF                     | 15       | 19644         | 1                   
|   LUT                    | 20       | 13096         | 1                   
|   LUT-FF pairs           | 5        | 13096         | 1                   
| Use of CLMS              | 1        | 1110          | 1                   
|   FF                     | 4        | 6660          | 1                   
|   LUT                    | 4        | 4440          | 1                   
|   LUT-FF pairs           | 4        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0.5      | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 12       | 120           | 10                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 11       | 114           | 10                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Action pnr: Real time elapsed is 9.000 sec
Action pnr: CPU time elapsed is 8.408 sec
Action pnr: Process CPU time elapsed is 8.408 sec
Current time: Tue Jun 28 15:55:26 2022
Action pnr: Peak memory pool usage is 448,065,536 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 15:55:27 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.663 sec
Action report_timing: Process CPU time elapsed is 5.663 sec
Current time: Tue Jun 28 15:55:33 2022
Action report_timing: Peak memory pool usage is 444,837,888 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 15:55:33 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078000 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.979619 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 9.000 sec
Action gen_bit_stream: CPU time elapsed is 7.332 sec
Action gen_bit_stream: Process CPU time elapsed is 7.332 sec
Current time: Tue Jun 28 15:55:41 2022
Action gen_bit_stream: Peak memory pool usage is 312,360,960 bytes
Process "Generate Bitstream" done.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
File "J:/pds/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.fic" has been added to project successfully.
Process exit normally.
Process exit normally.
Process exit normally.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Process exit normally.


Process "Compile" started.
Current time: Tue Jun 28 16:20:28 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
I: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 34)] Convert attribute name from syn_keep to PAP_KEEP
I: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 35)] Convert attribute name from syn_keep to PAP_KEEP
I: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 36)] Convert attribute name from syn_keep to PAP_KEEP
I: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 37)] Convert attribute name from syn_keep to PAP_KEEP
I: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.821s wall, 0.000s user + 0.016s system = 0.016s CPU (1.9%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 60)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (359.1%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.054s wall, 0.016s user + 0.016s system = 0.031s CPU (58.2%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.466 sec
Action compile: Process CPU time elapsed is 1.466 sec
Current time: Tue Jun 28 16:20:30 2022
Action compile: Peak memory pool usage is 104,820,736 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 16:20:31 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (160.3%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (87.9%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.029s wall, 0.000s user + 0.031s system = 0.031s CPU (105.8%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.068s wall, 0.062s user + 0.016s system = 0.078s CPU (115.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 4.000 sec
Action synthesize: CPU time elapsed is 3.401 sec
Action synthesize: Process CPU time elapsed is 3.401 sec
Current time: Tue Jun 28 16:20:34 2022
Action synthesize: Peak memory pool usage is 204,222,464 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 16:20:35 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'ip_1port_ram'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N257_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N309_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_0/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.20 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 581      | 26304         | 3                   
| LUT                   | 572      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 3.5      | 48            | 8                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 18.000 sec
Action dev_map: CPU time elapsed is 4.306 sec
Action dev_map: Process CPU time elapsed is 4.306 sec
Current time: Tue Jun 28 16:20:52 2022
Action dev_map: Peak memory pool usage is 204,365,824 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 16:20:53 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Wirelength after clock region placement is 3768.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_106.
Pre global placement takes 4.34 sec.

Global placement started.
Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4185.
Global placement takes 0.62 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 5491.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4744.
Post global placement takes 0.70 sec.

Legalization started.
Wirelength after legalization is 5311.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17596.
Wirelength after replication placement is 5311.
Legalized cost 17596.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 5311.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 17596, TNS after placement is 0.
Placement done.
Total placement takes 6.32 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.01 sec.
Worst slack is 17596, TNS before global route is 0.
Processing design graph takes 0.20 sec.
Total memory for routing:
	47.394161 M.
Total nets for routing : 946.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 141 nets, it takes 0.00 sec.
Unrouted nets 274 at the end of iteration 0.
Unrouted nets 120 at the end of iteration 1.
Unrouted nets 49 at the end of iteration 2.
Unrouted nets 29 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 2 processed 373 nets, it takes 1.75 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 3 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 20 nets, it takes 0.02 sec.
Global routing takes 1.78 sec.
Total 974 subnets.
    forward max bucket size 18521 , backward 208.
        Unrouted nets 407 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.327602 sec.
    forward max bucket size 18521 , backward 75.
        Unrouted nets 309 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.312002 sec.
    forward max bucket size 17451 , backward 137.
        Unrouted nets 217 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.171601 sec.
    forward max bucket size 99 , backward 185.
        Unrouted nets 187 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046800 sec.
    forward max bucket size 24 , backward 73.
        Unrouted nets 148 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031200 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 111 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031200 sec.
    forward max bucket size 109 , backward 76.
        Unrouted nets 65 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015600 sec.
    forward max bucket size 18 , backward 22.
        Unrouted nets 42 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 32.
        Unrouted nets 26 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015600 sec.
    forward max bucket size 18 , backward 31.
        Unrouted nets 19 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 19 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015600 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 19.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 9.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 11.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.08 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 266.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.41 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.25 sec.
Used srb routing arc is 7552.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 4.95 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 174      | 3274          | 6                   
|   FF                     | 444      | 19644         | 3                   
|   LUT                    | 439      | 13096         | 4                   
|   LUT-FF pairs           | 255      | 13096         | 2                   
| Use of CLMS              | 51       | 1110          | 5                   
|   FF                     | 137      | 6660          | 3                   
|   LUT                    | 146      | 4440          | 4                   
|   LUT-FF pairs           | 103      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 3.5      | 48            | 8                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 14       | 120           | 12                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 10       | 114           | 9                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:16s)
Action pnr: Real time elapsed is 19.000 sec
Action pnr: CPU time elapsed is 17.956 sec
Action pnr: Process CPU time elapsed is 17.956 sec
Current time: Tue Jun 28 16:21:11 2022
Action pnr: Peak memory pool usage is 484,212,736 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 16:21:11 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 6.100 sec
Action report_timing: Process CPU time elapsed is 6.100 sec
Current time: Tue Jun 28 16:21:18 2022
Action report_timing: Peak memory pool usage is 459,124,736 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 16:21:18 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343202 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 4.914031 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 11.000 sec
Action gen_bit_stream: CPU time elapsed is 9.204 sec
Action gen_bit_stream: Process CPU time elapsed is 9.204 sec
Current time: Tue Jun 28 16:21:28 2022
Action gen_bit_stream: Peak memory pool usage is 325,996,544 bytes
Process "Generate Bitstream" done.
ADS Parser
I: Flow-6004: Design file modified: "J:/pds/ip_1port_ram/rtl/ip_1port_ram.v". 
Compiling architecture definition.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Open IP Compiler ...
IP Compiler exited.


Process "Compile" started.
Current time: Tue Jun 28 16:57:26 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {J:/pds/ip_1port_ram/prj} J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.881s wall, 0.016s user + 0.000s system = 0.016s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Elaborating instance u_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 130)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000001
    c_RD_OCE_EN = 32'b00000000000000000000000000000001
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [J:/pds/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [J:/pds/ip_1port_ram/rtl/ip_1port_ram.v(line number: 60)] Elaborating instance u_ram_rw
I: Verilog-0003: [J:/pds/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (238.7%)

Start rtl-infer.
Process exit normally.
Executing : rtl-infer successfully. Time elapsed: 0.037s wall, 0.016s user + 0.016s system = 0.031s CPU (84.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.016s system = 0.016s CPU (138.5%)

Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.357 sec
Action compile: Process CPU time elapsed is 1.357 sec
Current time: Tue Jun 28 16:57:29 2022
Action compile: Peak memory pool usage is 104,865,792 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jun 28 16:57:29 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux2'.
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux4'.
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N1_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (92.6%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]'.
Executing : logic-optimization successfully. Time elapsed: 0.027s wall, 0.031s user + 0.000s system = 0.031s CPU (115.0%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rw/N40[7]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (208.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.067s wall, 0.031s user + 0.031s system = 0.062s CPU (92.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (78.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.370 sec
Action synthesize: Process CPU time elapsed is 3.370 sec
Current time: Tue Jun 28 16:57:33 2022
Action synthesize: Peak memory pool usage is 204,271,616 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jun 28 16:57:33 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'ip_1port_ram'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N257_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N309_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_0/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.22 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 581      | 26304         | 3                   
| LUT                   | 572      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 3.5      | 48            | 8                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 25       | 240           | 11                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 4             | 25                  
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 18.000 sec
Action dev_map: CPU time elapsed is 4.181 sec
Action dev_map: Process CPU time elapsed is 4.181 sec
Current time: Tue Jun 28 16:57:50 2022
Action dev_map: Peak memory pool usage is 204,427,264 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jun 28 16:57:50 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS12 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

I: Column Clock Check close.

Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Wirelength after clock region placement is 3768.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_106.
Pre global placement takes 4.66 sec.

Global placement started.
Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4185.
Global placement takes 0.66 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 5491.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4744.
Post global placement takes 0.72 sec.

Legalization started.
Wirelength after legalization is 5311.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17596.
Wirelength after replication placement is 5311.
Legalized cost 17596.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 5311.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 17596, TNS after placement is 0.
Placement done.
Total placement takes 6.69 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.05 sec.
Worst slack is 17596, TNS before global route is 0.
Processing design graph takes 0.20 sec.
Total memory for routing:
	47.394161 M.
Total nets for routing : 946.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 141 nets, it takes 0.00 sec.
Unrouted nets 274 at the end of iteration 0.
Unrouted nets 120 at the end of iteration 1.
Unrouted nets 49 at the end of iteration 2.
Unrouted nets 29 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 2 processed 373 nets, it takes 1.78 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 3 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 20 nets, it takes 0.02 sec.
Global routing takes 1.83 sec.
Total 974 subnets.
    forward max bucket size 18521 , backward 208.
        Unrouted nets 407 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.343202 sec.
    forward max bucket size 18521 , backward 75.
        Unrouted nets 309 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.312002 sec.
    forward max bucket size 17451 , backward 137.
        Unrouted nets 217 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.171601 sec.
    forward max bucket size 99 , backward 185.
        Unrouted nets 187 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046800 sec.
    forward max bucket size 24 , backward 73.
        Unrouted nets 148 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031200 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 111 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015600 sec.
    forward max bucket size 109 , backward 76.
        Unrouted nets 65 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015600 sec.
    forward max bucket size 18 , backward 22.
        Unrouted nets 42 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015600 sec.
    forward max bucket size 17 , backward 32.
        Unrouted nets 26 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015600 sec.
    forward max bucket size 18 , backward 31.
        Unrouted nets 19 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 19 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015600 sec.
    forward max bucket size 20 , backward 19.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 9.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 11.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.01 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 266.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.42 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.23 sec.
Used srb routing arc is 7552.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.05 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 174      | 3274          | 6                   
|   FF                     | 444      | 19644         | 3                   
|   LUT                    | 439      | 13096         | 4                   
|   LUT-FF pairs           | 255      | 13096         | 2                   
| Use of CLMS              | 51       | 1110          | 5                   
|   FF                     | 137      | 6660          | 3                   
|   LUT                    | 146      | 4440          | 4                   
|   LUT-FF pairs           | 103      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 3.5      | 48            | 8                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 14       | 120           | 12                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 10       | 114           | 9                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Action pnr: Real time elapsed is 20.000 sec
Action pnr: CPU time elapsed is 18.549 sec
Action pnr: Process CPU time elapsed is 18.549 sec
Current time: Tue Jun 28 16:58:09 2022
Action pnr: Peak memory pool usage is 484,012,032 bytes
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jun 28 16:58:10 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 1345561

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.271 sec
Action report_timing: Process CPU time elapsed is 6.271 sec
Current time: Tue Jun 28 16:58:16 2022
Action report_timing: Peak memory pool usage is 459,231,232 bytes
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jun 28 16:58:17 2022
Compiling architecture definition.
Analyzing project file 'J:/pds/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.327602 sec.
Generating architecture configuration.
The bitstream file is "J:/pds/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 5.023232 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 10.000 sec
Action gen_bit_stream: CPU time elapsed is 9.329 sec
Action gen_bit_stream: Process CPU time elapsed is 9.329 sec
Current time: Tue Jun 28 16:58:26 2022
Action gen_bit_stream: Peak memory pool usage is 325,799,936 bytes
Process "Generate Bitstream" done.
W: UiCommand-4212: Editor "UCE" is not running, can not exit it.
