[2021-09-09 09:46:43,529]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 09:46:43,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:46:54,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; ".

Peak memory: 17657856 bytes

[2021-09-09 09:46:54,738]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:46:55,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36671488 bytes

[2021-09-09 09:46:55,082]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 09:46:55,082]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:46:55,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :3922
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :3922
score:100
	Report mapping result:
		klut_size()     :4306
		klut.num_gates():3937
		max delay       :17
		max area        :3922
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :151
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :3633
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 34697216 bytes

[2021-09-09 09:46:55,871]mapper_test.py:220:[INFO]: area: 3937 level: 17
[2021-09-09 11:39:15,665]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 11:39:15,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:26,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; ".

Peak memory: 17784832 bytes

[2021-09-09 11:39:26,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:26,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36564992 bytes

[2021-09-09 11:39:26,513]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 11:39:26,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:32,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :3922
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6036
score:100
	Report mapping result:
		klut_size()     :4306
		klut.num_gates():3937
		max delay       :17
		max area        :3922
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :151
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :3633
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113573888 bytes

[2021-09-09 11:39:32,789]mapper_test.py:220:[INFO]: area: 3937 level: 17
[2021-09-09 13:10:03,426]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 13:10:03,426]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:14,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; ".

Peak memory: 18051072 bytes

[2021-09-09 13:10:14,522]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:14,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36761600 bytes

[2021-09-09 13:10:14,903]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 13:10:14,903]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:21,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :3898
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :5963
score:100
	Report mapping result:
		klut_size()     :4282
		klut.num_gates():3913
		max delay       :17
		max area        :3898
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :140
		LUT fanins:4	 numbers :3624
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113549312 bytes

[2021-09-09 13:10:21,135]mapper_test.py:220:[INFO]: area: 3913 level: 17
[2021-09-09 14:58:51,761]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 14:58:51,761]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:51,762]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:52,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36806656 bytes

[2021-09-09 14:58:52,131]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 14:58:52,131]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:59,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6245
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113573888 bytes

[2021-09-09 14:58:59,087]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-09 15:27:54,780]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 15:27:54,780]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:54,780]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:55,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36569088 bytes

[2021-09-09 15:27:55,151]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 15:27:55,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:02,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6245
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113471488 bytes

[2021-09-09 15:28:02,095]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-09 16:05:57,137]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 16:05:57,137]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:57,137]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:57,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36970496 bytes

[2021-09-09 16:05:57,510]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 16:05:57,511]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:04,474]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6245
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113549312 bytes

[2021-09-09 16:06:04,475]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-09 16:40:38,462]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 16:40:38,463]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:38,463]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:38,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36618240 bytes

[2021-09-09 16:40:38,837]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 16:40:38,838]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:45,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6245
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113700864 bytes

[2021-09-09 16:40:45,808]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-09 17:17:12,156]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-09 17:17:12,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:12,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:12,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36696064 bytes

[2021-09-09 17:17:12,536]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-09 17:17:12,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:19,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6255
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113512448 bytes

[2021-09-09 17:17:19,016]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-13 23:23:46,820]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-13 23:23:46,821]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:46,821]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:47,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36237312 bytes

[2021-09-13 23:23:47,202]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-13 23:23:47,202]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:52,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6840
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 95117312 bytes

[2021-09-13 23:23:52,669]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-13 23:41:01,590]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-13 23:41:01,590]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:01,590]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:01,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36360192 bytes

[2021-09-13 23:41:01,962]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-13 23:41:01,962]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:02,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 34156544 bytes

[2021-09-13 23:41:02,664]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-14 08:52:55,173]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-14 08:52:55,173]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:55,174]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:55,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36429824 bytes

[2021-09-14 08:52:55,559]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-14 08:52:55,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:01,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6255
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 113668096 bytes

[2021-09-14 08:53:01,627]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-14 09:19:58,588]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-14 09:19:58,589]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:58,589]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:58,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.18 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36278272 bytes

[2021-09-14 09:19:58,998]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-14 09:19:58,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:59,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 34963456 bytes

[2021-09-14 09:19:59,758]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-15 15:27:32,451]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-15 15:27:32,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:32,452]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:32,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36126720 bytes

[2021-09-15 15:27:32,758]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-15 15:27:32,758]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:37,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:34
	current map manager:
		current min nodes:7249
		current min depth:34
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6316
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 68276224 bytes

[2021-09-15 15:27:37,890]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-15 15:53:30,320]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-15 15:53:30,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:30,321]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:30,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36421632 bytes

[2021-09-15 15:53:30,684]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-15 15:53:30,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:31,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 15560704 bytes

[2021-09-15 15:53:31,299]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-18 13:58:13,198]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-18 13:58:13,199]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:13,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:13,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36167680 bytes

[2021-09-18 13:58:13,511]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-18 13:58:13,511]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:18,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6274
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 95031296 bytes

[2021-09-18 13:58:18,384]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-18 16:22:55,176]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-18 16:22:55,177]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:55,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:55,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36179968 bytes

[2021-09-18 16:22:55,486]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-18 16:22:55,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:00,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4057
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6287
score:100
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 61521920 bytes

[2021-09-18 16:23:00,260]mapper_test.py:220:[INFO]: area: 4061 level: 17
[2021-09-22 08:55:36,021]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-22 08:55:36,021]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:36,021]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:36,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36315136 bytes

[2021-09-22 08:55:36,387]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-22 08:55:36,387]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:39,079]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :18
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 38862848 bytes

[2021-09-22 08:55:39,079]mapper_test.py:220:[INFO]: area: 4061 level: 18
[2021-09-22 11:21:35,747]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-22 11:21:35,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:35,748]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:36,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36683776 bytes

[2021-09-22 11:21:36,059]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-22 11:21:36,059]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:40,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 38715392 bytes

[2021-09-22 11:21:40,903]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-23 16:40:06,681]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-23 16:40:06,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:06,682]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:07,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36499456 bytes

[2021-09-23 16:40:07,043]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-23 16:40:07,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:12,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
balancing!
	current map manager:
		current min nodes:7249
		current min depth:35
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:35
balancing!
	current map manager:
		current min nodes:7249
		current min depth:33
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 44019712 bytes

[2021-09-23 16:40:12,326]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-23 17:03:37,336]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-23 17:03:37,336]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:37,336]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:37,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36409344 bytes

[2021-09-23 17:03:37,687]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-23 17:03:37,687]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:42,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
balancing!
	current map manager:
		current min nodes:7249
		current min depth:35
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:35
balancing!
	current map manager:
		current min nodes:7249
		current min depth:33
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 38682624 bytes

[2021-09-23 17:03:42,491]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-23 18:04:45,518]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-23 18:04:45,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:45,518]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:45,854]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36081664 bytes

[2021-09-23 18:04:45,874]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-23 18:04:45,875]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:51,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
balancing!
	current map manager:
		current min nodes:7249
		current min depth:35
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:35
balancing!
	current map manager:
		current min nodes:7249
		current min depth:33
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 43905024 bytes

[2021-09-23 18:04:51,156]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-27 16:32:00,446]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-27 16:32:00,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:00,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:00,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36204544 bytes

[2021-09-27 16:32:00,753]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-27 16:32:00,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:05,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
balancing!
	current map manager:
		current min nodes:7249
		current min depth:35
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:35
balancing!
	current map manager:
		current min nodes:7249
		current min depth:33
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 44421120 bytes

[2021-09-27 16:32:05,742]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-27 17:38:48,269]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-27 17:38:48,269]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:48,270]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:48,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36216832 bytes

[2021-09-27 17:38:48,633]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-27 17:38:48,633]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:53,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
balancing!
	current map manager:
		current min nodes:7249
		current min depth:35
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:35
balancing!
	current map manager:
		current min nodes:7249
		current min depth:33
rewriting!
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6429
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 44453888 bytes

[2021-09-27 17:38:53,950]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-28 02:05:03,252]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-28 02:05:03,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:03,253]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:03,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36360192 bytes

[2021-09-28 02:05:03,619]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-28 02:05:03,619]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:08,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 41451520 bytes

[2021-09-28 02:05:08,737]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-28 16:44:44,811]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-28 16:44:44,811]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:44,812]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:45,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36651008 bytes

[2021-09-28 16:44:45,154]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-28 16:44:45,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:50,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 38780928 bytes

[2021-09-28 16:44:50,015]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-09-28 17:23:44,718]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-09-28 17:23:44,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:44,719]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:45,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36286464 bytes

[2021-09-28 17:23:45,034]mapper_test.py:156:[INFO]: area: 2758 level: 17
[2021-09-28 17:23:45,035]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:50,004]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6322
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 88539136 bytes

[2021-09-28 17:23:50,004]mapper_test.py:220:[INFO]: area: 4060 level: 17
[2021-10-09 10:39:48,182]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-09 10:39:48,183]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:48,183]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:48,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36671488 bytes

[2021-10-09 10:39:48,490]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-09 10:39:48,491]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:50,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6592
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 21725184 bytes

[2021-10-09 10:39:50,468]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-09 11:22:25,813]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-09 11:22:25,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:25,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:26,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36130816 bytes

[2021-10-09 11:22:26,134]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-09 11:22:26,134]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:28,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6595
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 26025984 bytes

[2021-10-09 11:22:28,062]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-09 16:30:20,961]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-09 16:30:20,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:20,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:21,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36425728 bytes

[2021-10-09 16:30:21,283]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-09 16:30:21,283]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:23,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 22249472 bytes

[2021-10-09 16:30:23,231]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-09 16:47:31,025]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-09 16:47:31,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:31,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:31,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36356096 bytes

[2021-10-09 16:47:31,398]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-09 16:47:31,398]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:33,236]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 22294528 bytes

[2021-10-09 16:47:33,237]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-12 10:54:44,493]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-12 10:54:44,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:44,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:44,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36147200 bytes

[2021-10-12 10:54:44,816]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-12 10:54:44,816]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:49,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6399
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 31993856 bytes

[2021-10-12 10:54:49,975]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-12 11:16:29,278]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-12 11:16:29,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:29,279]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:29,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36397056 bytes

[2021-10-12 11:16:29,600]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-12 11:16:29,600]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:31,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6592
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 21491712 bytes

[2021-10-12 11:16:31,698]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-12 13:30:11,219]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-12 13:30:11,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:11,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:11,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36474880 bytes

[2021-10-12 13:30:11,585]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-12 13:30:11,585]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:16,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6399
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 31920128 bytes

[2021-10-12 13:30:16,834]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-12 15:00:47,376]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-12 15:00:47,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:47,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:47,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36356096 bytes

[2021-10-12 15:00:47,717]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-12 15:00:47,717]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:53,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6399
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 32264192 bytes

[2021-10-12 15:00:53,817]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-12 18:45:37,997]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-12 18:45:37,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:37,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:38,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36048896 bytes

[2021-10-12 18:45:38,382]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-12 18:45:38,382]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:43,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6446
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27648000 bytes

[2021-10-12 18:45:43,805]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-18 11:39:05,740]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-18 11:39:05,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:05,741]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:06,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36122624 bytes

[2021-10-18 11:39:06,115]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-18 11:39:06,115]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:11,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6446
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27738112 bytes

[2021-10-18 11:39:11,473]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-18 12:03:16,502]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-18 12:03:16,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:16,503]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:16,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36343808 bytes

[2021-10-18 12:03:16,878]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-18 12:03:16,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:17,320]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14131200 bytes

[2021-10-18 12:03:17,321]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-19 14:11:13,839]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-19 14:11:13,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:13,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:14,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36065280 bytes

[2021-10-19 14:11:14,160]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-19 14:11:14,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:14,559]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14061568 bytes

[2021-10-19 14:11:14,560]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-22 13:30:48,748]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-22 13:30:48,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:48,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:49,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36618240 bytes

[2021-10-22 13:30:49,111]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-22 13:30:49,111]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:50,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 17129472 bytes

[2021-10-22 13:30:50,724]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-22 13:51:41,838]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-22 13:51:41,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:41,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:42,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36139008 bytes

[2021-10-22 13:51:42,209]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-22 13:51:42,210]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:43,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 16945152 bytes

[2021-10-22 13:51:43,812]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-22 14:01:34,803]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-22 14:01:34,804]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:34,804]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:35,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36503552 bytes

[2021-10-22 14:01:35,173]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-22 14:01:35,173]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:35,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14053376 bytes

[2021-10-22 14:01:35,571]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-22 14:04:55,580]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-22 14:04:55,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:55,580]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:55,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36261888 bytes

[2021-10-22 14:04:55,898]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-22 14:04:55,899]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:56,346]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14204928 bytes

[2021-10-22 14:04:56,347]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-23 13:28:57,073]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-23 13:28:57,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:57,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:57,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36249600 bytes

[2021-10-23 13:28:57,393]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-23 13:28:57,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:02,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :5963
score:100
	Report mapping result:
		klut_size()     :6323
		klut.num_gates():5954
		max delay       :18
		max area        :5963
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1576
		LUT fanins:3	 numbers :1821
		LUT fanins:4	 numbers :2555
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27623424 bytes

[2021-10-23 13:29:02,432]mapper_test.py:224:[INFO]: area: 5954 level: 18
[2021-10-24 17:40:23,150]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-24 17:40:23,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:23,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:23,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36343808 bytes

[2021-10-24 17:40:23,522]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-24 17:40:23,522]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:28,753]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :5963
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27668480 bytes

[2021-10-24 17:40:28,753]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-24 18:00:49,970]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-24 18:00:49,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:49,970]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:50,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36134912 bytes

[2021-10-24 18:00:50,335]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-24 18:00:50,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:55,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:35
	current map manager:
		current min nodes:7249
		current min depth:33
	current map manager:
		current min nodes:7249
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :4056
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6446
score:100
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27668480 bytes

[2021-10-24 18:00:55,568]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-26 10:24:53,270]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-26 10:24:53,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:53,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:53,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36290560 bytes

[2021-10-26 10:24:53,632]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-26 10:24:53,633]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:54,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	current map manager:
		current min nodes:7249
		current min depth:41
	Report mapping result:
		klut_size()     :4196
		klut.num_gates():3827
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :1292
		LUT fanins:4	 numbers :2374
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14028800 bytes

[2021-10-26 10:24:54,151]mapper_test.py:224:[INFO]: area: 3827 level: 17
[2021-10-26 10:58:28,768]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-26 10:58:28,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:28,771]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:29,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36642816 bytes

[2021-10-26 10:58:29,145]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-26 10:58:29,145]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:34,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :4196
		klut.num_gates():3827
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :1292
		LUT fanins:4	 numbers :2374
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27398144 bytes

[2021-10-26 10:58:34,838]mapper_test.py:224:[INFO]: area: 3827 level: 17
[2021-10-26 11:19:40,992]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-26 11:19:40,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:40,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:41,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36192256 bytes

[2021-10-26 11:19:41,378]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-26 11:19:41,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:46,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5647
		klut.num_gates():5278
		max delay       :18
		max area        :5963
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :377
		LUT fanins:3	 numbers :2089
		LUT fanins:4	 numbers :2810
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27602944 bytes

[2021-10-26 11:19:46,809]mapper_test.py:224:[INFO]: area: 5278 level: 18
[2021-10-26 12:17:48,755]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-26 12:17:48,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:48,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:49,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36233216 bytes

[2021-10-26 12:17:49,080]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-26 12:17:49,080]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:54,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :4429
		klut.num_gates():4060
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :841
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 27561984 bytes

[2021-10-26 12:17:54,235]mapper_test.py:224:[INFO]: area: 4060 level: 17
[2021-10-26 14:12:27,380]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-26 14:12:27,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:27,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:27,730]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36691968 bytes

[2021-10-26 14:12:27,752]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-26 14:12:27,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:28,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :4196
		klut.num_gates():3827
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :1292
		LUT fanins:4	 numbers :2374
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 13819904 bytes

[2021-10-26 14:12:28,190]mapper_test.py:224:[INFO]: area: 3827 level: 17
[2021-10-29 16:09:32,079]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-10-29 16:09:32,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:32,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:32,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36155392 bytes

[2021-10-29 16:09:32,449]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-10-29 16:09:32,449]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:32,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5541
		klut.num_gates():5172
		max delay       :18
		max area        :5156
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :331
		LUT fanins:3	 numbers :1658
		LUT fanins:4	 numbers :3181
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
Peak memory: 14045184 bytes

[2021-10-29 16:09:32,894]mapper_test.py:224:[INFO]: area: 5172 level: 18
[2021-11-03 09:50:55,979]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-03 09:50:55,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:55,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:56,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36089856 bytes

[2021-11-03 09:50:56,308]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-03 09:50:56,308]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:57,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5541
		klut.num_gates():5172
		max delay       :17
		max area        :4056
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :331
		LUT fanins:3	 numbers :1658
		LUT fanins:4	 numbers :3181
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig_output.v
	Peak memory: 16064512 bytes

[2021-11-03 09:50:57,161]mapper_test.py:226:[INFO]: area: 5172 level: 17
[2021-11-03 10:03:02,421]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-03 10:03:02,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:02,421]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:02,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36462592 bytes

[2021-11-03 10:03:02,791]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-03 10:03:02,792]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:03,684]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5551
		klut.num_gates():5182
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :334
		LUT fanins:3	 numbers :1171
		LUT fanins:4	 numbers :3675
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig_output.v
	Peak memory: 15765504 bytes

[2021-11-03 10:03:03,685]mapper_test.py:226:[INFO]: area: 5182 level: 17
[2021-11-03 13:43:01,726]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-03 13:43:01,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:01,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:02,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36384768 bytes

[2021-11-03 13:43:02,104]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-03 13:43:02,104]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:03,000]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5551
		klut.num_gates():5182
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :334
		LUT fanins:3	 numbers :1171
		LUT fanins:4	 numbers :3675
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig_output.v
	Peak memory: 15962112 bytes

[2021-11-03 13:43:03,001]mapper_test.py:226:[INFO]: area: 5182 level: 17
[2021-11-03 13:49:17,583]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-03 13:49:17,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:17,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:17,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36270080 bytes

[2021-11-03 13:49:17,962]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-03 13:49:17,962]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:18,856]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :5551
		klut.num_gates():5182
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :334
		LUT fanins:3	 numbers :1171
		LUT fanins:4	 numbers :3675
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig_output.v
	Peak memory: 15945728 bytes

[2021-11-03 13:49:18,857]mapper_test.py:226:[INFO]: area: 5182 level: 17
[2021-11-04 15:56:09,775]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-04 15:56:09,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:09,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:10,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36401152 bytes

[2021-11-04 15:56:10,162]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-04 15:56:10,162]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:11,093]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig_output.v
	Peak memory: 15548416 bytes

[2021-11-04 15:56:11,094]mapper_test.py:226:[INFO]: area: 3634 level: 18
[2021-11-16 12:27:34,211]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-16 12:27:34,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:34,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:34,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36249600 bytes

[2021-11-16 12:27:34,548]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-16 12:27:34,548]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:35,027]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.161407 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 13783040 bytes

[2021-11-16 12:27:35,028]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-16 14:16:29,830]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-16 14:16:29,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:29,831]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:30,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36315136 bytes

[2021-11-16 14:16:30,209]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-16 14:16:30,209]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:30,693]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.161439 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 13594624 bytes

[2021-11-16 14:16:30,693]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-16 14:22:50,052]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-16 14:22:50,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:50,053]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:50,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36618240 bytes

[2021-11-16 14:22:50,384]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-16 14:22:50,384]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:50,915]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.161777 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 13856768 bytes

[2021-11-16 14:22:50,916]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-17 16:35:29,642]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-17 16:35:29,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:29,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:29,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36323328 bytes

[2021-11-17 16:35:29,968]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-17 16:35:29,969]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:30,511]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.16358 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 14344192 bytes

[2021-11-17 16:35:30,511]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-18 10:17:59,081]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-18 10:17:59,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:59,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:59,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36204544 bytes

[2021-11-18 10:17:59,455]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-18 10:17:59,455]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:00,047]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.26713 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3634
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 16003072 bytes

[2021-11-18 10:18:00,048]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-23 16:10:49,869]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-23 16:10:49,870]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:49,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:50,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36175872 bytes

[2021-11-23 16:10:50,250]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-23 16:10:50,250]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:50,839]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.268747 secs
	Report mapping result:
		klut_size()     :4119
		klut.num_gates():3750
		max delay       :18
		max area        :3750
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :296
		LUT fanins:3	 numbers :824
		LUT fanins:4	 numbers :2628
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 15675392 bytes

[2021-11-23 16:10:50,840]mapper_test.py:228:[INFO]: area: 3750 level: 18
[2021-11-23 16:41:47,902]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-23 16:41:47,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:47,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:48,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36323328 bytes

[2021-11-23 16:41:48,281]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-23 16:41:48,281]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:48,874]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.268737 secs
	Report mapping result:
		klut_size()     :4119
		klut.num_gates():3750
		max delay       :18
		max area        :3750
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :296
		LUT fanins:3	 numbers :824
		LUT fanins:4	 numbers :2628
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 15785984 bytes

[2021-11-23 16:41:48,875]mapper_test.py:228:[INFO]: area: 3750 level: 18
[2021-11-24 11:38:21,299]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 11:38:21,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:21,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:21,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36560896 bytes

[2021-11-24 11:38:21,631]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 11:38:21,632]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:21,958]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.007986 secs
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 14032896 bytes

[2021-11-24 11:38:21,959]mapper_test.py:228:[INFO]: area: 4061 level: 17
[2021-11-24 12:01:35,752]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 12:01:35,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:35,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:36,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36352000 bytes

[2021-11-24 12:01:36,072]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 12:01:36,073]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:36,395]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.007522 secs
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 14094336 bytes

[2021-11-24 12:01:36,395]mapper_test.py:228:[INFO]: area: 4061 level: 17
[2021-11-24 12:05:11,447]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 12:05:11,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:11,448]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:11,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36442112 bytes

[2021-11-24 12:05:11,769]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 12:05:11,769]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:12,289]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.161553 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 14389248 bytes

[2021-11-24 12:05:12,289]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-24 12:10:56,251]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 12:10:56,251]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:56,252]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:56,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36597760 bytes

[2021-11-24 12:10:56,573]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 12:10:56,573]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:56,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
[i] total time =  0.05 secs
Mapping time: 0.04860 secs
	Report mapping result:
		klut_size()     :3030
		klut.num_gates():2661
		max delay       :25
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :296
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :1780
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 29093888 bytes

[2021-11-24 12:10:56,925]mapper_test.py:228:[INFO]: area: 2661 level: 25
[2021-11-24 12:57:09,928]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 12:57:09,929]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:09,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:10,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.02 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.01 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36564992 bytes

[2021-11-24 12:57:10,248]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 12:57:10,248]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:10,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.159817 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 14364672 bytes

[2021-11-24 12:57:10,721]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-24 13:05:47,339]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 13:05:47,339]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:47,340]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:47,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.03 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.01 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.04 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.01 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.03 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.21 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36356096 bytes

[2021-11-24 13:05:47,792]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 13:05:47,792]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:53,445]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.161686 secs
Mapping time: 0.25397 secs
	Report mapping result:
		klut_size()     :4003
		klut.num_gates():3634
		max delay       :18
		max area        :3620
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :191
		LUT fanins:3	 numbers :858
		LUT fanins:4	 numbers :2583
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 26640384 bytes

[2021-11-24 13:05:53,445]mapper_test.py:228:[INFO]: area: 3634 level: 18
[2021-11-24 13:29:04,959]mapper_test.py:79:[INFO]: run case "tv80_comb"
[2021-11-24 13:29:04,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:04,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:05,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    6881.  Ch =     0.  Total mem =    1.05 MB. Peak cut mem =    0.26 MB.
P:  Del =   17.00.  Ar =    4038.0.  Edge =    13106.  Cut =    44949.  T =     0.03 sec
P:  Del =   17.00.  Ar =    3474.0.  Edge =    12805.  Cut =    43150.  T =     0.02 sec
P:  Del =   17.00.  Ar =    2894.0.  Edge =    10169.  Cut =    44389.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2860.0.  Edge =    10108.  Cut =    44389.  T =     0.00 sec
F:  Del =   17.00.  Ar =    2803.0.  Edge =     9996.  Cut =    39533.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2793.0.  Edge =     9975.  Cut =    39533.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2759.0.  Edge =     9391.  Cut =    38899.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2758.0.  Edge =     9390.  Cut =    38899.  T =     0.00 sec
A:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.02 sec
E:  Del =   17.00.  Ar =    2756.0.  Edge =     9387.  Cut =    38781.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %
Peak memory: 36302848 bytes

[2021-11-24 13:29:05,330]mapper_test.py:160:[INFO]: area: 2758 level: 17
[2021-11-24 13:29:05,330]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:10,448]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
Mapping time: 0.007381 secs
Mapping time: 0.011701 secs
	Report mapping result:
		klut_size()     :4430
		klut.num_gates():4061
		max delay       :17
		max area        :4057
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :842
		LUT fanins:3	 numbers :1388
		LUT fanins:4	 numbers :1829
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v
	Peak memory: 26525696 bytes

[2021-11-24 13:29:10,449]mapper_test.py:228:[INFO]: area: 4061 level: 17
