//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30794723
// Cuda compilation tools, release 11.6, V11.6.55
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_75
.address_size 64

	// .globl	my_transform

.visible .entry my_transform(
	.param .u64 my_transform_param_0,
	.param .u64 my_transform_param_1,
	.param .u64 my_transform_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd3, [my_transform_param_0];
	ld.param.u64 	%rd4, [my_transform_param_1];
	ld.param.u64 	%rd5, [my_transform_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r6, %r5, %r7;
	cvt.u64.u32 	%rd1, %r4;
	setp.gt.u64 	%p1, %rd1, %rd4;
	cvt.u64.u32 	%rd2, %r8;
	setp.gt.u64 	%p2, %rd2, %rd5;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_2;

	mul.lo.s64 	%rd6, %rd2, %rd4;
	add.s64 	%rd7, %rd6, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	shl.b64 	%rd9, %rd7, 3;
	add.s64 	%rd10, %rd8, %rd9;
	mov.u16 	%rs1, 0;
	st.global.u16 	[%rd10], %rs1;
	st.global.u16 	[%rd10+2], %rs1;

$L__BB0_2:
	ret;

}

