
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017146    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001957    0.000979    0.000979 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.025174    0.016496    0.040399    0.041378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016512    0.000888    0.042265 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024295    0.016955    0.045672    0.087937 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016965    0.000757    0.088694 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002625    0.015295    0.108244    0.196939 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.015295    0.000185    0.197124 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010000    0.038957    0.259019    0.456143 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038957    0.000411    0.456554 ^ fanout76/A (sg13g2_buf_8)
     7    0.053773    0.026681    0.060131    0.516685 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027903    0.004373    0.521058 ^ fanout75/A (sg13g2_buf_8)
     8    0.048863    0.024326    0.053992    0.575050 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.025714    0.004002    0.579053 ^ _226_/B (sg13g2_xor2_1)
     3    0.016570    0.102915    0.110011    0.689063 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.102930    0.001012    0.690075 ^ _240_/B (sg13g2_nand2_1)
     3    0.017554    0.086050    0.100484    0.790559 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.086118    0.001695    0.792254 v _266_/C (sg13g2_and3_1)
     1    0.004062    0.018860    0.079487    0.871741 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.018860    0.000163    0.871904 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004426    0.057115    0.056175    0.928079 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.057115    0.000180    0.928259 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005586    0.043566    0.055382    0.983641 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043567    0.000386    0.984028 v _273_/A (sg13g2_nor2_1)
     1    0.005701    0.045708    0.051611    1.035638 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.045728    0.000379    1.036017 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.007278    0.051785    0.054110    1.090128 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.051787    0.000516    1.090644 v output15/A (sg13g2_buf_2)
     1    0.053411    0.062333    0.099013    1.189657 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062743    0.004099    1.193756 v sine_out[1] (out)
                                              1.193756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.193756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.656244   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
