<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___s_c_b" xml:lang="en-US">
<title>System Control Block (SCB)</title>
<indexterm><primary>System Control Block (SCB)</primary></indexterm>
<para>

<para>Type definitions for the System Control Block Registers. </para>
 
</para>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___sys_tick">System Tick Timer (SysTick)</link></para>

<para>Type definitions for the System Timer Registers. </para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s___s_cn_s_c_b">System Controls not in SCB (SCnSCB)</link></para>

<para>Type definitions for the System Control and ID Register not in the SCB. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_s_c_b___type">SCB_Type</link></para>

<para>Structure type to access the System Control Block (SCB). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>   24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>   20</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>   28</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>   27</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>   26</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>   25</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>   23</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>   22</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>   9</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>   24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>   20</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>   28</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>   27</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>   26</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>   25</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>   23</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>   22</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>   9</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>   24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>   20</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>   28</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>   27</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>   26</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>   25</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>   23</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>   22</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>   11</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>   29</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga778dd0ba178466b2a8877a6b8aa345ee">SCB_VTOR_TBLBASE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>   7</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>   (0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>   (7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>   9</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>   18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>   17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>   14</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>   13</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>   11</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>   10</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>   7</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>   30</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>   24</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b">SCB_CPUID_IMPLEMENTER_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>   20</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8">SCB_CPUID_VARIANT_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213">SCB_CPUID_ARCHITECTURE_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d">SCB_CPUID_PARTNO_Msk</link>   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df">SCB_CPUID_REVISION_Msk</link>   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8">SCB_ICSR_NMIPENDSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>   28</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>   27</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e">SCB_ICSR_PENDSVCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>   26</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546">SCB_ICSR_PENDSTSET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>   25</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157">SCB_ICSR_PENDSTCLR_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>   23</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5">SCB_ICSR_ISRPREEMPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>   22</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877">SCB_ICSR_ISRPENDING_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72">SCB_ICSR_VECTPENDING_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>   11</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6">SCB_ICSR_RETTOBASE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396">SCB_ICSR_VECTACTIVE_Msk</link>   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>   7</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c">SCB_VTOR_TBLOFF_Msk</link>   (0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493">SCB_AIRCR_VECTKEYSTAT_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951">SCB_AIRCR_ENDIANESS_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</link>   (7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218">SCB_AIRCR_VECTCLRACTIVE_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f">SCB_AIRCR_VECTRESET_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>   9</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb">SCB_CCR_STKALIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac">SCB_CCR_BFHFNMIGN_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb">SCB_CCR_DIV_0_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0">SCB_CCR_UNALIGN_TRP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa">SCB_CCR_USERSETMPEND_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3">SCB_CCR_NONBASETHRDENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>   18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79">SCB_SHCSR_USGFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>   17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47">SCB_SHCSR_BUSFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>   15</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652">SCB_SHCSR_SVCALLPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>   14</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783">SCB_SHCSR_BUSFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>   13</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c">SCB_SHCSR_MEMFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>   12</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc">SCB_SHCSR_USGFAULTPENDED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>   11</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684">SCB_SHCSR_SYSTICKACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>   10</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039">SCB_SHCSR_PENDSVACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a">SCB_SHCSR_MONITORACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>   7</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf">SCB_SHCSR_SVCALLACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe">SCB_SHCSR_USGFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73">SCB_SHCSR_BUSFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3">SCB_SHCSR_MEMFAULTACT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>   16</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f">SCB_CFSR_USGFAULTSR_Msk</link>   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>   8</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6">SCB_CFSR_BUSFAULTSR_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98">SCB_CFSR_MEMFAULTSR_Msk</link>   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>   31</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3">SCB_HFSR_DEBUGEVT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>   30</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157">SCB_HFSR_FORCED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9">SCB_HFSR_VECTTBL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>   4</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399">SCB_DFSR_EXTERNAL_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>   3</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05">SCB_DFSR_VCATCH_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>   2</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663">SCB_DFSR_DWTTRAP_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>   1</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f">SCB_DFSR_BKPT_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>   0</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf">SCB_DFSR_HALTED_Msk</link>   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the System Control Block Registers. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00370">370</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00391">391</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00420">420</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f571f93d3d4a6eac9a3040756d3d951"/><section>
    <title>SCB_AIRCR_ENDIANESS_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923">SCB_AIRCR_ENDIANESS_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00452">452</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos   15</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00369">369</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos   15</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00390">390</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos   15</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00419">419</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad31dec98fbc0d33ace63cb1f1a927923"/><section>
    <title>SCB_AIRCR_ENDIANESS_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_ENDIANESS_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_ENDIANESS_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_ENDIANESS_Pos   15</computeroutput></para>
<para>SCB AIRCR: ENDIANESS Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00451">451</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk   (7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00423">423</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8be60fff03f48d0d345868060dc6dae7"/><section>
    <title>SCB_AIRCR_PRIGROUP_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Msk   (7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00455">455</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos   8</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00422">422</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca155deccdeca0f2c76b8100d24196c8"/><section>
    <title>SCB_AIRCR_PRIGROUP_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_PRIGROUP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_PRIGROUP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_PRIGROUP_Pos   8</computeroutput></para>
<para>SCB AIRCR: PRIGROUP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00454">454</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00373">373</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00394">394</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00426">426</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaae1181119559a5bd36e62afa373fa720"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c">SCB_AIRCR_SYSRESETREQ_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00458">458</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos   2</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00372">372</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos   2</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00393">393</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos   2</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00425">425</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaffb2737eca1eac0fc1c282a76a40953c"/><section>
    <title>SCB_AIRCR_SYSRESETREQ_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_SYSRESETREQ_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_SYSRESETREQ_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_SYSRESETREQ_Pos   2</computeroutput></para>
<para>SCB AIRCR: SYSRESETREQ Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00457">457</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00376">376</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00397">397</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00429">429</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga212c5ab1c1c82c807d30d2307aa8d218"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029">SCB_AIRCR_VECTCLRACTIVE_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00461">461</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos   1</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00375">375</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos   1</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00396">396</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos   1</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00428">428</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa30a12e892bb696e61626d71359a9029"/><section>
    <title>SCB_AIRCR_VECTCLRACTIVE_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTCLRACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTCLRACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTCLRACTIVE_Pos   1</computeroutput></para>
<para>SCB AIRCR: VECTCLRACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00460">460</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00364">364</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00385">385</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00414">414</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga90c7cf0c490e7ae55f9503a7fda1dd22"/><section>
    <title>SCB_AIRCR_VECTKEY_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEY Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00446">446</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00363">363</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00384">384</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00413">413</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaaa27c0ba600bf82c3da08c748845b640"/><section>
    <title>SCB_AIRCR_VECTKEY_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEY_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEY_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEY_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEY Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00445">445</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00367">367</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00388">388</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00417">417</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabacedaefeefc73d666bbe59ece904493"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef">SCB_AIRCR_VECTKEYSTAT_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00449">449</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00366">366</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00387">387</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00416">416</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec404750ff5ca07f499a3c06b62051ef"/><section>
    <title>SCB_AIRCR_VECTKEYSTAT_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTKEYSTAT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTKEYSTAT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTKEYSTAT_Pos   16</computeroutput></para>
<para>SCB AIRCR: VECTKEYSTAT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00448">448</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00432">432</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3006e31968bb9725e7b4ee0784d99f7f"/><section>
    <title>SCB_AIRCR_VECTRESET_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8">SCB_AIRCR_VECTRESET_Pos</link>)</computeroutput></para>
<para>SCB AIRCR: VECTRESET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00464">464</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos   0</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00431">431</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0d483d9569cd9d1b46ec0d171b1f18d8"/><section>
    <title>SCB_AIRCR_VECTRESET_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_AIRCR_VECTRESET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_AIRCR_VECTRESET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_AIRCR_VECTRESET_Pos   0</computeroutput></para>
<para>SCB AIRCR: VECTRESET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00463">463</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00449">449</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga89a28cc31cfc7d52d9d7a8fcc69c7eac"/><section>
    <title>SCB_CCR_BFHFNMIGN_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf">SCB_CCR_BFHFNMIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00481">481</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos   8</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00448">448</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4010a4f9e2a745af1b58abe1f791ebbf"/><section>
    <title>SCB_CCR_BFHFNMIGN_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_BFHFNMIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_BFHFNMIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_BFHFNMIGN_Pos   8</computeroutput></para>
<para>SCB CCR: BFHFNMIGN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00480">480</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00452">452</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gabb9aeac71b3abd8586d0297070f61dcb"/><section>
    <title>SCB_CCR_DIV_0_TRP_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba">SCB_CCR_DIV_0_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00484">484</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos   4</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00451">451</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac8d512998bb8cd9333fb7627ddf59bba"/><section>
    <title>SCB_CCR_DIV_0_TRP_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_DIV_0_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_DIV_0_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_DIV_0_TRP_Pos   4</computeroutput></para>
<para>SCB CCR: DIV_0_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00483">483</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00461">461</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafe0f6be81b35d72d0736a0a1e3b4fbb3"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83">SCB_CCR_NONBASETHRDENA_Pos</link>)</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00493">493</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos   0</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00460">460</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab4615f7deb07386350365b10240a3c83"/><section>
    <title>SCB_CCR_NONBASETHRDENA_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_NONBASETHRDENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_NONBASETHRDENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_NONBASETHRDENA_Pos   0</computeroutput></para>
<para>SCB CCR: NONBASETHRDENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00492">492</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00390">390</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00411">411</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00446">446</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33cf22d3d46af158a03aad25ddea1bcb"/><section>
    <title>SCB_CCR_STKALIGN_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86">SCB_CCR_STKALIGN_Pos</link>)</computeroutput></para>
<para>SCB CCR: STKALIGN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00478">478</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos   9</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00389">389</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos   9</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00410">410</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos   9</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00445">445</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac2d20a250960a432cc74da59d20e2f86"/><section>
    <title>SCB_CCR_STKALIGN_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_STKALIGN_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_STKALIGN_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_STKALIGN_Pos   9</computeroutput></para>
<para>SCB CCR: STKALIGN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00477">477</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00393">393</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00414">414</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00455">455</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga68c96ad594af70c007923979085c99e0"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229">SCB_CCR_UNALIGN_TRP_Pos</link>)</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00487">487</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos   3</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00392">392</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos   3</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00413">413</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos   3</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00454">454</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac4e4928b864ea10fc24dbbc57d976229"/><section>
    <title>SCB_CCR_UNALIGN_TRP_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CCR_UNALIGN_TRP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_UNALIGN_TRP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_UNALIGN_TRP_Pos   3</computeroutput></para>
<para>SCB CCR: UNALIGN_TRP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00486">486</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00458">458</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4cf59b6343ca962c80e1885710da90aa"/><section>
    <title>SCB_CCR_USERSETMPEND_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e">SCB_CCR_USERSETMPEND_Pos</link>)</computeroutput></para>
<para>SCB CCR: USERSETMPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00490">490</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos   1</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00457">457</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga789e41f45f59a8cd455fd59fa7652e5e"/><section>
    <title>SCB_CCR_USERSETMPEND_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CCR_USERSETMPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CCR_USERSETMPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CCR_USERSETMPEND_Pos   1</computeroutput></para>
<para>SCB CCR: USERSETMPEND Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00489">489</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00511">511</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga26dc1ddfdc37a6b92597a6f7e498c1d6"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a">SCB_CFSR_BUSFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00543">543</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos   8</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00510">510</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga555a24f4f57d199f91d1d1ab7c8c3c8a"/><section>
    <title>SCB_CFSR_BUSFAULTSR_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_BUSFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_BUSFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_BUSFAULTSR_Pos   8</computeroutput></para>
<para>SCB CFSR: Bus Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00542">542</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00514">514</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad46716159a3808c9e7da22067d6bec98"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e">SCB_CFSR_MEMFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00546">546</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos   0</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00513">513</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga91f41491cec5b5acca3fbc94efbd799e"/><section>
    <title>SCB_CFSR_MEMFAULTSR_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_MEMFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_MEMFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_MEMFAULTSR_Pos   0</computeroutput></para>
<para>SCB CFSR: Memory Manage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00545">545</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00508">508</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga565807b1a3f31891f1f967d0fa30d03f"/><section>
    <title>SCB_CFSR_USGFAULTSR_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879">SCB_CFSR_USGFAULTSR_Pos</link>)</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00540">540</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos   16</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00507">507</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac8e4197b295c8560e68e2d71285c7879"/><section>
    <title>SCB_CFSR_USGFAULTSR_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_CFSR_USGFAULTSR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CFSR_USGFAULTSR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CFSR_USGFAULTSR_Pos   16</computeroutput></para>
<para>SCB CFSR: Usage Fault Status Register Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00539">539</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00326">326</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00341">341</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00361">361</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafae4a1f27a927338ae9dc51a0e146213"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98">SCB_CPUID_ARCHITECTURE_Pos</link>)</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00401">401</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos   16</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00325">325</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos   16</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00340">340</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos   16</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00360">360</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf8b3236b08fb8e840efb682645fb0e98"/><section>
    <title>SCB_CPUID_ARCHITECTURE_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_ARCHITECTURE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_ARCHITECTURE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_ARCHITECTURE_Pos   16</computeroutput></para>
<para>SCB CPUID: ARCHITECTURE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00400">400</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00320">320</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00335">335</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00355">355</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0932b31faafd47656a03ced75a31d99b"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf">SCB_CPUID_IMPLEMENTER_Pos</link>)</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00395">395</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos   24</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00319">319</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos   24</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00334">334</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos   24</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00354">354</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga58686b88f94f789d4e6f429fe1ff58cf"/><section>
    <title>SCB_CPUID_IMPLEMENTER_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_IMPLEMENTER_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_IMPLEMENTER_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_IMPLEMENTER_Pos   24</computeroutput></para>
<para>SCB CPUID: IMPLEMENTER Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00394">394</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00329">329</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00344">344</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00364">364</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga98e581423ca016680c238c469aba546d"/><section>
    <title>SCB_CPUID_PARTNO_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Msk   (0xFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac">SCB_CPUID_PARTNO_Pos</link>)</computeroutput></para>
<para>SCB CPUID: PARTNO Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00404">404</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos   4</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00328">328</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos   4</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00343">343</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos   4</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00363">363</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga705f68eaa9afb042ca2407dc4e4629ac"/><section>
    <title>SCB_CPUID_PARTNO_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_PARTNO_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_PARTNO_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_PARTNO_Pos   4</computeroutput></para>
<para>SCB CPUID: PARTNO Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00403">403</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00332">332</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00347">347</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00367">367</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2ec0448b6483f77e7f5d08b4b81d85df"/><section>
    <title>SCB_CPUID_REVISION_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1">SCB_CPUID_REVISION_Pos</link>)</computeroutput></para>
<para>SCB CPUID: REVISION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00407">407</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos   0</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00331">331</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos   0</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00346">346</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos   0</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00366">366</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3c3d9071e574de11fb27ba57034838b1"/><section>
    <title>SCB_CPUID_REVISION_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_REVISION_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_REVISION_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_REVISION_Pos   0</computeroutput></para>
<para>SCB CPUID: REVISION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00406">406</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00323">323</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00338">338</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00358">358</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad358dfbd04300afc1824329d128b99e8"/><section>
    <title>SCB_CPUID_VARIANT_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Msk   (0xFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71">SCB_CPUID_VARIANT_Pos</link>)</computeroutput></para>
<para>SCB CPUID: VARIANT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00398">398</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos   20</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00322">322</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos   20</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00337">337</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos   20</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00357">357</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga104462bd0815391b4044a70bd15d3a71"/><section>
    <title>SCB_CPUID_VARIANT_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_CPUID_VARIANT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_CPUID_VARIANT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_CPUID_VARIANT_Pos   20</computeroutput></para>
<para>SCB CPUID: VARIANT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00397">397</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00537">537</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga609edf8f50bc49adb51ae28bcecefe1f"/><section>
    <title>SCB_DFSR_BKPT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050">SCB_DFSR_BKPT_Pos</link>)</computeroutput></para>
<para>SCB DFSR: BKPT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00569">569</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos   1</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00536">536</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf28fdce48655f0dcefb383aebf26b050"/><section>
    <title>SCB_DFSR_BKPT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_BKPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_BKPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_BKPT_Pos   1</computeroutput></para>
<para>SCB DFSR: BKPT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00568">568</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00534">534</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3f7384b8a761704655fd45396a305663"/><section>
    <title>SCB_DFSR_DWTTRAP_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61">SCB_DFSR_DWTTRAP_Pos</link>)</computeroutput></para>
<para>SCB DFSR: DWTTRAP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00566">566</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos   2</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00533">533</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaccf82364c6d0ed7206f1084277b7cc61"/><section>
    <title>SCB_DFSR_DWTTRAP_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_DWTTRAP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_DWTTRAP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_DWTTRAP_Pos   2</computeroutput></para>
<para>SCB DFSR: DWTTRAP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00565">565</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00528">528</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cba2ec1f588ce0b10b191d6b0d23399"/><section>
    <title>SCB_DFSR_EXTERNAL_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d">SCB_DFSR_EXTERNAL_Pos</link>)</computeroutput></para>
<para>SCB DFSR: EXTERNAL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00560">560</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos   4</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00527">527</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13f502fb5ac673df9c287488c40b0c1d"/><section>
    <title>SCB_DFSR_EXTERNAL_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_EXTERNAL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_EXTERNAL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_EXTERNAL_Pos   4</computeroutput></para>
<para>SCB DFSR: EXTERNAL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00559">559</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00540">540</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga200bcf918d57443b5e29e8ce552e4bdf"/><section>
    <title>SCB_DFSR_HALTED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378">SCB_DFSR_HALTED_Pos</link>)</computeroutput></para>
<para>SCB DFSR: HALTED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00572">572</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos   0</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00539">539</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaef4ec28427f9f88ac70a13ae4e541378"/><section>
    <title>SCB_DFSR_HALTED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_HALTED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_HALTED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_HALTED_Pos   0</computeroutput></para>
<para>SCB DFSR: HALTED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00571">571</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00531">531</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacbb931575c07b324ec793775b7c44d05"/><section>
    <title>SCB_DFSR_VCATCH_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57">SCB_DFSR_VCATCH_Pos</link>)</computeroutput></para>
<para>SCB DFSR: VCATCH Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00563">563</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos   3</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00530">530</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad02d3eaf062ac184c18a7889c9b6de57"/><section>
    <title>SCB_DFSR_VCATCH_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_DFSR_VCATCH_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_DFSR_VCATCH_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_DFSR_VCATCH_Pos   3</computeroutput></para>
<para>SCB DFSR: VCATCH Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00562">562</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00518">518</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gababd60e94756bb33929d5e6f25d8dba3"/><section>
    <title>SCB_HFSR_DEBUGEVT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb">SCB_HFSR_DEBUGEVT_Pos</link>)</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00550">550</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos   31</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00517">517</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga300c90cfb7b35c82b4d44ad16c757ffb"/><section>
    <title>SCB_HFSR_DEBUGEVT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_DEBUGEVT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_DEBUGEVT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_DEBUGEVT_Pos   31</computeroutput></para>
<para>SCB HFSR: DEBUGEVT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00549">549</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00521">521</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6560d97ed043bc01152a7247bafa3157"/><section>
    <title>SCB_HFSR_FORCED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4">SCB_HFSR_FORCED_Pos</link>)</computeroutput></para>
<para>SCB HFSR: FORCED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00553">553</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos   30</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00520">520</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab361e54183a378474cb419ae2a55d6f4"/><section>
    <title>SCB_HFSR_FORCED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_FORCED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_FORCED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_FORCED_Pos   30</computeroutput></para>
<para>SCB HFSR: FORCED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00552">552</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00524">524</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaac5e289211d0a63fe879a9691cb9e1a9"/><section>
    <title>SCB_HFSR_VECTTBL_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab">SCB_HFSR_VECTTBL_Pos</link>)</computeroutput></para>
<para>SCB HFSR: VECTTBL Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00556">556</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos   1</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00523">523</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77993da8de35adea7bda6a4475f036ab"/><section>
    <title>SCB_HFSR_VECTTBL_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_HFSR_VECTTBL_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_HFSR_VECTTBL_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_HFSR_VECTTBL_Pos   1</computeroutput></para>
<para>SCB HFSR: VECTTBL Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00555">555</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00354">354</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00369">369</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00389">389</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056d74fd538e5d36d3be1f28d399c877"/><section>
    <title>SCB_ICSR_ISRPENDING_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319">SCB_ICSR_ISRPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00429">429</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos   22</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00353">353</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos   22</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00368">368</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos   22</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00388">388</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga10749d92b9b744094b845c2eb46d4319"/><section>
    <title>SCB_ICSR_ISRPENDING_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPENDING_Pos   22</computeroutput></para>
<para>SCB ICSR: ISRPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00428">428</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00351">351</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00366">366</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00386">386</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa966600396290808d596fe96e92ca2b5"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df">SCB_ICSR_ISRPREEMPT_Pos</link>)</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00426">426</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos   23</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00350">350</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos   23</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00365">365</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos   23</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00385">385</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga11cb5b1f9ce167b81f31787a77e575df"/><section>
    <title>SCB_ICSR_ISRPREEMPT_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_ISRPREEMPT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_ISRPREEMPT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_ISRPREEMPT_Pos   23</computeroutput></para>
<para>SCB ICSR: ISRPREEMPT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00425">425</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00336">336</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00351">351</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00371">371</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340e3f79e9c3607dee9f2c048b6b22e8"/><section>
    <title>SCB_ICSR_NMIPENDSET_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b">SCB_ICSR_NMIPENDSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00411">411</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos   31</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00335">335</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos   31</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00350">350</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos   31</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00370">370</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga750d4b52624a46d71356db4ea769573b"/><section>
    <title>SCB_ICSR_NMIPENDSET_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_NMIPENDSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_NMIPENDSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_NMIPENDSET_Pos   31</computeroutput></para>
<para>SCB ICSR: NMIPENDSET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00410">410</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00348">348</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00363">363</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00383">383</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab241827d2a793269d8cd99b9b28c2157"/><section>
    <title>SCB_ICSR_PENDSTCLR_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc">SCB_ICSR_PENDSTCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00423">423</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos   25</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00347">347</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos   25</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00362">362</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos   25</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00382">382</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbe25e4b333ece1341beb1a740168fdc"/><section>
    <title>SCB_ICSR_PENDSTCLR_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTCLR_Pos   25</computeroutput></para>
<para>SCB ICSR: PENDSTCLR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00422">422</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00345">345</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00360">360</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00380">380</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7325b61ea0ec323ef2d5c893b112e546"/><section>
    <title>SCB_ICSR_PENDSTSET_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794">SCB_ICSR_PENDSTSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSTSET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00420">420</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos   26</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00344">344</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos   26</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00359">359</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos   26</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00379">379</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9dbb3358c6167c9c3f85661b90fb2794"/><section>
    <title>SCB_ICSR_PENDSTSET_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSTSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSTSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSTSET_Pos   26</computeroutput></para>
<para>SCB ICSR: PENDSTSET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00419">419</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00342">342</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00357">357</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00377">377</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4a901ace381d3c1c74ac82b22fae2e1e"/><section>
    <title>SCB_ICSR_PENDSVCLR_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd">SCB_ICSR_PENDSVCLR_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00417">417</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos   27</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00341">341</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos   27</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00356">356</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos   27</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00376">376</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae218d9022288f89faf57187c4d542ecd"/><section>
    <title>SCB_ICSR_PENDSVCLR_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVCLR_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVCLR_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVCLR_Pos   27</computeroutput></para>
<para>SCB ICSR: PENDSVCLR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00416">416</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00339">339</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00354">354</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00374">374</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1e40d93efb402763c8c00ddcc56724ff"/><section>
    <title>SCB_ICSR_PENDSVSET_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe">SCB_ICSR_PENDSVSET_Pos</link>)</computeroutput></para>
<para>SCB ICSR: PENDSVSET Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00414">414</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos   28</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00338">338</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos   28</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00353">353</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos   28</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00373">373</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab5ded23d2ab1d5ff7cc7ce746205e9fe"/><section>
    <title>SCB_ICSR_PENDSVSET_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_PENDSVSET_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_PENDSVSET_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_PENDSVSET_Pos   28</computeroutput></para>
<para>SCB ICSR: PENDSVSET Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00413">413</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00395">395</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca6fc3f79bb550f64fd7df782ed4a5f6"/><section>
    <title>SCB_ICSR_RETTOBASE_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec">SCB_ICSR_RETTOBASE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: RETTOBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00435">435</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos   11</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00394">394</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga403d154200242629e6d2764bfc12a7ec"/><section>
    <title>SCB_ICSR_RETTOBASE_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_ICSR_RETTOBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_RETTOBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_RETTOBASE_Pos   11</computeroutput></para>
<para>SCB ICSR: RETTOBASE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00434">434</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00360">360</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00375">375</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00398">398</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga5533791a4ecf1b9301c883047b3e8396"/><section>
    <title>SCB_ICSR_VECTACTIVE_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3">SCB_ICSR_VECTACTIVE_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00438">438</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos   0</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00359">359</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos   0</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00374">374</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos   0</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00397">397</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae4f602c7c5c895d5fb687b71b0979fc3"/><section>
    <title>SCB_ICSR_VECTACTIVE_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTACTIVE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTACTIVE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTACTIVE_Pos   0</computeroutput></para>
<para>SCB ICSR: VECTACTIVE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00437">437</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00357">357</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00372">372</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00392">392</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacb6992e7c7ddc27a370f62878a21ef72"/><section>
    <title>SCB_ICSR_VECTPENDING_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8">SCB_ICSR_VECTPENDING_Pos</link>)</computeroutput></para>
<para>SCB ICSR: VECTPENDING Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00432">432</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos   12</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00356">356</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos   12</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00371">371</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos   12</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00391">391</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gada60c92bf88d6fd21a8f49efa4a127b8"/><section>
    <title>SCB_ICSR_VECTPENDING_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_ICSR_VECTPENDING_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_ICSR_VECTPENDING_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_ICSR_VECTPENDING_Pos   12</computeroutput></para>
<para>SCB ICSR: VECTPENDING Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00431">431</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00380">380</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00401">401</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00436">436</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafb98656644a14342e467505f69a997c9"/><section>
    <title>SCB_SCR_SEVONPEND_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44">SCB_SCR_SEVONPEND_Pos</link>)</computeroutput></para>
<para>SCB SCR: SEVONPEND Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00468">468</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos   4</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00379">379</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos   4</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00400">400</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos   4</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00435">435</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3bddcec40aeaf3d3a998446100fa0e44"/><section>
    <title>SCB_SCR_SEVONPEND_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SEVONPEND_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SEVONPEND_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SEVONPEND_Pos   4</computeroutput></para>
<para>SCB SCR: SEVONPEND Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00467">467</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00383">383</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00404">404</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00439">439</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga77c06a69c63f4b3f6ec1032e911e18e7"/><section>
    <title>SCB_SCR_SLEEPDEEP_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe">SCB_SCR_SLEEPDEEP_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00471">471</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos   2</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00382">382</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos   2</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00403">403</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos   2</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00438">438</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab304f6258ec03bd9a6e7a360515c3cfe"/><section>
    <title>SCB_SCR_SLEEPDEEP_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPDEEP_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPDEEP_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPDEEP_Pos   2</computeroutput></para>
<para>SCB SCR: SLEEPDEEP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00470">470</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00386">386</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00407">407</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00442">442</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga50a243e317b9a70781b02758d45b05ee"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9">SCB_SCR_SLEEPONEXIT_Pos</link>)</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00474">474</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos   1</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00385">385</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos   1</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00406">406</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos   1</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00441">441</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3680a15114d7fdc1e25043b881308fe9"/><section>
    <title>SCB_SCR_SLEEPONEXIT_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SCR_SLEEPONEXIT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SCR_SLEEPONEXIT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SCR_SLEEPONEXIT_Pos   1</computeroutput></para>
<para>SCB SCR: SLEEPONEXIT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00473">473</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00501">501</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9d7a8b1054b655ad08d85c3c535d4f73"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a">SCB_SHCSR_BUSFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00533">533</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos   1</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00500">500</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf272760f2df9ecdd8a5fbbd65c0b767a"/><section>
    <title>SCB_SHCSR_BUSFAULTACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTACT_Pos   1</computeroutput></para>
<para>SCB SHCSR: BUSFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00532">532</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00468">468</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga43e8cbe619c9980e0d1aacc85d9b9e47"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844">SCB_SHCSR_BUSFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00500">500</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos   17</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00467">467</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3d32edbe4a5c0335f808cfc19ec7e844"/><section>
    <title>SCB_SHCSR_BUSFAULTENA_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTENA_Pos   17</computeroutput></para>
<para>SCB SHCSR: BUSFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00499">499</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00477">477</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga677c23749c4d348f30fb471d1223e783"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b">SCB_SHCSR_BUSFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00509">509</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos   14</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00476">476</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa22551e24a72b65f1e817f7ab462203b"/><section>
    <title>SCB_SHCSR_BUSFAULTPENDED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_BUSFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_BUSFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_BUSFAULTPENDED_Pos   14</computeroutput></para>
<para>SCB SHCSR: BUSFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00508">508</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00504">504</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9147fd4e1b12394ae26eadf900a023a3"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803">SCB_SHCSR_MEMFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00536">536</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos   0</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00503">503</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7c856f79a75dcc1d1517b19a67691803"/><section>
    <title>SCB_SHCSR_MEMFAULTACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTACT_Pos   0</computeroutput></para>
<para>SCB SHCSR: MEMFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00535">535</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00471">471</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf084424fa1f69bea36a1c44899d83d17"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251">SCB_SHCSR_MEMFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00503">503</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos   16</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00470">470</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga685b4564a8760b4506f14ec4307b7251"/><section>
    <title>SCB_SHCSR_MEMFAULTENA_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTENA_Pos   16</computeroutput></para>
<para>SCB SHCSR: MEMFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00502">502</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00480">480</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9abc6c2e395f9e5af4ce05fc420fb04c"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">SCB_SHCSR_MEMFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00512">512</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos   13</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00479">479</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaceb60fe2d8a8cb17fcd1c1f6b5aa924f"/><section>
    <title>SCB_SHCSR_MEMFAULTPENDED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MEMFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MEMFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MEMFAULTPENDED_Pos   13</computeroutput></para>
<para>SCB SHCSR: MEMFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00511">511</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00492">492</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaad09b4bc36e9bccccc2e110d20b16e1a"/><section>
    <title>SCB_SHCSR_MONITORACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af">SCB_SHCSR_MONITORACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: MONITORACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00524">524</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos   8</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00491">491</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b71cf4c61803752a41c96deb00d26af"/><section>
    <title>SCB_SHCSR_MONITORACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_MONITORACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_MONITORACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_MONITORACT_Pos   8</computeroutput></para>
<para>SCB SHCSR: MONITORACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00523">523</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00489">489</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae0e837241a515d4cbadaaae1faa8e039"/><section>
    <title>SCB_SHCSR_PENDSVACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939">SCB_SHCSR_PENDSVACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00521">521</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos   10</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00488">488</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga9b9fa69ce4c5ce7fe0861dbccfb15939"/><section>
    <title>SCB_SHCSR_PENDSVACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_PENDSVACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_PENDSVACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_PENDSVACT_Pos   10</computeroutput></para>
<para>SCB SHCSR: PENDSVACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00520">520</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00495">495</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga634c0f69a233475289023ae5cb158fdf"/><section>
    <title>SCB_SHCSR_SVCALLACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f">SCB_SHCSR_SVCALLACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00527">527</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos   7</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00494">494</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga977f5176be2bc8b123873861b38bc02f"/><section>
    <title>SCB_SHCSR_SVCALLACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLACT_Pos   7</computeroutput></para>
<para>SCB SHCSR: SVCALLACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00526">526</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00397">397</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00418">418</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00474">474</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga6095a7acfbad66f52822b1392be88652"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Msk<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641">SCB_SHCSR_SVCALLPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00506">506</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos   15</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00396">396</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos   15</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00417">417</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos   15</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00473">473</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga2f93ec9b243f94cdd3e94b8f0bf43641"/><section>
    <title>SCB_SHCSR_SVCALLPENDED_Pos<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SVCALLPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SVCALLPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SVCALLPENDED_Pos   15</computeroutput></para>
<para>SCB SHCSR: SVCALLPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00505">505</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00486">486</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gafef530088dc6d6bfc9f1893d52853684"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de">SCB_SHCSR_SYSTICKACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00518">518</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos   11</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00485">485</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaec9ca3b1213c49e2442373445e1697de"/><section>
    <title>SCB_SHCSR_SYSTICKACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_SYSTICKACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_SYSTICKACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_SYSTICKACT_Pos   11</computeroutput></para>
<para>SCB SHCSR: SYSTICKACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00517">517</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00498">498</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab3166103b5a5f7931d0df90949c47dfe"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656">SCB_SHCSR_USGFAULTACT_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00530">530</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos   3</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00497">497</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae06f54f5081f01ed3f6824e451ad3656"/><section>
    <title>SCB_SHCSR_USGFAULTACT_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTACT_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTACT_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTACT_Pos   3</computeroutput></para>
<para>SCB SHCSR: USGFAULTACT Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00529">529</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00465">465</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga056fb6be590857bbc029bed48b21dd79"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52">SCB_SHCSR_USGFAULTENA_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00497">497</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos   18</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00464">464</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae71949507636fda388ec11d5c2d30b52"/><section>
    <title>SCB_SHCSR_USGFAULTENA_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTENA_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTENA_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTENA_Pos   18</computeroutput></para>
<para>SCB SHCSR: USGFAULTENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00496">496</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00483">483</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga122b4f732732010895e438803a29d3cc"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87">SCB_SHCSR_USGFAULTPENDED_Pos</link>)</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00515">515</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos   12</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00482">482</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3cf03acf1fdc2edc3b047ddd47ebbf87"/><section>
    <title>SCB_SHCSR_USGFAULTPENDED_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_SHCSR_USGFAULTPENDED_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_SHCSR_USGFAULTPENDED_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_SHCSR_USGFAULTPENDED_Pos   12</computeroutput></para>
<para>SCB SHCSR: USGFAULTPENDED Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00514">514</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga778dd0ba178466b2a8877a6b8aa345ee"/><section>
    <title>SCB_VTOR_TBLBASE_Msk</title>
<indexterm><primary>SCB_VTOR_TBLBASE_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLBASE_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLBASE_Msk   (1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751">SCB_VTOR_TBLBASE_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLBASE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00403">403</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad9720a44320c053883d03b883b955751"/><section>
    <title>SCB_VTOR_TBLBASE_Pos</title>
<indexterm><primary>SCB_VTOR_TBLBASE_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLBASE_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLBASE_Pos   29</computeroutput></para>
<para>SCB VTOR: TBLBASE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00402">402</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk   (0x3FFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00406">406</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga75e395ed74042923e8c93edf50f0996c"/><section>
    <title>SCB_VTOR_TBLOFF_Msk<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Msk</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Msk</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78">SCB_VTOR_TBLOFF_Pos</link>)</computeroutput></para>
<para>SCB VTOR: TBLOFF Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00442">442</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos   7</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00405">405</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac6a55451ddd38bffcff5a211d29cea78"/><section>
    <title>SCB_VTOR_TBLOFF_Pos<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCB_VTOR_TBLOFF_Pos</primary><secondary>System Control Block (SCB)</secondary></indexterm>
<indexterm><primary>System Control Block (SCB)</primary><secondary>SCB_VTOR_TBLOFF_Pos</secondary></indexterm>
<para><computeroutput>#define SCB_VTOR_TBLOFF_Pos   7</computeroutput></para>
<para>SCB VTOR: TBLOFF Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00441">441</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
</section>
</section>
