;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <727, #-206
	JMN <727, #-206
	SUB @127, 106
	DJN -1, @-20
	SPL 700, 600
	SUB @0, @2
	MOV -7, <-20
	MOV -1, <-20
	ADD 270, 1
	SUB @727, @-206
	JMN <727, #-206
	SUB @127, 106
	SUB @127, 106
	MOV 147, <20
	SUB @668, 100
	SUB 274, @61
	SUB @14, @2
	ADD 274, @60
	SUB 300, 90
	MOV -1, <-20
	SUB <0, @2
	JMZ <300, 0
	ADD -130, 9
	SLT 0, @42
	SLT 0, @42
	CMP @-167, <100
	SPL 0, <-902
	SLT -130, 9
	SLT 0, @42
	SUB @0, @2
	SLT 0, @42
	JMN @12, #200
	SUB @121, 106
	ADD 270, 1
	SLT 0, @42
	DJN -1, @-20
	ADD 270, 1
	CMP -87, -520
	MOV -7, <-20
	SPL 0, <-902
	MOV -7, <-20
	SPL 0, <-902
	MOV -7, <-20
	SPL 0, <-902
	ADD 10, 20
	MOV -1, <-20
	ADD 10, 20
