<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/sdk/include/psdk/cvconst.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_1e270e90d6834e2fd7ae5b95d949c1ef.html">sdk</a></li><li class="navelem"><a class="el" href="dir_f392f966fdfa958006dd89b2d26c104a.html">include</a></li><li class="navelem"><a class="el" href="dir_34052e9c0ca5f75cf91e0177bbed4ad1.html">psdk</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cvconst.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * File cvconst.h - MS debug information</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (C) 2004, Eric Pouech</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (C) 2012, André Hentschel</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * This library is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modify it under the terms of the GNU Lesser General Public</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * License as published by the Free Software Foundation; either</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * version 2.1 of the License, or (at your option) any later version.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Lesser General Public License for more details.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * License along with this library; if not, write to the Free Software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* information in this file is highly derived from MSDN DIA information pages */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* symbols &amp; types enumeration */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">enum</span> SymTagEnum</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;   SymTagNull,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;   SymTagExe,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;   SymTagCompiland,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;   SymTagCompilandDetails,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;   SymTagCompilandEnv,</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   SymTagFunction,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;   SymTagBlock,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;   SymTagData,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;   SymTagAnnotation,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;   SymTagLabel,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;   SymTagPublicSymbol,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;   SymTagUDT,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;   SymTagEnum,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;   SymTagFunctionType,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;   SymTagPointerType,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;   SymTagArrayType,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;   SymTagBaseType,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;   SymTagTypedef, </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;   SymTagBaseClass,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;   SymTagFriend,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;   SymTagFunctionArgType, </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;   SymTagFuncDebugStart, </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;   SymTagFuncDebugEnd,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;   SymTagUsingNamespace, </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;   SymTagVTableShape,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;   SymTagVTable,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;   SymTagCustom,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;   SymTagThunk,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;   SymTagCustomType,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;   SymTagManagedType,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;   SymTagDimension,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   SymTagMax</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">enum</span> BasicType</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    btNoType = 0,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    btVoid = 1,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    btChar = 2,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    btWChar = 3,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    btInt = 6,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    btUInt = 7,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    btFloat = 8,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    btBCD = 9,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    btBool = 10,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    btLong = 13,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    btULong = 14,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    btCurrency = 25,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    btDate = 26,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    btVariant = 27,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    btComplex = 28,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    btBit = 29,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    btBSTR = 30,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    btHresult = 31,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    btChar16 = 32,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    btChar32 = 33</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* kind of UDT */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">enum</span> UdtKind</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    UdtStruct,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    UdtClass,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    UdtUnion</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;};</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* where a SymTagData is */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">enum</span> LocationType</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    LocIsNull,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    LocIsStatic,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    LocIsTLS,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    LocIsRegRel,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    LocIsThisRel,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    LocIsEnregistered,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    LocIsBitField,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    LocIsSlot,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    LocIsIlRel,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    LocInMetaData,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    LocIsConstant</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* kind of SymTagData */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">enum</span> DataKind</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    DataIsUnknown,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    DataIsLocal,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    DataIsStaticLocal,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    DataIsParam,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    DataIsObjectPtr,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    DataIsFileStatic,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    DataIsGlobal,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    DataIsMember,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    DataIsStaticMember,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    DataIsConstant</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;};</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* values for registers (on different CPUs) */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">enum</span> CV_HREG_e</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">/* those values are common to all supported CPUs (and CPU independent) */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    CV_ALLREG_ERR       = 30000,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    CV_ALLREG_TEB       = 30001,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    CV_ALLREG_TIMER     = 30002,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    CV_ALLREG_EFAD1     = 30003,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    CV_ALLREG_EFAD2     = 30004,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    CV_ALLREG_EFAD3     = 30005,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    CV_ALLREG_VFRAME    = 30006,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    CV_ALLREG_HANDLE    = 30007,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    CV_ALLREG_PARAMS    = 30008,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    CV_ALLREG_LOCALS    = 30009,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    CV_ALLREG_TID       = 30010,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    CV_ALLREG_ENV       = 30011,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    CV_ALLREG_CMDLN     = 30012,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">/* Intel x86 CPU */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    CV_REG_NONE         = 0,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    CV_REG_AL           = 1,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    CV_REG_CL           = 2,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    CV_REG_DL           = 3,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    CV_REG_BL           = 4,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    CV_REG_AH           = 5,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    CV_REG_CH           = 6,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    CV_REG_DH           = 7,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    CV_REG_BH           = 8,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    CV_REG_AX           = 9,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    CV_REG_CX           = 10,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    CV_REG_DX           = 11,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    CV_REG_BX           = 12,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    CV_REG_SP           = 13,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    CV_REG_BP           = 14,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    CV_REG_SI           = 15,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    CV_REG_DI           = 16,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    CV_REG_EAX          = 17,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    CV_REG_ECX          = 18,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    CV_REG_EDX          = 19,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    CV_REG_EBX          = 20,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    CV_REG_ESP          = 21,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    CV_REG_EBP          = 22,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    CV_REG_ESI          = 23,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    CV_REG_EDI          = 24,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    CV_REG_ES           = 25,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    CV_REG_CS           = 26,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    CV_REG_SS           = 27,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    CV_REG_DS           = 28,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    CV_REG_FS           = 29,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    CV_REG_GS           = 30,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    CV_REG_IP           = 31,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    CV_REG_FLAGS        = 32,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    CV_REG_EIP          = 33,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    CV_REG_EFLAGS       = 34,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">/* &lt;pcode&gt; */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    CV_REG_TEMP         = 40,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    CV_REG_TEMPH        = 41,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    CV_REG_QUOTE        = 42,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    CV_REG_PCDR3        = 43,   <span class="comment">/* this includes PCDR4 to PCDR7 */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    CV_REG_CR0          = 80,   <span class="comment">/* this includes CR1 to CR4 */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    CV_REG_DR0          = 90,   <span class="comment">/* this includes DR1 to DR7 */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* &lt;/pcode&gt; */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    CV_REG_GDTR         = 110,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    CV_REG_GDTL         = 111,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    CV_REG_IDTR         = 112,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    CV_REG_IDTL         = 113,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    CV_REG_LDTR         = 114,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    CV_REG_TR           = 115,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    CV_REG_PSEUDO1      = 116, <span class="comment">/* this includes Pseudo02 to Pseudo09 */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    CV_REG_ST0          = 128, <span class="comment">/* this includes ST1 to ST7 */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    CV_REG_CTRL         = 136,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    CV_REG_STAT         = 137,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    CV_REG_TAG          = 138,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    CV_REG_FPIP         = 139,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    CV_REG_FPCS         = 140,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    CV_REG_FPDO         = 141,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    CV_REG_FPDS         = 142,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    CV_REG_ISEM         = 143,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    CV_REG_FPEIP        = 144,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    CV_REG_FPEDO        = 145,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    CV_REG_MM0          = 146, <span class="comment">/* this includes MM1 to MM7 */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    CV_REG_XMM0         = 154, <span class="comment">/* this includes XMM1 to XMM7 */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    CV_REG_XMM00        = 162,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    CV_REG_XMM0L        = 194, <span class="comment">/* this includes XMM1L to XMM7L */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    CV_REG_XMM0H        = 202, <span class="comment">/* this includes XMM1H to XMM7H */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    CV_REG_MXCSR        = 211,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    CV_REG_EDXEAX       = 212,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    CV_REG_EMM0L        = 220,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    CV_REG_EMM0H        = 228,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    CV_REG_MM00         = 236,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    CV_REG_MM01         = 237,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    CV_REG_MM10         = 238,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    CV_REG_MM11         = 239,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    CV_REG_MM20         = 240,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    CV_REG_MM21         = 241,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    CV_REG_MM30         = 242,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    CV_REG_MM31         = 243,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    CV_REG_MM40         = 244,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    CV_REG_MM41         = 245,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    CV_REG_MM50         = 246,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    CV_REG_MM51         = 247,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    CV_REG_MM60         = 248,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    CV_REG_MM61         = 249,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    CV_REG_MM70         = 250,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    CV_REG_MM71         = 251,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    CV_REG_YMM0         = 252, <span class="comment">/* this includes YMM1 to YMM7 */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    CV_REG_YMM0H        = 260, <span class="comment">/* this includes YMM1H to YMM7H */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    CV_REG_YMM0I0       = 268, <span class="comment">/* this includes YMM0I1 to YMM0I3 */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    CV_REG_YMM1I0       = 272, <span class="comment">/* this includes YMM1I1 to YMM1I3 */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    CV_REG_YMM2I0       = 276, <span class="comment">/* this includes YMM2I1 to YMM2I3 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    CV_REG_YMM3I0       = 280, <span class="comment">/* this includes YMM3I1 to YMM3I3 */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    CV_REG_YMM4I0       = 284, <span class="comment">/* this includes YMM4I1 to YMM4I3 */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    CV_REG_YMM5I0       = 288, <span class="comment">/* this includes YMM5I1 to YMM5I3 */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    CV_REG_YMM6I0       = 292, <span class="comment">/* this includes YMM6I1 to YMM6I3 */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    CV_REG_YMM7I0       = 296, <span class="comment">/* this includes YMM7I1 to YMM7I3 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    CV_REG_YMM0F0       = 300, <span class="comment">/* this includes YMM0F1 to YMM0F7 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    CV_REG_YMM1F0       = 308, <span class="comment">/* this includes YMM1F1 to YMM1F7 */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    CV_REG_YMM2F0       = 316, <span class="comment">/* this includes YMM2F1 to YMM2F7 */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    CV_REG_YMM3F0       = 324, <span class="comment">/* this includes YMM3F1 to YMM3F7 */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    CV_REG_YMM4F0       = 332, <span class="comment">/* this includes YMM4F1 to YMM4F7 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    CV_REG_YMM5F0       = 340, <span class="comment">/* this includes YMM5F1 to YMM5F7 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    CV_REG_YMM6F0       = 348, <span class="comment">/* this includes YMM6F1 to YMM6F7 */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    CV_REG_YMM7F0       = 356, <span class="comment">/* this includes YMM7F1 to YMM7F7 */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    CV_REG_YMM0D0       = 364, <span class="comment">/* this includes YMM0D1 to YMM0D3 */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    CV_REG_YMM1D0       = 368, <span class="comment">/* this includes YMM1D1 to YMM1D3 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    CV_REG_YMM2D0       = 372, <span class="comment">/* this includes YMM2D1 to YMM2D3 */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    CV_REG_YMM3D0       = 376, <span class="comment">/* this includes YMM3D1 to YMM3D3 */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    CV_REG_YMM4D0       = 380, <span class="comment">/* this includes YMM4D1 to YMM4D3 */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    CV_REG_YMM5D0       = 384, <span class="comment">/* this includes YMM5D1 to YMM5D3 */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    CV_REG_YMM6D0       = 388, <span class="comment">/* this includes YMM6D1 to YMM6D3 */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    CV_REG_YMM7D0       = 392, <span class="comment">/* this includes YMM7D1 to YMM7D3 */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">/* Motorola 68K CPU */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    CV_R68_D0           = 0, <span class="comment">/* this includes D1 to D7 too */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    CV_R68_A0           = 8, <span class="comment">/* this includes A1 to A7 too */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    CV_R68_CCR          = 16,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    CV_R68_SR           = 17,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    CV_R68_USP          = 18,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    CV_R68_MSP          = 19,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    CV_R68_SFC          = 20,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    CV_R68_DFC          = 21,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    CV_R68_CACR         = 22,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    CV_R68_VBR          = 23,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    CV_R68_CAAR         = 24,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    CV_R68_ISP          = 25,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    CV_R68_PC           = 26,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    CV_R68_FPCR         = 28,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    CV_R68_FPSR         = 29,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    CV_R68_FPIAR        = 30,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    CV_R68_FP0          = 32, <span class="comment">/* this includes FP1 to FP7 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    CV_R68_MMUSR030     = 41,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    CV_R68_MMUSR        = 42,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    CV_R68_URP          = 43,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    CV_R68_DTT0         = 44,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    CV_R68_DTT1         = 45,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    CV_R68_ITT0         = 46,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    CV_R68_ITT1         = 47,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    CV_R68_PSR          = 51,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    CV_R68_PCSR         = 52,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    CV_R68_VAL          = 53,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    CV_R68_CRP          = 54,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    CV_R68_SRP          = 55,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    CV_R68_DRP          = 56,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    CV_R68_TC           = 57,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    CV_R68_AC           = 58,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    CV_R68_SCC          = 59,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    CV_R68_CAL          = 60,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    CV_R68_TT0          = 61,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    CV_R68_TT1          = 62,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    CV_R68_BAD0         = 64, <span class="comment">/* this includes BAD1 to BAD7 */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    CV_R68_BAC0         = 72, <span class="comment">/* this includes BAC1 to BAC7 */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">/* MIPS 4000 CPU */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    CV_M4_NOREG         = CV_REG_NONE,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    CV_M4_IntZERO       = 10,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    CV_M4_IntAT         = 11,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    CV_M4_IntV0         = 12,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    CV_M4_IntV1         = 13,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    CV_M4_IntA0         = 14, <span class="comment">/* this includes IntA1 to IntA3 */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    CV_M4_IntT0         = 18, <span class="comment">/* this includes IntT1 to IntT7 */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    CV_M4_IntS0         = 26, <span class="comment">/* this includes IntS1 to IntS7 */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    CV_M4_IntT8         = 34,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    CV_M4_IntT9         = 35,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    CV_M4_IntKT0        = 36,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    CV_M4_IntKT1        = 37,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    CV_M4_IntGP         = 38,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    CV_M4_IntSP         = 39,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    CV_M4_IntS8         = 40,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    CV_M4_IntRA         = 41,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    CV_M4_IntLO         = 42,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    CV_M4_IntHI         = 43,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    CV_M4_Fir           = 50,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    CV_M4_Psr           = 51,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    CV_M4_FltF0         = 60, <span class="comment">/* this includes FltF1 to Flt31 */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    CV_M4_FltFsr        = 92,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* Alpha AXP CPU */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    CV_ALPHA_NOREG      = CV_REG_NONE,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    CV_ALPHA_FltF0      = 10, <span class="comment">/* this includes FltF1 to FltF31 */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    CV_ALPHA_IntV0      = 42,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    CV_ALPHA_IntT0      = 43, <span class="comment">/* this includes T1 to T7 */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    CV_ALPHA_IntS0      = 51, <span class="comment">/* this includes S1 to S5 */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    CV_ALPHA_IntFP      = 57,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    CV_ALPHA_IntA0      = 58, <span class="comment">/* this includes A1 to A5 */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    CV_ALPHA_IntT8      = 64,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    CV_ALPHA_IntT9      = 65,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    CV_ALPHA_IntT10     = 66,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    CV_ALPHA_IntT11     = 67,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    CV_ALPHA_IntRA      = 68,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    CV_ALPHA_IntT12     = 69,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    CV_ALPHA_IntAT      = 70,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    CV_ALPHA_IntGP      = 71,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    CV_ALPHA_IntSP      = 72,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    CV_ALPHA_IntZERO    = 73,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    CV_ALPHA_Fpcr       = 74,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    CV_ALPHA_Fir        = 75,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    CV_ALPHA_Psr        = 76,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    CV_ALPHA_FltFsr     = 77,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    CV_ALPHA_SoftFpcr   = 78,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">/* Motorola &amp; IBM PowerPC CPU */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    CV_PPC_GPR0         = 1, <span class="comment">/* this includes GPR1 to GPR31 */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    CV_PPC_CR           = 33,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    CV_PPC_CR0          = 34, <span class="comment">/* this includes CR1 to CR7 */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    CV_PPC_FPR0         = 42, <span class="comment">/* this includes FPR1 to FPR31 */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    CV_PPC_FPSCR        = 74,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    CV_PPC_MSR          = 75,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    CV_PPC_SR0          = 76, <span class="comment">/* this includes SR1 to SR15 */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    CV_PPC_PC           = 99,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    CV_PPC_MQ           = 100,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    CV_PPC_XER          = 101,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    CV_PPC_RTCU         = 104,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    CV_PPC_RTCL         = 105,</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    CV_PPC_LR           = 108,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    CV_PPC_CTR          = 109,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    CV_PPC_COMPARE      = 110,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    CV_PPC_COUNT        = 111,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    CV_PPC_DSISR        = 118,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    CV_PPC_DAR          = 119,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    CV_PPC_DEC          = 122,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    CV_PPC_SDR1         = 125,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    CV_PPC_SRR0         = 126,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    CV_PPC_SRR1         = 127,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    CV_PPC_SPRG0        = 372, <span class="comment">/* this includes SPRG1 to SPRG3 */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    CV_PPC_ASR          = 280,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    CV_PPC_EAR          = 382,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    CV_PPC_PVR          = 287,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    CV_PPC_BAT0U        = 628,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    CV_PPC_BAT0L        = 629,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    CV_PPC_BAT1U        = 630,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    CV_PPC_BAT1L        = 631,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    CV_PPC_BAT2U        = 632,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    CV_PPC_BAT2L        = 633,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    CV_PPC_BAT3U        = 634,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    CV_PPC_BAT3L        = 635,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    CV_PPC_DBAT0U       = 636,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    CV_PPC_DBAT0L       = 637,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    CV_PPC_DBAT1U       = 638,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    CV_PPC_DBAT1L       = 639,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    CV_PPC_DBAT2U       = 640,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    CV_PPC_DBAT2L       = 641,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    CV_PPC_DBAT3U       = 642,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    CV_PPC_DBAT3L       = 643,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    CV_PPC_PMR0         = 1044, <span class="comment">/* this includes PMR1 to PMR15 */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    CV_PPC_DMISS        = 1076,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    CV_PPC_DCMP         = 1077,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    CV_PPC_HASH1        = 1078,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    CV_PPC_HASH2        = 1079,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    CV_PPC_IMISS        = 1080,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    CV_PPC_ICMP         = 1081,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    CV_PPC_RPA          = 1082,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    CV_PPC_HID0         = 1108, <span class="comment">/* this includes HID1 to HID15 */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">/* Java */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    CV_JAVA_PC          = 1,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">/* Hitachi SH3 CPU */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    CV_SH3_NOREG        = CV_REG_NONE,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    CV_SH3_IntR0        = 10, <span class="comment">/* this include R1 to R13 */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    CV_SH3_IntFp        = 24,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    CV_SH3_IntSp        = 25,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    CV_SH3_Gbr          = 38,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    CV_SH3_Pr           = 39,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    CV_SH3_Mach         = 40,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    CV_SH3_Macl         = 41,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    CV_SH3_Pc           = 50,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    CV_SH3_Sr           = 51,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    CV_SH3_BarA         = 60,</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    CV_SH3_BasrA        = 61,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    CV_SH3_BamrA        = 62,</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    CV_SH3_BbrA         = 63,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    CV_SH3_BarB         = 64,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    CV_SH3_BasrB        = 65,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    CV_SH3_BamrB        = 66,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    CV_SH3_BbrB         = 67,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    CV_SH3_BdrB         = 68,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    CV_SH3_BdmrB        = 69,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    CV_SH3_Brcr         = 70,</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    CV_SH_Fpscr         = 75,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    CV_SH_Fpul          = 76,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    CV_SH_FpR0          = 80, <span class="comment">/* this includes FpR1 to FpR15 */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    CV_SH_XFpR0         = 96, <span class="comment">/* this includes XFpR1 to XXFpR15 */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">/* ARM CPU */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    CV_ARM_NOREG        = CV_REG_NONE,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    CV_ARM_R0           = 10, <span class="comment">/* this includes R1 to R12 */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    CV_ARM_SP           = 23,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    CV_ARM_LR           = 24,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    CV_ARM_PC           = 25,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    CV_ARM_CPSR         = 26,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    CV_ARM_ACC0         = 27,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    CV_ARM_FPSCR        = 40,</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    CV_ARM_FPEXC        = 41,</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    CV_ARM_FS0          = 50, <span class="comment">/* this includes FS1 to FS31 */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    CV_ARM_FPEXTRA0     = 90, <span class="comment">/* this includes FPEXTRA1 to FPEXTRA7 */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    CV_ARM_WR0          = 128, <span class="comment">/* this includes WR1 to WR15 */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    CV_ARM_WCID         = 144,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    CV_ARM_WCON         = 145,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    CV_ARM_WCSSF        = 146,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    CV_ARM_WCASF        = 147,</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    CV_ARM_WC4          = 148,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    CV_ARM_WC5          = 149,</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    CV_ARM_WC6          = 150,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    CV_ARM_WC7          = 151,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    CV_ARM_WCGR0        = 152, <span class="comment">/* this includes WCGR1 to WCGR3 */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    CV_ARM_WC12         = 156,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    CV_ARM_WC13         = 157,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    CV_ARM_WC14         = 158,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    CV_ARM_WC15         = 159,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    CV_ARM_FS32         = 200, <span class="comment">/* this includes FS33 to FS63 */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    CV_ARM_ND0          = 300, <span class="comment">/* this includes ND1 to ND31 */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    CV_ARM_NQ0          = 400, <span class="comment">/* this includes NQ1 to NQ15 */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">/* ARM64 CPU */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    CV_ARM64_NOREG        = CV_REG_NONE,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    CV_ARM64_W0           = 10, <span class="comment">/* this includes W0 to W30 */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    CV_ARM64_WZR          = 41,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    CV_ARM64_PC           = 42, <span class="comment">/* Wine extension */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    CV_ARM64_PSTATE       = 43, <span class="comment">/* Wine extension */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    CV_ARM64_X0           = 50, <span class="comment">/* this includes X0 to X28 */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    CV_ARM64_IP0          = 66, <span class="comment">/* Same as X16 */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    CV_ARM64_IP1          = 67, <span class="comment">/* Same as X17 */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    CV_ARM64_FP           = 79,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    CV_ARM64_LR           = 80,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    CV_ARM64_SP           = 81,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    CV_ARM64_ZR           = 82,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    CV_ARM64_NZCV         = 90,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    CV_ARM64_S0           = 100, <span class="comment">/* this includes S0 to S31 */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    CV_ARM64_D0           = 140, <span class="comment">/* this includes D0 to D31 */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    CV_ARM64_Q0           = 180, <span class="comment">/* this includes Q0 to Q31 */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    CV_ARM64_FPSR         = 220,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">/* Intel IA64 CPU */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    CV_IA64_NOREG       = CV_REG_NONE,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    CV_IA64_Br0         = 512, <span class="comment">/* this includes Br1 to Br7 */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    CV_IA64_P0          = 704, <span class="comment">/* this includes P1 to P63 */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    CV_IA64_Preds       = 768,</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    CV_IA64_IntH0       = 832, <span class="comment">/* this includes H1 to H15 */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    CV_IA64_Ip          = 1016,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    CV_IA64_Umask       = 1017,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    CV_IA64_Cfm         = 1018,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    CV_IA64_Psr         = 1019,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    CV_IA64_Nats        = 1020,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    CV_IA64_Nats2       = 1021,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    CV_IA64_Nats3       = 1022,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    CV_IA64_IntR0       = 1024, <span class="comment">/* this includes R1 to R127 */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    CV_IA64_FltF0       = 2048, <span class="comment">/* this includes FltF1 to FltF127 */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">/* some IA64 registers missing */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="comment">/* TriCore CPU */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    CV_TRI_NOREG        = CV_REG_NONE,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    CV_TRI_D0           = 10, <span class="comment">/* includes D1 to D15 */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    CV_TRI_A0           = 26, <span class="comment">/* includes A1 to A15 */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    CV_TRI_E0           = 42,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    CV_TRI_E2           = 43,</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    CV_TRI_E4           = 44,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    CV_TRI_E6           = 45,</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    CV_TRI_E8           = 46,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    CV_TRI_E10          = 47,</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    CV_TRI_E12          = 48,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    CV_TRI_E14          = 49,</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    CV_TRI_EA0          = 50,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    CV_TRI_EA2          = 51,</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    CV_TRI_EA4          = 52,</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    CV_TRI_EA6          = 53,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    CV_TRI_EA8          = 54,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    CV_TRI_EA10         = 55,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    CV_TRI_EA12         = 56,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    CV_TRI_EA14         = 57,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    CV_TRI_PSW          = 58,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    CV_TRI_PCXI         = 59,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    CV_TRI_PC           = 60,</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    CV_TRI_FCX          = 61,</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    CV_TRI_LCX          = 62,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    CV_TRI_ISP          = 63,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    CV_TRI_ICR          = 64,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    CV_TRI_BIV          = 65,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    CV_TRI_BTV          = 66,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    CV_TRI_SYSCON       = 67,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    CV_TRI_DPRx_0       = 68, <span class="comment">/* includes DPRx_1 to DPRx_3 */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    CV_TRI_CPRx_0       = 68, <span class="comment">/* includes CPRx_1 to CPRx_3 */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    CV_TRI_DPMx_0       = 68, <span class="comment">/* includes DPMx_1 to DPMx_3 */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    CV_TRI_CPMx_0       = 68, <span class="comment">/* includes CPMx_1 to CPMx_3 */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    CV_TRI_DBGSSR       = 72,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    CV_TRI_EXEVT        = 73,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    CV_TRI_SWEVT        = 74,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    CV_TRI_CREVT        = 75,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    CV_TRI_TRnEVT       = 76,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    CV_TRI_MMUCON       = 77,</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    CV_TRI_ASI          = 78,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    CV_TRI_TVA          = 79,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    CV_TRI_TPA          = 80,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    CV_TRI_TPX          = 81,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    CV_TRI_TFA          = 82,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">/* AM33 (and the likes) CPU */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    CV_AM33_NOREG       = CV_REG_NONE,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    CV_AM33_E0          = 10, <span class="comment">/* this includes E1 to E7 */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    CV_AM33_A0          = 20, <span class="comment">/* this includes A1 to A3 */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    CV_AM33_D0          = 30, <span class="comment">/* this includes D1 to D3 */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    CV_AM33_FS0         = 40, <span class="comment">/* this includes FS1 to FS31 */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    CV_AM33_SP          = 80,</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    CV_AM33_PC          = 81,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    CV_AM33_MDR         = 82,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    CV_AM33_MDRQ        = 83,</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    CV_AM33_MCRH        = 84,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    CV_AM33_MCRL        = 85,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    CV_AM33_MCVF        = 86,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    CV_AM33_EPSW        = 87,</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    CV_AM33_FPCR        = 88,</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    CV_AM33_LIR         = 89,</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    CV_AM33_LAR         = 90,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">/* Mitsubishi M32R CPU */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    CV_M32R_NOREG       = CV_REG_NONE,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    CV_M32R_R0          = 10, <span class="comment">/* this includes R1 to R11 */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    CV_M32R_R12         = 22,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    CV_M32R_R13         = 23,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    CV_M32R_R14         = 24,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    CV_M32R_R15         = 25,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    CV_M32R_PSW         = 26,</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    CV_M32R_CBR         = 27,</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    CV_M32R_SPI         = 28,</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    CV_M32R_SPU         = 29,</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    CV_M32R_SPO         = 30,</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    CV_M32R_BPC         = 31,</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    CV_M32R_ACHI        = 32,</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    CV_M32R_ACLO        = 33,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    CV_M32R_PC          = 34,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="comment">/* AMD/Intel x86_64 CPU */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    CV_AMD64_NONE       = CV_REG_NONE,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    CV_AMD64_AL         = CV_REG_AL,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    CV_AMD64_CL         = CV_REG_CL,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    CV_AMD64_DL         = CV_REG_DL,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    CV_AMD64_BL         = CV_REG_BL,</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    CV_AMD64_AH         = CV_REG_AH,</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    CV_AMD64_CH         = CV_REG_CH,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    CV_AMD64_DH         = CV_REG_DH,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    CV_AMD64_BH         = CV_REG_BH,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    CV_AMD64_AX         = CV_REG_AX,</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    CV_AMD64_CX         = CV_REG_CX,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    CV_AMD64_DX         = CV_REG_DX,</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    CV_AMD64_BX         = CV_REG_BX,</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    CV_AMD64_SP         = CV_REG_SP,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    CV_AMD64_BP         = CV_REG_BP,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    CV_AMD64_SI         = CV_REG_SI,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    CV_AMD64_DI         = CV_REG_DI,</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    CV_AMD64_EAX        = CV_REG_EAX,</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    CV_AMD64_ECX        = CV_REG_ECX,</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    CV_AMD64_EDX        = CV_REG_EDX,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    CV_AMD64_EBX        = CV_REG_EBX,</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    CV_AMD64_ESP        = CV_REG_ESP,</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    CV_AMD64_EBP        = CV_REG_EBP,</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    CV_AMD64_ESI        = CV_REG_ESI,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    CV_AMD64_EDI        = CV_REG_EDI,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    CV_AMD64_ES         = CV_REG_ES,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    CV_AMD64_CS         = CV_REG_CS,</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    CV_AMD64_SS         = CV_REG_SS,</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    CV_AMD64_DS         = CV_REG_DS,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    CV_AMD64_FS         = CV_REG_FS,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    CV_AMD64_GS         = CV_REG_GS,</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    CV_AMD64_FLAGS      = CV_REG_FLAGS,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    CV_AMD64_RIP        = CV_REG_EIP,</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    CV_AMD64_EFLAGS     = CV_REG_EFLAGS,</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="comment">/* &lt;pcode&gt; */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    CV_AMD64_TEMP       = CV_REG_TEMP,</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    CV_AMD64_TEMPH      = CV_REG_TEMPH,</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    CV_AMD64_QUOTE      = CV_REG_QUOTE,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    CV_AMD64_PCDR3      = CV_REG_PCDR3, <span class="comment">/* this includes PCDR4 to PCDR7 */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    CV_AMD64_CR0        = CV_REG_CR0,   <span class="comment">/* this includes CR1 to CR4 */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    CV_AMD64_DR0        = CV_REG_DR0,   <span class="comment">/* this includes DR1 to DR7 */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">/* &lt;/pcode&gt; */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    CV_AMD64_GDTR       = CV_REG_GDTR,</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    CV_AMD64_GDTL       = CV_REG_GDTL,</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    CV_AMD64_IDTR       = CV_REG_IDTR,</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    CV_AMD64_IDTL       = CV_REG_IDTL,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    CV_AMD64_LDTR       = CV_REG_LDTR,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    CV_AMD64_TR         = CV_REG_TR,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    CV_AMD64_PSEUDO1    = CV_REG_PSEUDO1, <span class="comment">/* this includes Pseudo02 to Pseudo09 */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    CV_AMD64_ST0        = CV_REG_ST0,     <span class="comment">/* this includes ST1 to ST7 */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    CV_AMD64_CTRL       = CV_REG_CTRL,</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    CV_AMD64_STAT       = CV_REG_STAT,</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    CV_AMD64_TAG        = CV_REG_TAG,</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    CV_AMD64_FPIP       = CV_REG_FPIP,</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    CV_AMD64_FPCS       = CV_REG_FPCS,</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    CV_AMD64_FPDO       = CV_REG_FPDO,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    CV_AMD64_FPDS       = CV_REG_FPDS,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    CV_AMD64_ISEM       = CV_REG_ISEM,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    CV_AMD64_FPEIP      = CV_REG_FPEIP,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    CV_AMD64_FPEDO      = CV_REG_FPEDO,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    CV_AMD64_MM0        = CV_REG_MM0,     <span class="comment">/* this includes MM1 to MM7 */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    CV_AMD64_XMM0       = CV_REG_XMM0,    <span class="comment">/* this includes XMM1 to XMM7 */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    CV_AMD64_XMM00      = CV_REG_XMM00,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    CV_AMD64_XMM0L      = CV_REG_XMM0L,   <span class="comment">/* this includes XMM1L to XMM7L */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    CV_AMD64_XMM0H      = CV_REG_XMM0H,   <span class="comment">/* this includes XMM1H to XMM7H */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    CV_AMD64_MXCSR      = CV_REG_MXCSR,</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    CV_AMD64_EDXEAX     = CV_REG_EDXEAX,</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    CV_AMD64_EMM0L      = CV_REG_EMM0L,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    CV_AMD64_EMM0H      = CV_REG_EMM0H,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    CV_AMD64_MM00       = CV_REG_MM00,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    CV_AMD64_MM01       = CV_REG_MM01,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    CV_AMD64_MM10       = CV_REG_MM10,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    CV_AMD64_MM11       = CV_REG_MM11,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    CV_AMD64_MM20       = CV_REG_MM20,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    CV_AMD64_MM21       = CV_REG_MM21,</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    CV_AMD64_MM30       = CV_REG_MM30,</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    CV_AMD64_MM31       = CV_REG_MM31,</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    CV_AMD64_MM40       = CV_REG_MM40,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    CV_AMD64_MM41       = CV_REG_MM41,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    CV_AMD64_MM50       = CV_REG_MM50,</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    CV_AMD64_MM51       = CV_REG_MM51,</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    CV_AMD64_MM60       = CV_REG_MM60,</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    CV_AMD64_MM61       = CV_REG_MM61,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    CV_AMD64_MM70       = CV_REG_MM70,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    CV_AMD64_MM71       = CV_REG_MM71,</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    CV_AMD64_XMM8       = 252,           <span class="comment">/* this includes XMM9 to XMM15 */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    CV_AMD64_RAX        = 328,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    CV_AMD64_RBX        = 329,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    CV_AMD64_RCX        = 330,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    CV_AMD64_RDX        = 331,</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    CV_AMD64_RSI        = 332,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    CV_AMD64_RDI        = 333,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    CV_AMD64_RBP        = 334,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    CV_AMD64_RSP        = 335,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    CV_AMD64_R8         = 336,</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    CV_AMD64_R9         = 337,</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    CV_AMD64_R10        = 338,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    CV_AMD64_R11        = 339,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    CV_AMD64_R12        = 340,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    CV_AMD64_R13        = 341,</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    CV_AMD64_R14        = 342,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    CV_AMD64_R15        = 343,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;};</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;   THUNK_ORDINAL_NOTYPE,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;   THUNK_ORDINAL_ADJUSTOR,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;   THUNK_ORDINAL_VCALL,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;   THUNK_ORDINAL_PCODE,</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;   THUNK_ORDINAL_LOAD </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;} THUNK_ORDINAL;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> CV_call_e</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;{</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    CV_CALL_NEAR_C,</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    CV_CALL_FAR_C,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    CV_CALL_NEAR_PASCAL,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    CV_CALL_FAR_PASCAL,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    CV_CALL_NEAR_FAST,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    CV_CALL_FAR_FAST,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    CV_CALL_SKIPPED,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    CV_CALL_NEAR_STD,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    CV_CALL_FAR_STD,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    CV_CALL_NEAR_SYS,</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    CV_CALL_FAR_SYS,</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    CV_CALL_THISCALL,</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    CV_CALL_MIPSCALL,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    CV_CALL_GENERIC,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    CV_CALL_ALPHACALL,</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    CV_CALL_PPCCALL,</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    CV_CALL_SHCALL,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    CV_CALL_ARMCALL,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    CV_CALL_AM33CALL,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    CV_CALL_TRICALL,</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    CV_CALL_SH5CALL,</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    CV_CALL_M32RCALL,</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    CV_CALL_RESERVED,</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;} CV_call_e;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
