

================================================================
== Vitis HLS Report for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_19'
================================================================
* Date:           Tue Jul 25 02:51:44 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.639 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      57|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_V_23_fu_108_p2         |         +|   0|  0|  12|          12|           1|
    |and_ln22_fu_141_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_158_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1072_1_fu_136_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1072_fu_102_p2    |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln1080_1_fu_153_p2  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1080_fu_147_p2    |      icmp|   0|  0|  13|          16|           1|
    |select_ln22_fu_171_p3    |    select|   0|  0|  16|           1|          16|
    |threshold_V_fu_164_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 101|          78|          84|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V     |   9|          2|   12|         24|
    |i_V_22_fu_46             |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_22_fu_46                      |  12|   0|   12|          0|
    |select_ln22_reg_215               |  16|   0|   16|          0|
    |zext_ln587_reg_205                |  12|   0|   64|         52|
    |zext_ln587_reg_205_pp0_iter1_reg  |  12|   0|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  57|   0|  161|        104|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19|  return value|
|RIi_V_address0  |  out|   11|   ap_memory|                                             RIi_V|         array|
|RIi_V_ce0       |  out|    1|   ap_memory|                                             RIi_V|         array|
|RIi_V_q0        |   in|   16|   ap_memory|                                             RIi_V|         array|
|sub_i_i46_i_i   |   in|   17|     ap_none|                                     sub_i_i46_i_i|        scalar|
|RIo_V_address0  |  out|   11|   ap_memory|                                             RIo_V|         array|
|RIo_V_ce0       |  out|    1|   ap_memory|                                             RIo_V|         array|
|RIo_V_we0       |  out|    1|   ap_memory|                                             RIo_V|         array|
|RIo_V_d0        |  out|   16|   ap_memory|                                             RIo_V|         array|
|select_ln1558   |   in|   16|     ap_none|                                     select_ln1558|        scalar|
|conv_i20_i_i    |   in|   16|     ap_none|                                      conv_i20_i_i|        scalar|
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V_22 = alloca i32 1"   --->   Operation 6 'alloca' 'i_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_i20_i_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i20_i_i"   --->   Operation 7 'read' 'conv_i20_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln1558_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %select_ln1558"   --->   Operation 8 'read' 'select_ln1558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_i_i46_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub_i_i46_i_i"   --->   Operation 9 'read' 'sub_i_i46_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i_V_22"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i185.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_V = load i12 %i_V_22"   --->   Operation 12 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.99ns)   --->   "%icmp_ln1072 = icmp_eq  i12 %i_V, i12 2048"   --->   Operation 14 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%i_V_23 = add i12 %i_V, i12 1"   --->   Operation 16 'add' 'i_V_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln1072, void %.split3.i_ifconv, void %_Z9madFilterP6ap_intILi16EES0_S0_S1_.exit204.i.preheader.exitStub" [../include/rfiFilter.hpp:21]   --->   Operation 17 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %i_V"   --->   Operation 18 'zext' 'zext_ln587' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RIi_V_addr = getelementptr i16 %RIi_V, i64 0, i64 %zext_ln587"   --->   Operation 19 'getelementptr' 'RIi_V_addr' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%RIi_V_load = load i11 %RIi_V_addr"   --->   Operation 20 'load' 'RIi_V_load' <Predicate = (!icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_23, i12 %i_V_22"   --->   Operation 21 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.63>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%RIi_V_load = load i11 %RIi_V_addr"   --->   Operation 22 'load' 'RIi_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i16 %RIi_V_load"   --->   Operation 23 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %RIi_V_load, i32 15"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.43ns)   --->   "%icmp_ln1072_1 = icmp_slt  i17 %sext_ln1072, i17 %sub_i_i46_i_i_read"   --->   Operation 25 'icmp' 'icmp_ln1072_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %tmp, i1 %icmp_ln1072_1" [../include/rfiFilter.hpp:22]   --->   Operation 26 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln1080 = icmp_sgt  i16 %RIi_V_load, i16 0"   --->   Operation 27 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln1080_1 = icmp_sgt  i16 %RIi_V_load, i16 %select_ln1558_read"   --->   Operation 28 'icmp' 'icmp_ln1080_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node threshold_V)   --->   "%and_ln24 = and i1 %icmp_ln1080, i1 %icmp_ln1080_1" [../include/rfiFilter.hpp:24]   --->   Operation 29 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%threshold_V = select i1 %and_ln24, i16 %select_ln1558_read, i16 %RIi_V_load" [../include/rfiFilter.hpp:24]   --->   Operation 30 'select' 'threshold_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %and_ln22, i16 %conv_i20_i_i_read, i16 %threshold_V" [../include/rfiFilter.hpp:22]   --->   Operation 31 'select' 'select_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../include/rfiFilter.hpp:21]   --->   Operation 32 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%RIo_V_addr = getelementptr i16 %RIo_V, i64 0, i64 %zext_ln587" [../include/rfiFilter.hpp:23]   --->   Operation 33 'getelementptr' 'RIo_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln23 = store i16 %select_ln22, i11 %RIo_V_addr" [../include/rfiFilter.hpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i185.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RIi_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_i_i46_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RIo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ select_ln1558]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i20_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_22                (alloca           ) [ 0100]
conv_i20_i_i_read     (read             ) [ 0110]
select_ln1558_read    (read             ) [ 0110]
sub_i_i46_i_i_read    (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_V                   (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln1072           (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
i_V_23                (add              ) [ 0000]
br_ln21               (br               ) [ 0000]
zext_ln587            (zext             ) [ 0111]
RIi_V_addr            (getelementptr    ) [ 0110]
store_ln885           (store            ) [ 0000]
RIi_V_load            (load             ) [ 0000]
sext_ln1072           (sext             ) [ 0000]
tmp                   (bitselect        ) [ 0000]
icmp_ln1072_1         (icmp             ) [ 0000]
and_ln22              (and              ) [ 0000]
icmp_ln1080           (icmp             ) [ 0000]
icmp_ln1080_1         (icmp             ) [ 0000]
and_ln24              (and              ) [ 0000]
threshold_V           (select           ) [ 0000]
select_ln22           (select           ) [ 0101]
specloopname_ln21     (specloopname     ) [ 0000]
RIo_V_addr            (getelementptr    ) [ 0000]
store_ln23            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RIi_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RIi_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_i_i46_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i46_i_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="RIo_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RIo_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln1558">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1558"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_i20_i_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i20_i_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_V_22_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_22/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="conv_i20_i_i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i20_i_i_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="select_ln1558_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1558_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sub_i_i46_i_i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="17" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="0"/>
<pin id="65" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i46_i_i_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="RIi_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="12" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RIi_V_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RIi_V_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="RIo_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="2"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RIo_V_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln23_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_V_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln1072_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_V_23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_23/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln587_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln885_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="12" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln1072_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1072_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="and_ln22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1080_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln1080_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="1"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="threshold_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="threshold_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln22_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="16" slack="0"/>
<pin id="175" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_V_22_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V_22 "/>
</bind>
</comp>

<comp id="185" class="1005" name="conv_i20_i_i_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_i20_i_i_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="select_ln1558_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1558_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="sub_i_i46_i_i_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="1"/>
<pin id="198" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i46_i_i_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln1072_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1072 "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln587_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="2"/>
<pin id="207" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln587 "/>
</bind>
</comp>

<comp id="210" class="1005" name="RIi_V_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="RIi_V_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="select_ln22_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="123"><net_src comp="108" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="75" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="75" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="128" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="75" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="75" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="147" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="75" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="141" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="46" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="188"><net_src comp="50" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="193"><net_src comp="56" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="204"><net_src comp="102" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="114" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="213"><net_src comp="68" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="218"><net_src comp="171" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RIo_V | {3 }
 - Input state : 
	Port: RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19 : RIi_V | {1 2 }
	Port: RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19 : sub_i_i46_i_i | {1 }
	Port: RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19 : select_ln1558 | {1 }
	Port: RFIFilter<0, 2048, ap_int<16> >_Pipeline_loop_19 : conv_i20_i_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V : 1
		icmp_ln1072 : 2
		i_V_23 : 2
		br_ln21 : 3
		zext_ln587 : 2
		RIi_V_addr : 3
		RIi_V_load : 4
		store_ln885 : 3
	State 2
		sext_ln1072 : 1
		tmp : 1
		icmp_ln1072_1 : 2
		and_ln22 : 3
		icmp_ln1080 : 1
		icmp_ln1080_1 : 1
		and_ln24 : 2
		threshold_V : 2
		select_ln22 : 3
	State 3
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln1072_fu_102      |    0    |    12   |
|   icmp   |      icmp_ln1072_1_fu_136     |    0    |    13   |
|          |       icmp_ln1080_fu_147      |    0    |    13   |
|          |      icmp_ln1080_1_fu_153     |    0    |    13   |
|----------|-------------------------------|---------|---------|
|  select  |       threshold_V_fu_164      |    0    |    16   |
|          |       select_ln22_fu_171      |    0    |    16   |
|----------|-------------------------------|---------|---------|
|    add   |         i_V_23_fu_108         |    0    |    12   |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln22_fu_141        |    0    |    2    |
|          |        and_ln24_fu_158        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |  conv_i20_i_i_read_read_fu_50 |    0    |    0    |
|   read   | select_ln1558_read_read_fu_56 |    0    |    0    |
|          | sub_i_i46_i_i_read_read_fu_62 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln587_fu_114       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln1072_fu_124      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_128          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    99   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    RIi_V_addr_reg_210    |   11   |
| conv_i20_i_i_read_reg_185|   16   |
|      i_V_22_reg_178      |   12   |
|    icmp_ln1072_reg_201   |    1   |
|select_ln1558_read_reg_190|   16   |
|    select_ln22_reg_215   |   16   |
|sub_i_i46_i_i_read_reg_196|   17   |
|    zext_ln587_reg_205    |   64   |
+--------------------------+--------+
|           Total          |   153  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   153  |   108  |
+-----------+--------+--------+--------+
