// Seed: 3102872651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply0 id_12
);
  assign id_2 = -1'b0;
  wire id_14;
  logic id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14
  );
endmodule
