#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 27 04:23:17 2017
# Process ID: 7316
# Current directory: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4204 C:\Users\oousterm\Documents\GitHub\CPE-233\CPE_233_Olive and Andrew\CPE_233_Olive and Andrew.xpr
# Log file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/vivado.log
# Journal file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
ERROR: [VRFC 10-1412] syntax error near RCO [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:37]
ERROR: [VRFC 10-91] mux_2x1 is not declared [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:152]
ERROR: [VRFC 10-91] comarator_gt is not declared [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:187]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 04:33:18 2017...
