// Seed: 3636859654
module module_0;
  always id_1 = id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  final
    if (1)
      if (1)
        @(posedge id_1 - id_1, negedge id_1 or 1) begin : LABEL_0
          id_2 <= (-1);
        end
      else id_3.id_3 <= id_1;
    else @(id_3) id_4 <= 1;
  logic [7:0] id_5;
  assign id_4 = {1, id_3};
  final id_4 <= id_5[~1+1];
  parameter id_6 = -1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_8;
endmodule
