
module pc (
  input wire clock,
  input  wire [31:0] in,
  output wire [31:0] out,
  input  wire hlt
);

// On each clock edge, store in input 'in' into regiter,
// unless hlt is 1, in which case don't store the input.
// Assign the register to be output via 'out' port

always_ff @ (posedge clock && hlt != 0'b1) begin

    out = in; 
end

endmodule
