// Seed: 2907603412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wor id_6, id_7, id_8;
  assign id_5 = id_1;
  assign id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output logic id_9,
    input wor id_10
    , id_16, id_17,
    input supply1 id_11,
    input tri0 id_12,
    output wor id_13,
    input wor id_14
);
  always id_9 <= 1;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
