<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/camera/ise/camera/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="ft256"><twDevName>xc3s200</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot; &quot;RISING&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_reset_div2clk1 = PERIOD &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>4313</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>704</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.891</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point seg_ctrl/char1_6 (SLICE_X37Y22.G1), 7 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.109</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_1</twSrc><twDest BELType="FF">seg_ctrl/char1_6</twDest><twTotPathDel>8.890</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_1</twSrc><twDest BELType='FF'>seg_ctrl/char1_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y18.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_lut&lt;1&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>rest&lt;0&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>rest&lt;2&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>rest&lt;4&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_xor&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>rest&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp><twBEL>seg_ctrl/hex&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y20.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>seg_ctrl/char1&lt;4&gt;</twComp><twBEL>seg_ctrl/hex&lt;4&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>seg_ctrl/char1&lt;6&gt;</twComp><twBEL>seg_ctrl/Mrom_val2seg_2_val2seg61</twBEL><twBEL>seg_ctrl/char1_6</twBEL></twPathDel><twLogDel>4.711</twLogDel><twRouteDel>4.179</twRouteDel><twTotDel>8.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.130</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_2</twSrc><twDest BELType="FF">seg_ctrl/char1_6</twDest><twTotPathDel>8.869</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_2</twSrc><twDest BELType='FF'>seg_ctrl/char1_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp><twBEL>dump_sequencer/s1_Addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>rest&lt;0&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_lut&lt;2&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>rest&lt;2&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>rest&lt;4&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_xor&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>rest&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp><twBEL>seg_ctrl/hex&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y20.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>seg_ctrl/char1&lt;4&gt;</twComp><twBEL>seg_ctrl/hex&lt;4&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>seg_ctrl/char1&lt;6&gt;</twComp><twBEL>seg_ctrl/Mrom_val2seg_2_val2seg61</twBEL><twBEL>seg_ctrl/char1_6</twBEL></twPathDel><twLogDel>4.571</twLogDel><twRouteDel>4.298</twRouteDel><twTotDel>8.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.386</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">seg_ctrl/char1_6</twDest><twTotPathDel>8.613</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>seg_ctrl/char1_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>rest&lt;0&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>rest&lt;2&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Msub_sub_Madd_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>rest&lt;4&gt;</twComp><twBEL>dump_sequencer/Msub_sub_Madd_xor&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>rest&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp><twBEL>seg_ctrl/hex&lt;4&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y20.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>seg_ctrl/char1&lt;4&gt;</twComp><twBEL>seg_ctrl/hex&lt;4&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>seg_ctrl/hex&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>seg_ctrl/char1&lt;6&gt;</twComp><twBEL>seg_ctrl/Mrom_val2seg_2_val2seg61</twBEL><twBEL>seg_ctrl/char1_6</twBEL></twPathDel><twLogDel>4.699</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>8.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point dump_sequencer/s1_Addr_16 (SLICE_X19Y26.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.331</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_2</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>8.668</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_2</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp><twBEL>dump_sequencer/s1_Addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.854</twLogDel><twRouteDel>4.814</twRouteDel><twTotDel>8.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.517</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_10</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>8.481</twTotPathDel><twClkSkew dest = "0.436" src = "0.438">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_10</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;10&gt;</twComp><twBEL>dump_sequencer/s1_Addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>xopAddr_11_OBUF</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In127</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In128</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In128/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In144</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.697</twLogDel><twRouteDel>4.784</twRouteDel><twTotDel>8.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.595</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_16</twDest><twTotPathDel>8.404</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_16</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_16</twBEL></twPathDel><twLogDel>3.974</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>8.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point dump_sequencer/s1_Addr_17 (SLICE_X19Y26.CE), 37 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.331</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_2</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>8.668</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_2</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X19Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp><twBEL>dump_sequencer/s1_Addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.854</twLogDel><twRouteDel>4.814</twRouteDel><twTotDel>8.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.517</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_10</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>8.481</twTotPathDel><twClkSkew dest = "0.436" src = "0.438">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dump_sequencer/s1_Addr_10</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;10&gt;</twComp><twBEL>dump_sequencer/s1_Addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>xopAddr_11_OBUF</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In127</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In127</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In128</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In128/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In144</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In144</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.697</twLogDel><twRouteDel>4.784</twRouteDel><twTotDel>8.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.595</twSlack><twSrc BELType="FF">dump_sequencer/s1_Addr_0</twSrc><twDest BELType="FF">dump_sequencer/s1_Addr_17</twDest><twTotPathDel>8.404</twTotPathDel><twClkSkew dest = "0.436" src = "0.437">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>dump_sequencer/s1_Addr_0</twSrc><twDest BELType='FF'>dump_sequencer/s1_Addr_17</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X19Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X19Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp><twBEL>dump_sequencer/s1_Addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y18.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;16&gt;</twBEL><twBEL>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y21.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>dump_sequencer/Mcompar_dumper_state_cmp_gt0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y21.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd3</twComp><twBEL>dump_sequencer/dumper_state_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>dump_sequencer/dumper_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>dump_sequencer/s1_Addr&lt;16&gt;</twComp><twBEL>dump_sequencer/s1_Addr_17</twBEL></twPathDel><twLogDel>3.974</twLogDel><twRouteDel>4.430</twRouteDel><twTotDel>8.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_2 (SLICE_X28Y5.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">sccb_bridge/r_maddr_0</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_2</twDest><twTotPathDel>2.115</twTotPathDel><twClkSkew dest = "5.894" src = "4.028">-1.866</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_maddr_0</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X31Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sccb_bridge/r_maddr&lt;13&gt;</twComp><twBEL>sccb_bridge/r_maddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sccb_bridge/r_maddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N37</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>N37</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.486</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y5.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;2</twBEL><twBEL>sccb_bridge/r_seq_sio_d_2</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>0.506</twRouteDel><twTotDel>2.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_3 (SLICE_X29Y0.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.584</twSlack><twSrc BELType="FF">sccb_bridge/r_maddr_0</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "5.894" src = "4.028">-1.866</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_maddr_0</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X31Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sccb_bridge/r_maddr&lt;13&gt;</twComp><twBEL>sccb_bridge/r_maddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>sccb_bridge/r_maddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N37</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>N37</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.486</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y0.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;8&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>1.564</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_15 (SLICE_X29Y1.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.625</twSlack><twSrc BELType="FF">sccb_bridge/r_maddr_13</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_15</twDest><twTotPathDel>2.491</twTotPathDel><twClkSkew dest = "5.894" src = "4.028">-1.866</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_maddr_13</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_reset/div2clk</twSrcClk><twPathDel><twSite>SLICE_X31Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sccb_bridge/r_maddr&lt;13&gt;</twComp><twBEL>sccb_bridge/r_maddr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>sccb_bridge/r_maddr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>N111</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y1.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y1.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;15&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_15</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>1.413</twRouteDel><twTotDel>2.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_reset_div2clk1 = PERIOD TIMEGRP &quot;clk_reset/div2clk1&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_0/SR" locationPin="SLICE_X19Y18.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_0/SR" locationPin="SLICE_X19Y18.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="36" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="dump_sequencer/s1_Addr&lt;0&gt;/SR" logResource="dump_sequencer/s1_Addr_1/SR" locationPin="SLICE_X19Y18.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>29</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.711</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F1), 5 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.289</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.473</twTotPathDel><twClkSkew dest = "0.915" src = "1.153">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_5</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X8Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.626</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>3.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.416</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>3.346</twTotPathDel><twClkSkew dest = "0.915" src = "1.153">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_6</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X9Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.626</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>3.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.923</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_9</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.882</twTotPathDel><twClkSkew dest = "0.915" src = "1.110">0.195</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_9</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X12Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp><twBEL>rsio_01a/rxtx_01a/w_state11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>0.864</twRouteDel><twTotDel>2.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_state (SLICE_X10Y13.F3), 4 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.043</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_3</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.955</twTotPathDel><twClkSkew dest = "0.009" src = "0.011">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_3</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X11Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>0.937</twRouteDel><twTotDel>2.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.078</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_4</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.684</twTotPathDel><twClkSkew dest = "0.915" src = "1.153">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_4</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X8Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>2.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.290</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_state</twDest><twTotPathDel>2.515</twTotPathDel><twClkSkew dest = "0.915" src = "1.110">0.195</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_8</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_state</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X12Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>rsio_01a/rxtx_01a/w_state4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y13.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/w_state34</twBEL><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>0.497</twRouteDel><twTotDel>2.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_3 (SLICE_X11Y12.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.626</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_4</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_3</twDest><twTotPathDel>2.136</twTotPathDel><twClkSkew dest = "0.915" src = "1.153">0.238</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_4</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X8Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/r_shiftReg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;3&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;3&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_3</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>2.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_7 (SLICE_X9Y12.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_7</twDest><twTotPathDel>1.049</twTotPathDel><twClkSkew dest = "1.153" src = "0.915">-0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X10Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y12.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;7&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;7&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_7</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>1.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_4 (SLICE_X8Y13.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_4</twDest><twTotPathDel>1.118</twTotPathDel><twClkSkew dest = "1.153" src = "0.915">-0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X10Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y13.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y13.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;5&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg&lt;4&gt;1</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_4</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>1.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rsio_01a/rxtx_01a/r_shiftReg_9 (SLICE_X12Y12.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.933</twSlack><twSrc BELType="FF">rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType="FF">rsio_01a/rxtx_01a/r_shiftReg_9</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "1.110" src = "0.915">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>rsio_01a/rxtx_01a/r_state</twSrc><twDest BELType='FF'>rsio_01a/rxtx_01a/r_shiftReg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twSrcClk><twPathDel><twSite>SLICE_X10Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp><twBEL>rsio_01a/rxtx_01a/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y12.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.446</twDelInfo><twComp>rsio_01a/rxtx_01a/r_state</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y12.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>rsio_01a/rxtx_01a/r_shiftReg&lt;9&gt;</twComp><twBEL>rsio_01a/rxtx_01a/w_shiftReg_and00001</twBEL><twBEL>rsio_01a/rxtx_01a/r_shiftReg_9</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">rsio_01a/w_TxClk</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_rsio_01a_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;rsio_01a/i_TxClk/cgate01a/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X11Y13.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICE_X11Y13.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="rsio_01a/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="rsio_01a/rxtx_01a/r_shiftReg_0/SR" locationPin="SLICE_X11Y13.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_xipMCLK = PERIOD &quot;xipMCLK&quot; 50 MHz HIGH 50 %;" ScopeName="">TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.687</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/source_sel (SLICE_X12Y13.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.313</twSlack><twSrc BELType="FF">main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType="FF">main_sequencer/source_sel</twDest><twTotPathDel>3.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType='FF'>main_sequencer/source_sel</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd3</twComp><twBEL>main_sequencer/r_seq_state_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>main_sequencer/r_seq_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>main_sequencer/source_sel</twComp><twBEL>main_sequencer/source_sel</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>1.757</twRouteDel><twTotDel>3.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.449</twSlack><twSrc BELType="FF">main_sequencer/r_seq_state_FSM_FFd3</twSrc><twDest BELType="FF">main_sequencer/source_sel</twDest><twTotPathDel>3.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/r_seq_state_FSM_FFd3</twSrc><twDest BELType='FF'>main_sequencer/source_sel</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd3</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd3</twComp><twBEL>main_sequencer/r_seq_state_FSM_Out01</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>main_sequencer/r_seq_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>main_sequencer/source_sel</twComp><twBEL>main_sequencer/source_sel</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/fetch_kick (SLICE_X24Y10.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.522</twSlack><twSrc BELType="FF">main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType="FF">main_sequencer/fetch_kick</twDest><twTotPathDel>2.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType='FF'>main_sequencer/fetch_kick</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y10.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y10.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>main_sequencer/fetch_kick</twComp><twBEL>main_sequencer/fetch_kick_mux00002</twBEL><twBEL>main_sequencer/fetch_kick_mux0000_f5</twBEL><twBEL>main_sequencer/fetch_kick</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>71.4</twPctLog><twPctRoute>28.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/dump_kick (SLICE_X22Y9.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.547</twSlack><twSrc BELType="FF">main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType="FF">main_sequencer/dump_kick</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>main_sequencer/r_seq_state_FSM_FFd2</twSrc><twDest BELType='FF'>main_sequencer/dump_kick</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp><twBEL>main_sequencer/r_seq_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>main_sequencer/r_seq_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>main_sequencer/dump_kick</twComp><twBEL>main_sequencer/dump_kick_mux00002</twBEL><twBEL>main_sequencer/dump_kick_mux0000_f5</twBEL><twBEL>main_sequencer/dump_kick</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>0.683</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>72.2</twPctLog><twPctRoute>27.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/syncd_fetch_done/ff2_0 (SLICE_X24Y11.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.853</twSlack><twSrc BELType="FF">main_sequencer/syncd_fetch_done/ff1_0</twSrc><twDest BELType="FF">main_sequencer/syncd_fetch_done/ff2_0</twDest><twTotPathDel>0.853</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>main_sequencer/syncd_fetch_done/ff1_0</twSrc><twDest BELType='FF'>main_sequencer/syncd_fetch_done/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>main_sequencer/syncd_fetch_done/ff1&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_fetch_done/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>main_sequencer/syncd_fetch_done/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>main_sequencer/syncd_fetch_done/ff2&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_fetch_done/ff2_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.514</twRouteDel><twTotDel>0.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clk_reset/i_reset_sync/ff2_0 (SLICE_X26Y13.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">clk_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clk_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>0.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clk_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clk_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>clk_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clk_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.534</twDelInfo><twComp>clk_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>clk_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clk_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_sequencer/syncd_dump_done/ff2_0 (SLICE_X20Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">main_sequencer/syncd_dump_done/ff1_0</twSrc><twDest BELType="FF">main_sequencer/syncd_dump_done/ff2_0</twDest><twTotPathDel>0.880</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>main_sequencer/syncd_dump_done/ff1_0</twSrc><twDest BELType='FF'>main_sequencer/syncd_dump_done/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>main_sequencer/syncd_dump_done/ff1&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_dump_done/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>main_sequencer/syncd_dump_done/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>main_sequencer/syncd_dump_done/ff2&lt;0&gt;</twComp><twBEL>main_sequencer/syncd_dump_done/ff2_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">f50_clk</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_xipMCLK = PERIOD TIMEGRP &quot;xipMCLK&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/dump_kick/SR" logResource="main_sequencer/dump_kick/SR" locationPin="SLICE_X22Y9.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/dump_kick/SR" logResource="main_sequencer/dump_kick/SR" locationPin="SLICE_X22Y9.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Trpw" slack="18.274" period="20.000" constraintValue="10.000" deviceLimit="0.863" physResource="main_sequencer/fetch_kick/SR" logResource="main_sequencer/fetch_kick/SR" locationPin="SLICE_X24Y10.SR" clockNet="clk_reset/i_reset_sync/ff2&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sccb_bridge_cgate_sccb1_latched = PERIOD &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP         &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>982</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>313</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.560</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_3 (SLICE_X29Y0.G2), 12 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.440</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_1</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>6.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_1</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X30Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;1&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N7</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N5</twComp><twBEL>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;8&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>3.177</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>6.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.040</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_0</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>5.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_0</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X30Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;1&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N7</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N7</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N5</twComp><twBEL>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;8&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>3.785</twLogDel><twRouteDel>2.175</twRouteDel><twTotDel>5.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.084</twSlack><twSrc BELType="FF">sccb_bridge/r_sccb_next_2</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_3</twDest><twTotPathDel>5.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_sccb_next_2</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X30Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;7&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N7</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N7</twComp><twBEL>sccb_bridge/r_seq_sio_c_mux0000&lt;17&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>N7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>N5</twComp><twBEL>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>sccb_bridge/seq_select_clk_1_seq_select_clk&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;2&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y0.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;8&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;3&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_3</twBEL></twPathDel><twLogDel>3.785</twLogDel><twRouteDel>2.131</twRouteDel><twTotDel>5.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_sccb_next_5 (SLICE_X31Y3.F4), 14 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.564</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_10</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_5</twDest><twTotPathDel>6.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_10</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X39Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;10&gt;</twComp><twBEL>sccb_bridge/r_wait_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;11&gt;</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000031</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_5</twBEL></twPathDel><twLogDel>3.063</twLogDel><twRouteDel>3.373</twRouteDel><twTotDel>6.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.891</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_3</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_5</twDest><twTotPathDel>6.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_3</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X38Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp><twBEL>sccb_bridge/r_wait_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000011</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_5</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>2.989</twRouteDel><twTotDel>6.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.948</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_2</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_5</twDest><twTotPathDel>6.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_2</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X38Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp><twBEL>sccb_bridge/r_wait_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000011</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y3.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;5&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;3&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_5</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>6.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_sccb_next_2 (SLICE_X30Y2.G2), 12 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.611</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_10</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_2</twDest><twTotPathDel>6.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_10</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X39Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;10&gt;</twComp><twBEL>sccb_bridge/r_wait_count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;11&gt;</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000031</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;7&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;6&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twLogDel>2.569</twLogDel><twRouteDel>3.820</twRouteDel><twTotDel>6.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.938</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_3</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_2</twDest><twTotPathDel>6.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_3</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X38Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp><twBEL>sccb_bridge/r_wait_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000011</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;7&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;6&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twLogDel>2.626</twLogDel><twRouteDel>3.436</twRouteDel><twTotDel>6.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.995</twSlack><twSrc BELType="FF">sccb_bridge/r_wait_count_2</twSrc><twDest BELType="FF">sccb_bridge/r_sccb_next_2</twDest><twTotPathDel>6.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_wait_count_2</twSrc><twDest BELType='FF'>sccb_bridge/r_sccb_next_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X38Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;3&gt;</twComp><twBEL>sccb_bridge/r_wait_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>sccb_bridge/r_wait_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq000011</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp><twBEL>sccb_bridge/r_sccb_state_cmp_eq000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>sccb_bridge/r_sccb_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y2.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>sccb_bridge/r_sccb_next&lt;7&gt;</twComp><twBEL>sccb_bridge/r_sccb_next_mux0000&lt;6&gt;</twBEL><twBEL>sccb_bridge/r_sccb_next_2</twBEL></twPathDel><twLogDel>2.626</twLogDel><twRouteDel>3.379</twRouteDel><twTotDel>6.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_oe_6 (SLICE_X25Y0.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_d_oe_5</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_oe_6</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_d_oe_5</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_oe_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X26Y0.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;5&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;7&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;6&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_oe_6</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_17 (SLICE_X29Y7.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_d_16</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_17</twDest><twTotPathDel>0.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_d_16</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X28Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;16&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y7.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d&lt;17&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_mux0000&lt;17&gt;21</twBEL><twBEL>sccb_bridge/r_seq_sio_d_17</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sccb_bridge/r_seq_sio_d_oe_15 (SLICE_X29Y11.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.934</twSlack><twSrc BELType="FF">sccb_bridge/r_seq_sio_d_oe_14</twSrc><twDest BELType="FF">sccb_bridge/r_seq_sio_d_oe_15</twDest><twTotPathDel>0.934</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sccb_bridge/r_seq_sio_d_oe_14</twSrc><twDest BELType='FF'>sccb_bridge/r_seq_sio_d_oe_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twSrcClk><twPathDel><twSite>SLICE_X29Y11.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sccb_bridge/r_seq_sio_d_oe&lt;15&gt;</twComp><twBEL>sccb_bridge/r_seq_sio_d_oe_mux0000&lt;15&gt;1</twBEL><twBEL>sccb_bridge/r_seq_sio_d_oe_15</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">sccb_bridge/w_sccb_gclk</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb1_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb1/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_wait_count&lt;0&gt;/SR" logResource="sccb_bridge/r_wait_count_0/SR" locationPin="SLICE_X39Y4.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="108" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_wait_count&lt;0&gt;/SR" logResource="sccb_bridge/r_wait_count_0/SR" locationPin="SLICE_X39Y4.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/><twPinLimit anchorID="109" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="sccb_bridge/r_seq_sio_d&lt;17&gt;/SR" logResource="sccb_bridge/r_seq_sio_d_17/SR" locationPin="SLICE_X29Y7.SR" clockNet="clk_reset/i_reset_rs/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sccb_bridge_cgate_sccb2_latched = PERIOD &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50 %;" ScopeName="">TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP         &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.514</twMinPer></twConstHead><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_sccb_bridge_cgate_sccb2_latched = PERIOD TIMEGRP
        &quot;sccb_bridge/cgate_sccb2/latched&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tcl" slack="38.486" period="40.000" constraintValue="20.000" deviceLimit="0.757" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/><twPinLimit anchorID="113" type="MINHIGHPULSE" name="Tch" slack="38.486" period="40.000" constraintValue="20.000" deviceLimit="0.757" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tcp" slack="38.486" period="40.000" constraintValue="40.000" deviceLimit="1.514" freqLimit="660.502" physResource="xopCAM_SIO_C/OTCLK1" logResource="sccb_bridge/r_sio_c/CK" locationPin="B10.OTCLK1" clockNet="sccb_bridge/w_sccb_gwclk"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_xipCAM_PCLK = PERIOD &quot;xipCAM_PCLK&quot; 25 MHz HIGH 50%;" ScopeName="">TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>1937</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>434</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.656</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/s0_WD_26 (SLICE_X3Y26.G1), 24 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.344</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_1</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_26</twDest><twTotPathDel>8.654</twTotPathDel><twClkSkew dest = "0.296" src = "0.298">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_1</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp><twBEL>pixel_buffer/s0_Addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;27&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;26&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_26</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>5.169</twRouteDel><twTotDel>8.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.472</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_3</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_26</twDest><twTotPathDel>8.528</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_3</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_26</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp><twBEL>pixel_buffer/s0_Addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.806</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;27&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;26&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_26</twBEL></twPathDel><twLogDel>3.617</twLogDel><twRouteDel>4.911</twRouteDel><twTotDel>8.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.572</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_11</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_26</twDest><twTotPathDel>8.426</twTotPathDel><twClkSkew dest = "0.296" src = "0.298">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_11</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp><twBEL>pixel_buffer/s0_Addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y26.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;27&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;26&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_26</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.941</twRouteDel><twTotDel>8.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/s0_WD_15 (SLICE_X3Y22.F4), 24 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.534</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_1</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_15</twDest><twTotPathDel>8.464</twTotPathDel><twClkSkew dest = "0.436" src = "0.438">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_1</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp><twBEL>pixel_buffer/s0_Addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;15&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;15&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_15</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.979</twRouteDel><twTotDel>8.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.662</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_3</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_15</twDest><twTotPathDel>8.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_3</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp><twBEL>pixel_buffer/s0_Addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.806</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;15&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;15&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_15</twBEL></twPathDel><twLogDel>3.617</twLogDel><twRouteDel>4.721</twRouteDel><twTotDel>8.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.762</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_11</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_15</twDest><twTotPathDel>8.236</twTotPathDel><twClkSkew dest = "0.436" src = "0.438">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_11</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp><twBEL>pixel_buffer/s0_Addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y22.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;15&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;15&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_15</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.751</twRouteDel><twTotDel>8.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/s0_WD_24 (SLICE_X7Y30.G3), 24 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.700</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_1</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_24</twDest><twTotPathDel>8.299</twTotPathDel><twClkSkew dest = "0.297" src = "0.298">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_1</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp><twBEL>pixel_buffer/s0_Addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.064</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;25&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;24&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_24</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.814</twRouteDel><twTotDel>8.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.827</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_3</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_24</twDest><twTotPathDel>8.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_3</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_24</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp><twBEL>pixel_buffer/s0_Addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.806</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;1&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;25&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;24&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_24</twBEL></twPathDel><twLogDel>3.617</twLogDel><twRouteDel>4.556</twRouteDel><twTotDel>8.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.928</twSlack><twSrc BELType="FF">pixel_buffer/s0_Addr_11</twSrc><twDest BELType="FF">pixel_buffer/s0_WD_24</twDest><twTotPathDel>8.071</twTotPathDel><twClkSkew dest = "0.297" src = "0.298">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pixel_buffer/s0_Addr_11</twSrc><twDest BELType='FF'>pixel_buffer/s0_WD_24</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp><twBEL>pixel_buffer/s0_Addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>pixel_buffer/s0_Addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y26.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>xopAddr_17_OBUF</twComp><twBEL>pixel_buffer/r_cap_state_cmp_eq0000_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>pixel_buffer/r_cap_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y27.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>pixel_buffer/s0_WD&lt;7&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>pixel_buffer/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>pixel_buffer/s0_WD&lt;25&gt;</twComp><twBEL>pixel_buffer/s0_WD_mux0000&lt;24&gt;1</twBEL><twBEL>pixel_buffer/s0_WD_24</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.586</twRouteDel><twTotDel>8.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_data_buffer_19 (SLICE_X4Y25.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.815</twSlack><twSrc BELType="FF">pixel_buffer/r_data_buffer_27</twSrc><twDest BELType="FF">pixel_buffer/r_data_buffer_19</twDest><twTotPathDel>0.815</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/r_data_buffer_27</twSrc><twDest BELType='FF'>pixel_buffer/r_data_buffer_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;27&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;19&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_19</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>0.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_data_buffer_23 (SLICE_X7Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.818</twSlack><twSrc BELType="FF">pixel_buffer/r_data_buffer_31</twSrc><twDest BELType="FF">pixel_buffer/r_data_buffer_23</twDest><twTotPathDel>0.818</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/r_data_buffer_31</twSrc><twDest BELType='FF'>pixel_buffer/r_data_buffer_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;31&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.525</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;23&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_23</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>0.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_data_buffer_15 (SLICE_X8Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">pixel_buffer/r_data_buffer_23</twSrc><twDest BELType="FF">pixel_buffer/r_data_buffer_15</twDest><twTotPathDel>0.826</twTotPathDel><twClkSkew dest = "0.298" src = "0.297">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pixel_buffer/r_data_buffer_23</twSrc><twDest BELType='FF'>pixel_buffer/r_data_buffer_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y27.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;23&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.533</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_data_buffer&lt;15&gt;</twComp><twBEL>pixel_buffer/r_data_buffer_15</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>0.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixel_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="140"><twPinLimitBanner>Component Switching Limit Checks: TS_xipCAM_PCLK = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="141" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="pixel_buffer/vsync_cnt&lt;0&gt;/SR" logResource="pixel_buffer/vsync_cnt_0/SR" locationPin="SLICE_X36Y22.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/><twPinLimit anchorID="142" type="MINHIGHPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="pixel_buffer/vsync_cnt&lt;0&gt;/SR" logResource="pixel_buffer/vsync_cnt_0/SR" locationPin="SLICE_X36Y22.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/><twPinLimit anchorID="143" type="MINLOWPULSE" name="Trpw" slack="38.274" period="40.000" constraintValue="20.000" deviceLimit="0.863" physResource="pixel_buffer/vsync_cnt&lt;0&gt;/SR" logResource="pixel_buffer/vsync_cnt_1/SR" locationPin="SLICE_X36Y22.SR" clockNet="clk_reset/i_reset_p/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.559</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_4 (SLICE_X16Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>28.441</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_4</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>30.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>D10.PAD</twSrcSite><twPathDel><twSite>D10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.771</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.771</twRouteDel><twTotDel>3.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_0 (SLICE_X11Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>28.685</twSlack><twSrc BELType="PAD">xipCAM_D&lt;0&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_0</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>30.000</twOff><twOffSrc>xipCAM_D&lt;0&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;0&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>A7.PAD</twSrcSite><twPathDel><twSite>A7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_D&lt;0&gt;</twComp><twBEL>xipCAM_D&lt;0&gt;</twBEL><twBEL>xipCAM_D_0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.527</twDelInfo><twComp>xipCAM_D_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_0</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.527</twRouteDel><twTotDel>3.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_2 (SLICE_X4Y41.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>28.732</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_2</twDest><twClkDel>2.411</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>pixel_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>30.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>B5.PAD</twSrcSite><twPathDel><twSite>B5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.938</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.480</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>2.199</twLogDel><twRouteDel>1.480</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.411</twTotDel><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;CAM_INPUTS&quot; OFFSET = IN 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_VSYNC (SLICE_X36Y47.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twUnconstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twOff>-1.170</twOff><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">pixel_buffer/r_VSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>pixel_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>A13.PAD</twSrcSite><twPathDel><twSite>A13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>pixel_buffer/r_VSYNC</twComp><twBEL>pixel_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>1.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.012</twRouteDel><twTotDel>2.951</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_1 (SLICE_X11Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twUnconstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twOff>-0.916</twOff><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>B6.PAD</twSrcSite><twPathDel><twSite>B6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.767</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.950</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pixel_buffer/r_DATA_pre_5 (SLICE_X16Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twUnconstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twOff>-0.913</twOff><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">pixel_buffer/r_DATA_pre_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>D8.PAD</twSrcSite><twPathDel><twSite>D8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.550</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>pixel_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>pixel_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>2.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>pixel_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>D9.PAD</twSrcSite><twPathDel><twSite>D9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clk_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clk_reset/p_buf</twComp><twBEL>clk_reset/p_buf.GCLKMUX</twBEL><twBEL>clk_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>pixel_clk</twComp></twPathDel><twLogDel>1.939</twLogDel><twRouteDel>1.011</twRouteDel><twTotDel>2.950</twTotDel><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twUnmetConstCnt anchorID="157">0</twUnmetConstCnt><twDataSheet anchorID="158" twNameLen="15"><twSUH2ClkList anchorID="159" twDestWidth="12" twPhaseWidth="9"><twDest>xipCAM_PCLK</twDest><twSUH2Clk ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.415</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.688</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.916</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.268</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.453</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.162</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.537</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.559</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.220</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.692</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.913</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.213</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.497</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.040</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.635</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_HREF</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.093</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_VSYNC</twSrc><twSUHTime twInternalClk ="pixel_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.373</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.170</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="160" twDestWidth="11"><twDest>xipCAM_PCLK</twDest><twClk2SU><twSrc>xipCAM_PCLK</twSrc><twRiseRise>8.656</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="161" twDestWidth="7"><twDest>xipMCLK</twDest><twClk2SU><twSrc>xipMCLK</twSrc><twRiseRise>3.687</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="162"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7303</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2262</twConnCnt></twConstCov><twStats anchorID="163"><twMinPer>8.891</twMinPer><twFootnote number="1" /><twMaxFreq>112.473</twMaxFreq><twMinInBeforeClk>1.559</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>WED 20 MAR 22:9:42 2013 </twTimestamp></twFoot><twClientInfo anchorID="164"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 161 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
