xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 09, 2021 at 18:27:45 CST
xrun
	-64bit
	-gui
	-access r
	adder_32.v
	ALUCU.v
	alu_tb.v
	ALU.v
	and_gate_32.v
	and_gate_n.v
	and_gate.v
	dec_n.v
	full_adder_1bit.v
	full_adder_32bit.v
	Full_adder.v
	mux_32to1.v
	mux_32.v
	mux8_1_1bit.v
	mux8_1_32bit.v
	mux_n.v
	mux.v
	nand_gate_32.v
	nand_gate_n.v
	nand_gate.v
	nor_32bit.v
	nor_gate_32.v
	nor_gate_n.v
	nor_gate.v
	not_gate_32.v
	not_gate_n.v
	not_gate.v
	or_gate_32.v
	or_gate_n.v
	or_gate.v
	sll_32bit.v
	SLT_signed.v
	SLT.v
	SUB_32bit.v
	xnor_gate_32.v
	xnor_gate_n.v
	xnor_gate.v
	xor_gate_32.v
	xor_gate_n.v
	xor_gate.v
file: adder_32.v
	module worklib.adder_32:v
		errors: 0, warnings: 0
file: ALUCU.v
	module worklib.ALUCU:v
		errors: 0, warnings: 0
file: alu_tb.v
	module worklib.alu_tb:v
		errors: 0, warnings: 0
file: ALU.v
	module worklib.ALU:v
		errors: 0, warnings: 0
file: and_gate_32.v
	module worklib.and_gate_32:v
		errors: 0, warnings: 0
file: and_gate_n.v
	module worklib.and_gate_n:v
		errors: 0, warnings: 0
file: and_gate.v
	module worklib.and_gate:v
		errors: 0, warnings: 0
file: dec_n.v
	module worklib.dec_n:v
		errors: 0, warnings: 0
file: full_adder_1bit.v
	module worklib.full_adder_1bit:v
		errors: 0, warnings: 0
file: full_adder_32bit.v
	module worklib.full_adder_32bit:v
		errors: 0, warnings: 0
file: Full_adder.v
	module worklib.Full_adder:v
		errors: 0, warnings: 0
file: mux_32to1.v
	module worklib.mux_32to1:v
		errors: 0, warnings: 0
file: mux_32.v
	module worklib.mux_32:v
		errors: 0, warnings: 0
file: mux8_1_1bit.v
	module worklib.mux8_1_1bit:v
		errors: 0, warnings: 0
file: mux8_1_32bit.v
	module worklib.mux8_1_32bit:v
		errors: 0, warnings: 0
file: mux_n.v
	module worklib.mux_n:v
		errors: 0, warnings: 0
file: mux.v
	module worklib.mux:v
		errors: 0, warnings: 0
file: nand_gate_32.v
	module worklib.nand_gate_32:v
		errors: 0, warnings: 0
file: nand_gate_n.v
	module worklib.nand_gate_n:v
		errors: 0, warnings: 0
file: nand_gate.v
	module worklib.nand_gate:v
		errors: 0, warnings: 0
file: nor_32bit.v
	module worklib.nor_32bit:v
		errors: 0, warnings: 0
file: nor_gate_32.v
	module worklib.nor_gate_32:v
		errors: 0, warnings: 0
file: nor_gate_n.v
	module worklib.nor_gate_n:v
		errors: 0, warnings: 0
file: nor_gate.v
	module worklib.nor_gate:v
		errors: 0, warnings: 0
file: not_gate_32.v
	module worklib.not_gate_32:v
		errors: 0, warnings: 0
file: not_gate_n.v
	module worklib.not_gate_n:v
		errors: 0, warnings: 0
file: not_gate.v
	module worklib.not_gate:v
		errors: 0, warnings: 0
file: or_gate_32.v
	module worklib.or_gate_32:v
		errors: 0, warnings: 0
file: or_gate_n.v
	module worklib.or_gate_n:v
		errors: 0, warnings: 0
file: or_gate.v
	module worklib.or_gate:v
		errors: 0, warnings: 0
file: sll_32bit.v
	module worklib.sll_32bit:v
		errors: 0, warnings: 0
file: SLT_signed.v
	module worklib.SLT_signed:v
		errors: 0, warnings: 0
file: SLT.v
	module worklib.SLT:v
		errors: 0, warnings: 0
file: SUB_32bit.v
	module worklib.SUB_32bit:v
		errors: 0, warnings: 0
file: xnor_gate_32.v
	module worklib.xnor_gate_32:v
		errors: 0, warnings: 0
file: xnor_gate_n.v
	module worklib.xnor_gate_n:v
		errors: 0, warnings: 0
file: xnor_gate.v
	module worklib.xnor_gate:v
		errors: 0, warnings: 0
file: xor_gate_32.v
	module worklib.xor_gate_32:v
		errors: 0, warnings: 0
file: xor_gate_n.v
	module worklib.xor_gate_n:v
		errors: 0, warnings: 0
file: xor_gate.v
	module worklib.xor_gate:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
    alu ALU(A, B, SELECT, CARRY_OUT, OVERFLOW, ZERO_FLAG, RESULT);
          |
xmelab: *E,CUVMUR (./alu_tb.v,15|10): instance 'alu_tb.ALU' of design unit 'alu' is unresolved in 'worklib.alu_tb:v'.
xrun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 09, 2021 at 18:27:45 CST  (total: 00:00:00)
