-- ------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEDecimatorRFSoC2x2\LTE_DOWNS_ip_src_Front_End_FIR_Decimation2
-- Created: 2022-05-25 15:54:08
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- ------------------------------------------------------------
-- 
-- 
-- ------------------------------------------------------------
-- 
-- Module: LTE_DOWNS_ip_src_Front_End_FIR_Decimation2
-- Source Path: /LTE_DOWNS_ip_src_Front_End_FIR_Decimation2
-- 
-- ------------------------------------------------------------
-- 
-- HDL Implementation    : Fully parallel
-- Multipliers           : 216


LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY LTE_DOWNS_ip_src_Front_End_FIR_Decimation2 IS
   PORT( clk                             :   IN    std_logic; 
         enb_1_2_1                       :   IN    std_logic; 
         reset_x                         :   IN    std_logic; 
         LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_re:   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_im:   IN    std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_out_re:   OUT   std_logic_vector(15 DOWNTO 0); -- sfix16_En15
         LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_out_im:   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
         );

END LTE_DOWNS_ip_src_Front_End_FIR_Decimation2;


----------------------------------------------------------------
--Module Architecture: LTE_DOWNS_ip_src_Front_End_FIR_Decimation2
----------------------------------------------------------------
ARCHITECTURE rtl OF LTE_DOWNS_ip_src_Front_End_FIR_Decimation2 IS
  -- Local Functions
  -- Type Definitions
  TYPE input_pipeline_type IS ARRAY (NATURAL range <>) OF signed(15 DOWNTO 0); -- sfix16_En15
  TYPE vector_of_signed16               IS ARRAY (NATURAL RANGE <>) OF signed(15 DOWNTO 0);
  TYPE vector_of_signed32               IS ARRAY (NATURAL RANGE <>) OF signed(31 DOWNTO 0);
  TYPE delay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(36 DOWNTO 0); -- sfix37_En32
  -- Constants
  CONSTANT coeffphase1_1                  : signed(15 DOWNTO 0) := to_signed(68, 16); -- sfix16_En17
  CONSTANT coeffphase1_2                  : signed(15 DOWNTO 0) := to_signed(-168, 16); -- sfix16_En17
  CONSTANT coeffphase1_3                  : signed(15 DOWNTO 0) := to_signed(121, 16); -- sfix16_En17
  CONSTANT coeffphase1_4                  : signed(15 DOWNTO 0) := to_signed(-104, 16); -- sfix16_En17
  CONSTANT coeffphase1_5                  : signed(15 DOWNTO 0) := to_signed(13, 16); -- sfix16_En17
  CONSTANT coeffphase1_6                  : signed(15 DOWNTO 0) := to_signed(164, 16); -- sfix16_En17
  CONSTANT coeffphase1_7                  : signed(15 DOWNTO 0) := to_signed(-434, 16); -- sfix16_En17
  CONSTANT coeffphase1_8                  : signed(15 DOWNTO 0) := to_signed(785, 16); -- sfix16_En17
  CONSTANT coeffphase1_9                  : signed(15 DOWNTO 0) := to_signed(-1184, 16); -- sfix16_En17
  CONSTANT coeffphase1_10                 : signed(15 DOWNTO 0) := to_signed(1572, 16); -- sfix16_En17
  CONSTANT coeffphase1_11                 : signed(15 DOWNTO 0) := to_signed(-1866, 16); -- sfix16_En17
  CONSTANT coeffphase1_12                 : signed(15 DOWNTO 0) := to_signed(1947, 16); -- sfix16_En17
  CONSTANT coeffphase1_13                 : signed(15 DOWNTO 0) := to_signed(-1588, 16); -- sfix16_En17
  CONSTANT coeffphase1_14                 : signed(15 DOWNTO 0) := to_signed(-28, 16); -- sfix16_En17
  CONSTANT coeffphase1_15                 : signed(15 DOWNTO 0) := to_signed(28562, 16); -- sfix16_En17
  CONSTANT coeffphase1_16                 : signed(15 DOWNTO 0) := to_signed(7588, 16); -- sfix16_En17
  CONSTANT coeffphase1_17                 : signed(15 DOWNTO 0) := to_signed(-4654, 16); -- sfix16_En17
  CONSTANT coeffphase1_18                 : signed(15 DOWNTO 0) := to_signed(3311, 16); -- sfix16_En17
  CONSTANT coeffphase1_19                 : signed(15 DOWNTO 0) := to_signed(-2315, 16); -- sfix16_En17
  CONSTANT coeffphase1_20                 : signed(15 DOWNTO 0) := to_signed(1496, 16); -- sfix16_En17
  CONSTANT coeffphase1_21                 : signed(15 DOWNTO 0) := to_signed(-834, 16); -- sfix16_En17
  CONSTANT coeffphase1_22                 : signed(15 DOWNTO 0) := to_signed(334, 16); -- sfix16_En17
  CONSTANT coeffphase1_23                 : signed(15 DOWNTO 0) := to_signed(4, 16); -- sfix16_En17
  CONSTANT coeffphase1_24                 : signed(15 DOWNTO 0) := to_signed(-195, 16); -- sfix16_En17
  CONSTANT coeffphase1_25                 : signed(15 DOWNTO 0) := to_signed(267, 16); -- sfix16_En17
  CONSTANT coeffphase1_26                 : signed(15 DOWNTO 0) := to_signed(-256, 16); -- sfix16_En17
  CONSTANT coeffphase1_27                 : signed(15 DOWNTO 0) := to_signed(195, 16); -- sfix16_En17
  CONSTANT coeffphase1_28                 : signed(15 DOWNTO 0) := to_signed(-170, 16); -- sfix16_En17
  CONSTANT coeffphase1_29                 : signed(15 DOWNTO 0) := to_signed(-9, 16); -- sfix16_En17
  CONSTANT coeffphase2_1                  : signed(15 DOWNTO 0) := to_signed(-9, 16); -- sfix16_En17
  CONSTANT coeffphase2_2                  : signed(15 DOWNTO 0) := to_signed(-170, 16); -- sfix16_En17
  CONSTANT coeffphase2_3                  : signed(15 DOWNTO 0) := to_signed(195, 16); -- sfix16_En17
  CONSTANT coeffphase2_4                  : signed(15 DOWNTO 0) := to_signed(-256, 16); -- sfix16_En17
  CONSTANT coeffphase2_5                  : signed(15 DOWNTO 0) := to_signed(267, 16); -- sfix16_En17
  CONSTANT coeffphase2_6                  : signed(15 DOWNTO 0) := to_signed(-195, 16); -- sfix16_En17
  CONSTANT coeffphase2_7                  : signed(15 DOWNTO 0) := to_signed(4, 16); -- sfix16_En17
  CONSTANT coeffphase2_8                  : signed(15 DOWNTO 0) := to_signed(334, 16); -- sfix16_En17
  CONSTANT coeffphase2_9                  : signed(15 DOWNTO 0) := to_signed(-834, 16); -- sfix16_En17
  CONSTANT coeffphase2_10                 : signed(15 DOWNTO 0) := to_signed(1496, 16); -- sfix16_En17
  CONSTANT coeffphase2_11                 : signed(15 DOWNTO 0) := to_signed(-2315, 16); -- sfix16_En17
  CONSTANT coeffphase2_12                 : signed(15 DOWNTO 0) := to_signed(3311, 16); -- sfix16_En17
  CONSTANT coeffphase2_13                 : signed(15 DOWNTO 0) := to_signed(-4654, 16); -- sfix16_En17
  CONSTANT coeffphase2_14                 : signed(15 DOWNTO 0) := to_signed(7588, 16); -- sfix16_En17
  CONSTANT coeffphase2_15                 : signed(15 DOWNTO 0) := to_signed(28562, 16); -- sfix16_En17
  CONSTANT coeffphase2_16                 : signed(15 DOWNTO 0) := to_signed(-28, 16); -- sfix16_En17
  CONSTANT coeffphase2_17                 : signed(15 DOWNTO 0) := to_signed(-1588, 16); -- sfix16_En17
  CONSTANT coeffphase2_18                 : signed(15 DOWNTO 0) := to_signed(1947, 16); -- sfix16_En17
  CONSTANT coeffphase2_19                 : signed(15 DOWNTO 0) := to_signed(-1866, 16); -- sfix16_En17
  CONSTANT coeffphase2_20                 : signed(15 DOWNTO 0) := to_signed(1572, 16); -- sfix16_En17
  CONSTANT coeffphase2_21                 : signed(15 DOWNTO 0) := to_signed(-1184, 16); -- sfix16_En17
  CONSTANT coeffphase2_22                 : signed(15 DOWNTO 0) := to_signed(785, 16); -- sfix16_En17
  CONSTANT coeffphase2_23                 : signed(15 DOWNTO 0) := to_signed(-434, 16); -- sfix16_En17
  CONSTANT coeffphase2_24                 : signed(15 DOWNTO 0) := to_signed(164, 16); -- sfix16_En17
  CONSTANT coeffphase2_25                 : signed(15 DOWNTO 0) := to_signed(13, 16); -- sfix16_En17
  CONSTANT coeffphase2_26                 : signed(15 DOWNTO 0) := to_signed(-104, 16); -- sfix16_En17
  CONSTANT coeffphase2_27                 : signed(15 DOWNTO 0) := to_signed(121, 16); -- sfix16_En17
  CONSTANT coeffphase2_28                 : signed(15 DOWNTO 0) := to_signed(-168, 16); -- sfix16_En17
  CONSTANT coeffphase2_29                 : signed(15 DOWNTO 0) := to_signed(68, 16); -- sfix16_En17
  CONSTANT coeffphase3_1                  : signed(15 DOWNTO 0) := to_signed(-57, 16); -- sfix16_En17
  CONSTANT coeffphase3_2                  : signed(15 DOWNTO 0) := to_signed(-110, 16); -- sfix16_En17
  CONSTANT coeffphase3_3                  : signed(15 DOWNTO 0) := to_signed(180, 16); -- sfix16_En17
  CONSTANT coeffphase3_4                  : signed(15 DOWNTO 0) := to_signed(-305, 16); -- sfix16_En17
  CONSTANT coeffphase3_5                  : signed(15 DOWNTO 0) := to_signed(429, 16); -- sfix16_En17
  CONSTANT coeffphase3_6                  : signed(15 DOWNTO 0) := to_signed(-513, 16); -- sfix16_En17
  CONSTANT coeffphase3_7                  : signed(15 DOWNTO 0) := to_signed(508, 16); -- sfix16_En17
  CONSTANT coeffphase3_8                  : signed(15 DOWNTO 0) := to_signed(-354, 16); -- sfix16_En17
  CONSTANT coeffphase3_9                  : signed(15 DOWNTO 0) := to_signed(-9, 16); -- sfix16_En17
  CONSTANT coeffphase3_10                 : signed(15 DOWNTO 0) := to_signed(648, 16); -- sfix16_En17
  CONSTANT coeffphase3_11                 : signed(15 DOWNTO 0) := to_signed(-1656, 16); -- sfix16_En17
  CONSTANT coeffphase3_12                 : signed(15 DOWNTO 0) := to_signed(3245, 16); -- sfix16_En17
  CONSTANT coeffphase3_13                 : signed(15 DOWNTO 0) := to_signed(-6177, 16); -- sfix16_En17
  CONSTANT coeffphase3_14                 : signed(15 DOWNTO 0) := to_signed(16373, 16); -- sfix16_En17
  CONSTANT coeffphase3_15                 : signed(15 DOWNTO 0) := to_signed(24072, 16); -- sfix16_En17
  CONSTANT coeffphase3_16                 : signed(15 DOWNTO 0) := to_signed(-4815, 16); -- sfix16_En17
  CONSTANT coeffphase3_17                 : signed(15 DOWNTO 0) := to_signed(1451, 16); -- sfix16_En17
  CONSTANT coeffphase3_18                 : signed(15 DOWNTO 0) := to_signed(-21, 16); -- sfix16_En17
  CONSTANT coeffphase3_19                 : signed(15 DOWNTO 0) := to_signed(-669, 16); -- sfix16_En17
  CONSTANT coeffphase3_20                 : signed(15 DOWNTO 0) := to_signed(947, 16); -- sfix16_En17
  CONSTANT coeffphase3_21                 : signed(15 DOWNTO 0) := to_signed(-967, 16); -- sfix16_En17
  CONSTANT coeffphase3_22                 : signed(15 DOWNTO 0) := to_signed(832, 16); -- sfix16_En17
  CONSTANT coeffphase3_23                 : signed(15 DOWNTO 0) := to_signed(-623, 16); -- sfix16_En17
  CONSTANT coeffphase3_24                 : signed(15 DOWNTO 0) := to_signed(400, 16); -- sfix16_En17
  CONSTANT coeffphase3_25                 : signed(15 DOWNTO 0) := to_signed(-208, 16); -- sfix16_En17
  CONSTANT coeffphase3_26                 : signed(15 DOWNTO 0) := to_signed(67, 16); -- sfix16_En17
  CONSTANT coeffphase3_27                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase3_28                 : signed(15 DOWNTO 0) := to_signed(-120, 16); -- sfix16_En17
  CONSTANT coeffphase3_29                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase4_1                  : signed(15 DOWNTO 0) := to_signed(-120, 16); -- sfix16_En17
  CONSTANT coeffphase4_2                  : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17
  CONSTANT coeffphase4_3                  : signed(15 DOWNTO 0) := to_signed(67, 16); -- sfix16_En17
  CONSTANT coeffphase4_4                  : signed(15 DOWNTO 0) := to_signed(-208, 16); -- sfix16_En17
  CONSTANT coeffphase4_5                  : signed(15 DOWNTO 0) := to_signed(400, 16); -- sfix16_En17
  CONSTANT coeffphase4_6                  : signed(15 DOWNTO 0) := to_signed(-623, 16); -- sfix16_En17
  CONSTANT coeffphase4_7                  : signed(15 DOWNTO 0) := to_signed(832, 16); -- sfix16_En17
  CONSTANT coeffphase4_8                  : signed(15 DOWNTO 0) := to_signed(-967, 16); -- sfix16_En17
  CONSTANT coeffphase4_9                  : signed(15 DOWNTO 0) := to_signed(947, 16); -- sfix16_En17
  CONSTANT coeffphase4_10                 : signed(15 DOWNTO 0) := to_signed(-669, 16); -- sfix16_En17
  CONSTANT coeffphase4_11                 : signed(15 DOWNTO 0) := to_signed(-21, 16); -- sfix16_En17
  CONSTANT coeffphase4_12                 : signed(15 DOWNTO 0) := to_signed(1451, 16); -- sfix16_En17
  CONSTANT coeffphase4_13                 : signed(15 DOWNTO 0) := to_signed(-4815, 16); -- sfix16_En17
  CONSTANT coeffphase4_14                 : signed(15 DOWNTO 0) := to_signed(24072, 16); -- sfix16_En17
  CONSTANT coeffphase4_15                 : signed(15 DOWNTO 0) := to_signed(16373, 16); -- sfix16_En17
  CONSTANT coeffphase4_16                 : signed(15 DOWNTO 0) := to_signed(-6177, 16); -- sfix16_En17
  CONSTANT coeffphase4_17                 : signed(15 DOWNTO 0) := to_signed(3245, 16); -- sfix16_En17
  CONSTANT coeffphase4_18                 : signed(15 DOWNTO 0) := to_signed(-1656, 16); -- sfix16_En17
  CONSTANT coeffphase4_19                 : signed(15 DOWNTO 0) := to_signed(648, 16); -- sfix16_En17
  CONSTANT coeffphase4_20                 : signed(15 DOWNTO 0) := to_signed(-9, 16); -- sfix16_En17
  CONSTANT coeffphase4_21                 : signed(15 DOWNTO 0) := to_signed(-354, 16); -- sfix16_En17
  CONSTANT coeffphase4_22                 : signed(15 DOWNTO 0) := to_signed(508, 16); -- sfix16_En17
  CONSTANT coeffphase4_23                 : signed(15 DOWNTO 0) := to_signed(-513, 16); -- sfix16_En17
  CONSTANT coeffphase4_24                 : signed(15 DOWNTO 0) := to_signed(429, 16); -- sfix16_En17
  CONSTANT coeffphase4_25                 : signed(15 DOWNTO 0) := to_signed(-305, 16); -- sfix16_En17
  CONSTANT coeffphase4_26                 : signed(15 DOWNTO 0) := to_signed(180, 16); -- sfix16_En17
  CONSTANT coeffphase4_27                 : signed(15 DOWNTO 0) := to_signed(-110, 16); -- sfix16_En17
  CONSTANT coeffphase4_28                 : signed(15 DOWNTO 0) := to_signed(-57, 16); -- sfix16_En17
  CONSTANT coeffphase4_29                 : signed(15 DOWNTO 0) := to_signed(0, 16); -- sfix16_En17

  -- Signals
  SIGNAL cur_count                        : unsigned(1 DOWNTO 0); -- ufix2
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL input_mux_re                     : input_pipeline_type(0 TO 2); -- sfix16_En15
  SIGNAL input_mux_im                     : input_pipeline_type(0 TO 2); -- sfix16_En15
  SIGNAL input_pipeline_re                : input_pipeline_type(0 TO 2); -- sfix16_En15
  SIGNAL input_pipeline_im                : input_pipeline_type(0 TO 2); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL product_phase1_1_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_1_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_2_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_2_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_2_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_2_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_2_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_2_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_2_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_2_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_3_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_3_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_4_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_4_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_4_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_4_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_4_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_4_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_5_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_5_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_6_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_6_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_7_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_7_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_7_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_7_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_7_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_7_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_11_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_11_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_18_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_18_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_18_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_18_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_19_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_19_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_19_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_19_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_20_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_20_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_20_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_20_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_21_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_21_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_21_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_21_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_22_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_22_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_22_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_22_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_23_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_23_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL int_delay_pipe_re                : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL int_delay_pipe_im                : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL product_phase1_23_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_23_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL int_delay_pipe_1_re              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL int_delay_pipe_1_im              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL product_phase1_24_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_24_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_24_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_24_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_24_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_24_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_24_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_24_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_25_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_25_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_25_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_25_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_26_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_26_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL int_delay_pipe_2_re              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL int_delay_pipe_2_im              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL product_phase1_26_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_26_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL int_delay_pipe_3_re              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL int_delay_pipe_3_im              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL mulpwr2_temp                     : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL mulpwr2_temp_1                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase1_27_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_27_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_27_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_27_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_27_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_27_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_27_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_27_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_28_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_28_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_28_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_28_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase1_29_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase1_29_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase1_29_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase1_29_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_1_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_1_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_1_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_1_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_2_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_2_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_2_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_2_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_3_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_3_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_2_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_2_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_2_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_2_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_2_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_2_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_3_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_3_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_4_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_4_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_5_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_5_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_4_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_4_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_pipe_re      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_pipe_im      : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL int_delay_pipe_4_re              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL int_delay_pipe_4_im              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL product_phase2_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL int_delay_pipe_5_re              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL int_delay_pipe_5_im              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL mulpwr2_temp_2                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL mulpwr2_temp_3                   : signed(16 DOWNTO 0); -- sfix17_En15
  SIGNAL product_phase2_5_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_5_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_6_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_6_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_7_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_7_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_6_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_6_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_8_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_8_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_9_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_9_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_7_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_7_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_pipe_1_re    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_pipe_1_im    : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL int_delay_pipe_6_re              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL int_delay_pipe_6_im              : vector_of_signed16(0 TO 1); -- sfix16_En15
  SIGNAL product_phase2_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL int_delay_pipe_7_re              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL int_delay_pipe_7_im              : vector_of_signed32(0 TO 1); -- sfix32_En32
  SIGNAL product_phase2_8_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_8_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_10_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_10_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_11_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_11_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_12_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_12_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_13_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_13_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_14_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_14_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_15_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_15_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_16_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_16_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_17_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_17_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_18_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_18_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_19_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_19_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_20_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_20_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_21_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_21_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_22_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_22_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_23_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_23_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_24_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_24_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_25_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_25_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_26_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_26_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_27_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_27_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_28_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_28_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_29_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_29_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_30_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_30_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_31_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_31_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_18_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_18_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_18_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_18_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_32_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_32_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_33_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_33_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_19_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_19_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_19_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_19_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_34_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_34_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_35_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_35_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_20_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_20_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_20_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_20_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_36_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_36_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_37_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_37_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_21_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_21_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_21_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_21_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_38_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_38_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_39_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_39_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_22_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_22_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_22_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_22_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_40_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_40_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_41_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_41_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_23_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_23_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_23_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_23_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_42_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_42_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_43_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_43_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_24_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_24_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_24_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_24_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_44_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_44_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_45_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_45_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_25_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_25_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_25_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_25_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_46_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_46_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_47_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_47_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_26_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_26_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_26_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_26_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_48_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_48_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_49_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_49_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_27_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_27_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_27_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_27_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_50_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_50_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_51_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_51_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_28_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_28_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_28_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_28_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_0_under_pipe_52_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_52_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_53_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_0_under_pipe_53_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase2_29_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase2_29_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase2_29_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase2_29_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_1_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_1_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_1_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_1_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_2_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_2_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_2_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_2_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_3_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_3_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_2_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_2_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_2_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_2_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_2_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_2_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_3_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_3_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_4_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_4_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_5_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_5_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_4_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_4_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_6_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_6_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_7_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_7_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_4_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_4_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_4_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_4_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_5_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_5_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_8_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_8_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_9_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_9_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_10_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_10_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_11_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_11_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_7_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_7_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_12_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_12_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_13_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_13_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_7_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_7_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_7_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_7_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_14_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_14_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_15_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_15_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_16_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_16_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_17_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_17_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_18_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_18_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_19_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_19_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_20_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_20_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_21_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_21_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_22_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_22_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_23_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_23_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_24_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_24_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_25_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_25_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_26_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_26_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_27_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_27_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_28_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_28_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_29_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_29_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_30_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_30_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_31_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_31_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_32_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_32_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_33_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_33_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_34_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_34_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_35_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_35_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_18_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_18_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_18_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_18_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_36_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_36_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_37_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_37_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_19_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_19_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_19_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_19_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_38_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_38_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_39_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_39_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_20_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_20_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_20_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_20_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_40_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_40_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_41_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_41_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_21_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_21_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_21_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_21_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_42_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_42_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_43_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_43_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_22_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_22_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_22_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_22_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_44_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_44_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_45_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_45_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_23_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_23_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_23_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_23_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_46_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_46_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_47_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_47_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_24_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_24_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_24_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_24_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_48_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_48_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_49_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_49_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_25_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_25_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_25_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_25_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_50_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_50_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_51_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_51_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_26_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_26_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_26_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_26_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_1_under_pipe_52_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_52_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_53_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_1_under_pipe_53_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase3_28_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase3_28_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase3_28_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase3_28_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_1_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_1_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_1_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_1_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_1_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_1_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_1_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_1_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_1_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_1_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_3_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_3_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_2_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_2_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_3_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_3_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_3_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_3_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_3_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_3_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_3_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_3_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_4_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_4_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_4_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_4_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_5_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_5_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_4_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_4_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_4_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_4_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_4_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_4_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_5_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_5_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_6_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_6_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_7_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_7_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_5_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_5_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_5_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_5_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_5_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_5_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_6_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_6_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_8_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_8_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_9_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_9_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_6_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_6_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_6_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_6_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_6_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_6_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_7_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_7_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_10_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_10_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_11_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_11_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_7_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_7_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_7_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_7_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_7_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_7_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_8_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_8_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_12_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_12_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_13_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_13_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_8_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_8_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_8_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_8_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_8_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_8_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_9_re              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_9_im              : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_14_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_14_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_15_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_15_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_9_pipe               : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_9_pipe_1             : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_9_re_pipe_re      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_9_re_pipe_im      : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_9_re_pipe_1_re    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_9_re_pipe_1_im    : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_10_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_10_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_16_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_16_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_17_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_17_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_10_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_10_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_10_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_10_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_10_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_10_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_11_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_11_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_18_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_18_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_19_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_19_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_11_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_11_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_11_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_11_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_11_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_11_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_12_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_12_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_20_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_20_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_21_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_21_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_12_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_12_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_12_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_12_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_12_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_12_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_13_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_13_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_22_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_22_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_23_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_23_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_13_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_13_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_13_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_13_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_13_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_13_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_14_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_14_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_24_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_24_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_25_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_25_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_14_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_14_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_14_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_14_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_14_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_14_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_15_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_15_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_26_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_26_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_27_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_27_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_15_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_15_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_15_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_15_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_15_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_15_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_16_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_16_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_28_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_28_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_29_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_29_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_16_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_16_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_16_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_16_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_16_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_16_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_17_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_17_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_30_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_30_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_31_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_31_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_17_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_17_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_17_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_17_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_17_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_17_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_18_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_18_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_32_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_32_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_33_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_33_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_18_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_18_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_18_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_18_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_18_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_18_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_19_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_19_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_34_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_34_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_35_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_35_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_19_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_19_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_19_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_19_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_19_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_19_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_20_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_20_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_36_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_36_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_37_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_37_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_20_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_20_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_20_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_20_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_20_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_20_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_21_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_21_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_38_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_38_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_39_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_39_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_21_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_21_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_21_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_21_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_21_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_21_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_22_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_22_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_40_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_40_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_41_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_41_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_22_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_22_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_22_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_22_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_22_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_22_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_23_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_23_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_42_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_42_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_43_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_43_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_23_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_23_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_23_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_23_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_23_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_23_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_24_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_24_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_44_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_44_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_45_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_45_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_24_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_24_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_24_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_24_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_24_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_24_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_25_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_25_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_46_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_46_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_47_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_47_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_25_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_25_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_25_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_25_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_25_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_25_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_26_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_26_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_48_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_48_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_49_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_49_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_26_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_26_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_26_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_26_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_26_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_26_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_27_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_27_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_50_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_50_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_51_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_51_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_27_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_27_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_27_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_27_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_27_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_27_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_28_re             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_28_im             : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL input_pipeline_re_2_under_pipe_52_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_52_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_53_re : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL input_pipeline_re_2_under_pipe_53_im : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL coeffphase4_28_pipe              : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL coeffphase4_28_pipe_1            : signed(15 DOWNTO 0); -- sfix16_En17
  SIGNAL product_phase4_28_re_pipe_re     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_28_re_pipe_im     : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_28_re_pipe_1_re   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL product_phase4_28_re_pipe_1_im   : signed(31 DOWNTO 0); -- sfix32_En32
  SIGNAL polyadd_1_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_1_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast                         : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_1                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp                         : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_2                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_3                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_1                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_1_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_1_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_4                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_5                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_2                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_6                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_7                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_3                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_1_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_1_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_8                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_9                       : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_4                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_10                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_11                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_5                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_2_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_2_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_12                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_13                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_6                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_14                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_15                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_7                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_2_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_2_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_16                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_17                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_8                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_18                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_19                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_9                       : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_3_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_3_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_20                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_21                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_10                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_22                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_23                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_11                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_3_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_3_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_24                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_25                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_12                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_26                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_27                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_13                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_3_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_3_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_28                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_29                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_14                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_30                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_31                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_15                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_4_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_4_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_32                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_33                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_16                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_34                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_35                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_17                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_4_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_4_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_36                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_37                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_18                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_38                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_39                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_19                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_4_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_4_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_40                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_41                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_20                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_42                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_43                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_21                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_5_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_5_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_44                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_45                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_22                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_46                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_47                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_23                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_5_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_5_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_48                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_49                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_24                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_50                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_51                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_25                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_5_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_5_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_52                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_53                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_26                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_54                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_55                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_27                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_6_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_6_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_56                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_57                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_28                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_58                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_59                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_29                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_6_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_6_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_60                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_61                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_30                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_62                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_63                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_31                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_6_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_6_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_64                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_65                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_32                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_66                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_67                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_33                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_7_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_7_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_68                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_69                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_34                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_70                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_71                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_35                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_7_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_7_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_72                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_73                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_36                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_74                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_75                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_37                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_7_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_7_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_76                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_77                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_38                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_78                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_79                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_39                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_8_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_8_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_80                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_81                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_40                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_82                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_83                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_41                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_8_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_8_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_84                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_85                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_42                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_86                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_87                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_43                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_8_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_8_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_88                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_89                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_44                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_90                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_91                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_45                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_9_re                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_9_im                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_92                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_93                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_46                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_94                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_95                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_47                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_9_1_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_9_1_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_96                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_97                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_48                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_98                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_99                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_49                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_9_2_re                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_9_2_im                   : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_100                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_101                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_50                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_102                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_103                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_51                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_10_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_10_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_104                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_105                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_52                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_106                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_107                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_53                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_10_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_10_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_108                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_109                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_54                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_110                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_111                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_55                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_10_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_10_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_112                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_113                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_56                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_114                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_115                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_57                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_11_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_11_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_116                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_117                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_58                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_118                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_119                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_59                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_11_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_11_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_120                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_121                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_60                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_122                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_123                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_61                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_11_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_11_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_124                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_125                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_62                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_126                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_127                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_63                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_12_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_12_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_128                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_129                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_64                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_130                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_131                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_65                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_12_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_12_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_132                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_133                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_66                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_134                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_135                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_67                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_12_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_12_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_136                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_137                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_68                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_138                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_139                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_69                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_13_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_13_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_140                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_141                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_70                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_142                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_143                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_71                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_13_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_13_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_144                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_145                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_72                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_146                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_147                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_73                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_13_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_13_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_148                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_149                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_74                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_150                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_151                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_75                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_14_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_14_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_152                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_153                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_76                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_154                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_155                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_77                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_14_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_14_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_156                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_157                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_78                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_158                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_159                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_79                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_14_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_14_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_160                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_161                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_80                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_162                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_163                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_81                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_15_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_15_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_164                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_165                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_82                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_166                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_167                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_83                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_15_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_15_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_168                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_169                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_84                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_170                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_171                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_85                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_15_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_15_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_172                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_173                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_86                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_174                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_175                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_87                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_16_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_16_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_176                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_177                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_88                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_178                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_179                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_89                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_16_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_16_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_180                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_181                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_90                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_182                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_183                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_91                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_16_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_16_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_184                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_185                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_92                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_186                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_187                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_93                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_17_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_17_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_188                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_189                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_94                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_190                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_191                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_95                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_17_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_17_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_192                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_193                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_96                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_194                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_195                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_97                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_17_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_17_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_196                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_197                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_98                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_198                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_199                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_99                      : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_18_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_18_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_200                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_201                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_100                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_202                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_203                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_101                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_18_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_18_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_204                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_205                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_102                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_206                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_207                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_103                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_18_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_18_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_208                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_209                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_104                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_210                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_211                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_105                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_19_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_19_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_212                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_213                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_106                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_214                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_215                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_107                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_19_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_19_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_216                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_217                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_108                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_218                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_219                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_109                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_19_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_19_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_220                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_221                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_110                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_222                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_223                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_111                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_20_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_20_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_224                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_225                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_112                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_226                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_227                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_113                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_20_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_20_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_228                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_229                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_114                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_230                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_231                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_115                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_20_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_20_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_232                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_233                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_116                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_234                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_235                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_117                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_21_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_21_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_236                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_237                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_118                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_238                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_239                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_119                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_21_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_21_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_240                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_241                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_120                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_242                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_243                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_121                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_21_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_21_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_244                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_245                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_122                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_246                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_247                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_123                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_22_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_22_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_248                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_249                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_124                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_250                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_251                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_125                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_22_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_22_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_252                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_253                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_126                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_254                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_255                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_127                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_22_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_22_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_256                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_257                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_128                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_258                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_259                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_129                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_23_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_23_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_260                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_261                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_130                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_262                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_263                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_131                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_23_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_23_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_264                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_265                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_132                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_266                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_267                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_133                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_23_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_23_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_268                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_269                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_134                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_270                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_271                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_135                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_24_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_24_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_272                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_273                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_136                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_274                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_275                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_137                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_24_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_24_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_276                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_277                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_138                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_278                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_279                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_139                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_24_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_24_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_280                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_281                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_140                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_282                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_283                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_141                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_25_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_25_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_284                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_285                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_142                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_286                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_287                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_143                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_25_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_25_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_288                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_289                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_144                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_290                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_291                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_145                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_25_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_25_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_292                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_293                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_146                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_294                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_295                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_147                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_26_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_26_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_296                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_297                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_148                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_298                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_299                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_149                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_26_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_26_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_300                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_301                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_150                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_302                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_303                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_151                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_26_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_26_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_304                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_305                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_152                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_306                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_307                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_153                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_27_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_27_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_308                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_309                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_154                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_310                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_311                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_155                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_27_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_27_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_312                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_313                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_156                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_314                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_315                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_157                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_28_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_28_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_316                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_317                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_158                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_318                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_319                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_159                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_28_1_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_28_1_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_320                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_321                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_160                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_322                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_323                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_161                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_28_2_re                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_28_2_im                  : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_324                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_325                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_162                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_326                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_327                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_163                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL polyadd_29_re                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL polyadd_29_im                    : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_328                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_329                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_164                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_330                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_331                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_165                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL delay_pipeline_re                : delay_pipeline_type(0 TO 27); -- sfix37_En32
  SIGNAL delay_pipeline_im                : delay_pipeline_type(0 TO 27); -- sfix37_En32
  SIGNAL sumvector_re                     : delay_pipeline_type(0 TO 27); -- sfix37_En32
  SIGNAL sumvector_im                     : delay_pipeline_type(0 TO 27); -- sfix37_En32
  SIGNAL finalsum_re                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL finalsum_im                      : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_332                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_333                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_166                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_334                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_335                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_167                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_336                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_337                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_168                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_338                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_339                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_169                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_340                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_341                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_170                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_342                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_343                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_171                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_344                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_345                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_172                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_346                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_347                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_173                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_348                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_349                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_174                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_350                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_351                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_175                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_352                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_353                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_176                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_354                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_355                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_177                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_356                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_357                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_178                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_358                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_359                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_179                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_360                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_361                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_180                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_362                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_363                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_181                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_364                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_365                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_182                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_366                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_367                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_183                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_368                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_369                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_184                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_370                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_371                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_185                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_372                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_373                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_186                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_374                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_375                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_187                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_376                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_377                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_188                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_378                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_379                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_189                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_380                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_381                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_190                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_382                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_383                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_191                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_384                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_385                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_192                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_386                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_387                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_193                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_388                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_389                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_194                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_390                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_391                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_195                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_392                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_393                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_196                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_394                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_395                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_197                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_396                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_397                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_198                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_398                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_399                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_199                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_400                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_401                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_200                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_402                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_403                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_201                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_404                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_405                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_202                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_406                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_407                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_203                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_408                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_409                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_204                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_410                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_411                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_205                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_412                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_413                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_206                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_414                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_415                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_207                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_416                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_417                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_208                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_418                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_419                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_209                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_420                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_421                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_210                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_422                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_423                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_211                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_424                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_425                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_212                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_426                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_427                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_213                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_428                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_429                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_214                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_430                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_431                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_215                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_432                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_433                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_216                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_434                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_435                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_217                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_436                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_437                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_218                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_438                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_439                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_219                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_440                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_441                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_220                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL add_cast_442                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_cast_443                     : signed(36 DOWNTO 0); -- sfix37_En32
  SIGNAL add_temp_221                     : signed(37 DOWNTO 0); -- sfix38_En32
  SIGNAL output_typeconvert_re            : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL output_typeconvert_im            : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL regout_re                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL regout_im                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL muxout_re                        : signed(15 DOWNTO 0); -- sfix16_En15
  SIGNAL muxout_im                        : signed(15 DOWNTO 0); -- sfix16_En15


BEGIN

  -- Block Statements
  ce_output : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        cur_count <= to_unsigned(0, 2);
      ELSIF enb_1_2_1 = '1' THEN
        IF cur_count >= to_unsigned(3, 2) THEN
          cur_count <= to_unsigned(0, 2);
        ELSE
          cur_count <= cur_count + to_unsigned(1, 2);
        END IF;
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_0 <= '1' WHEN cur_count = to_unsigned(0, 2) AND enb_1_2_1 = '1' ELSE '0';

  --   ---------------- Input Registers ----------------

  input_mux_re(0) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_re) WHEN ( cur_count = to_unsigned(3, 2) ) ELSE
                     input_pipeline_re(0);
  input_mux_im(0) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_im) WHEN ( cur_count = to_unsigned(3, 2) ) ELSE
                     input_pipeline_im(0);
  input_mux_re(1) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_re) WHEN ( cur_count = to_unsigned(2, 2) ) ELSE
                     input_pipeline_re(1);
  input_mux_im(1) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_im) WHEN ( cur_count = to_unsigned(2, 2) ) ELSE
                     input_pipeline_im(1);
  input_mux_re(2) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_re) WHEN ( cur_count = to_unsigned(1, 2) ) ELSE
                     input_pipeline_re(2);
  input_mux_im(2) <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_im) WHEN ( cur_count = to_unsigned(1, 2) ) ELSE
                     input_pipeline_im(2);
  input_pipeline_process3 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re <= (OTHERS => (OTHERS => '0'));
        input_pipeline_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re(0 TO 2) <= input_mux_re(0 TO 2);
        input_pipeline_im(0 TO 2) <= input_mux_im(0 TO 2);
      END IF;
    END IF; 
  END PROCESS input_pipeline_process3;

  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_re);
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im <= signed(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_im);

  temp_process35 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_im <= (OTHERS => '0');
        coeffphase1_1_pipe <= (OTHERS => '0');
        coeffphase1_1_pipe_1 <= (OTHERS => '0');
        product_phase1_1_re_pipe_re <= (OTHERS => '0');
        product_phase1_1_re_pipe_im <= (OTHERS => '0');
        product_phase1_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_im;
        coeffphase1_1_pipe <= coeffphase1_1;
        coeffphase1_1_pipe_1 <= coeffphase1_1_pipe;

        product_phase1_1_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_re * coeffphase1_1_pipe_1;
        product_phase1_1_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_1_im * coeffphase1_1_pipe_1;

        product_phase1_1_re_pipe_1_re <= product_phase1_1_re_pipe_re;
        product_phase1_1_re_pipe_1_im <= product_phase1_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process35;

  product_phase1_1_re <= product_phase1_1_re_pipe_1_re;
  product_phase1_1_im <= product_phase1_1_re_pipe_1_im;

  temp_process36 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_im <= (OTHERS => '0');
        coeffphase1_2_pipe <= (OTHERS => '0');
        coeffphase1_2_pipe_1 <= (OTHERS => '0');
        product_phase1_2_re_pipe_re <= (OTHERS => '0');
        product_phase1_2_re_pipe_im <= (OTHERS => '0');
        product_phase1_2_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_2_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_2_im;
        coeffphase1_2_pipe <= coeffphase1_2;
        coeffphase1_2_pipe_1 <= coeffphase1_2_pipe;

        product_phase1_2_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_re * coeffphase1_2_pipe_1;
        product_phase1_2_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_3_im * coeffphase1_2_pipe_1;

        product_phase1_2_re_pipe_1_re <= product_phase1_2_re_pipe_re;
        product_phase1_2_re_pipe_1_im <= product_phase1_2_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process36;

  product_phase1_2_re <= product_phase1_2_re_pipe_1_re;
  product_phase1_2_im <= product_phase1_2_re_pipe_1_im;

  temp_process37 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_im <= (OTHERS => '0');
        coeffphase1_3_pipe <= (OTHERS => '0');
        coeffphase1_3_pipe_1 <= (OTHERS => '0');
        product_phase1_3_re_pipe_re <= (OTHERS => '0');
        product_phase1_3_re_pipe_im <= (OTHERS => '0');
        product_phase1_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_4_im;
        coeffphase1_3_pipe <= coeffphase1_3;
        coeffphase1_3_pipe_1 <= coeffphase1_3_pipe;

        product_phase1_3_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_re * coeffphase1_3_pipe_1;
        product_phase1_3_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_5_im * coeffphase1_3_pipe_1;

        product_phase1_3_re_pipe_1_re <= product_phase1_3_re_pipe_re;
        product_phase1_3_re_pipe_1_im <= product_phase1_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process37;

  product_phase1_3_re <= product_phase1_3_re_pipe_1_re;
  product_phase1_3_im <= product_phase1_3_re_pipe_1_im;

  temp_process38 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_im <= (OTHERS => '0');
        coeffphase1_4_pipe <= (OTHERS => '0');
        coeffphase1_4_pipe_1 <= (OTHERS => '0');
        product_phase1_4_re_pipe_re <= (OTHERS => '0');
        product_phase1_4_re_pipe_im <= (OTHERS => '0');
        product_phase1_4_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_4_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_6_im;
        coeffphase1_4_pipe <= coeffphase1_4;
        coeffphase1_4_pipe_1 <= coeffphase1_4_pipe;

        product_phase1_4_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_re * coeffphase1_4_pipe_1;
        product_phase1_4_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_7_im * coeffphase1_4_pipe_1;

        product_phase1_4_re_pipe_1_re <= product_phase1_4_re_pipe_re;
        product_phase1_4_re_pipe_1_im <= product_phase1_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process38;

  product_phase1_4_re <= product_phase1_4_re_pipe_1_re;
  product_phase1_4_im <= product_phase1_4_re_pipe_1_im;

  temp_process39 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_im <= (OTHERS => '0');
        coeffphase1_5_pipe <= (OTHERS => '0');
        coeffphase1_5_pipe_1 <= (OTHERS => '0');
        product_phase1_5_re_pipe_re <= (OTHERS => '0');
        product_phase1_5_re_pipe_im <= (OTHERS => '0');
        product_phase1_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_8_im;
        coeffphase1_5_pipe <= coeffphase1_5;
        coeffphase1_5_pipe_1 <= coeffphase1_5_pipe;

        product_phase1_5_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_re * coeffphase1_5_pipe_1;
        product_phase1_5_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_9_im * coeffphase1_5_pipe_1;

        product_phase1_5_re_pipe_1_re <= product_phase1_5_re_pipe_re;
        product_phase1_5_re_pipe_1_im <= product_phase1_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process39;

  product_phase1_5_re <= product_phase1_5_re_pipe_1_re;
  product_phase1_5_im <= product_phase1_5_re_pipe_1_im;

  temp_process40 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_im <= (OTHERS => '0');
        coeffphase1_6_pipe <= (OTHERS => '0');
        coeffphase1_6_pipe_1 <= (OTHERS => '0');
        product_phase1_6_re_pipe_re <= (OTHERS => '0');
        product_phase1_6_re_pipe_im <= (OTHERS => '0');
        product_phase1_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_10_im;
        coeffphase1_6_pipe <= coeffphase1_6;
        coeffphase1_6_pipe_1 <= coeffphase1_6_pipe;

        product_phase1_6_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_re * coeffphase1_6_pipe_1;
        product_phase1_6_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_11_im * coeffphase1_6_pipe_1;

        product_phase1_6_re_pipe_1_re <= product_phase1_6_re_pipe_re;
        product_phase1_6_re_pipe_1_im <= product_phase1_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process40;

  product_phase1_6_re <= product_phase1_6_re_pipe_1_re;
  product_phase1_6_im <= product_phase1_6_re_pipe_1_im;

  temp_process41 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_im <= (OTHERS => '0');
        coeffphase1_7_pipe <= (OTHERS => '0');
        coeffphase1_7_pipe_1 <= (OTHERS => '0');
        product_phase1_7_re_pipe_re <= (OTHERS => '0');
        product_phase1_7_re_pipe_im <= (OTHERS => '0');
        product_phase1_7_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_7_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_12_im;
        coeffphase1_7_pipe <= coeffphase1_7;
        coeffphase1_7_pipe_1 <= coeffphase1_7_pipe;

        product_phase1_7_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_re * coeffphase1_7_pipe_1;
        product_phase1_7_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_13_im * coeffphase1_7_pipe_1;

        product_phase1_7_re_pipe_1_re <= product_phase1_7_re_pipe_re;
        product_phase1_7_re_pipe_1_im <= product_phase1_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process41;

  product_phase1_7_re <= product_phase1_7_re_pipe_1_re;
  product_phase1_7_im <= product_phase1_7_re_pipe_1_im;

  temp_process42 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_im <= (OTHERS => '0');
        coeffphase1_8_pipe <= (OTHERS => '0');
        coeffphase1_8_pipe_1 <= (OTHERS => '0');
        product_phase1_8_re_pipe_re <= (OTHERS => '0');
        product_phase1_8_re_pipe_im <= (OTHERS => '0');
        product_phase1_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_14_im;
        coeffphase1_8_pipe <= coeffphase1_8;
        coeffphase1_8_pipe_1 <= coeffphase1_8_pipe;

        product_phase1_8_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_re * coeffphase1_8_pipe_1;
        product_phase1_8_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_15_im * coeffphase1_8_pipe_1;

        product_phase1_8_re_pipe_1_re <= product_phase1_8_re_pipe_re;
        product_phase1_8_re_pipe_1_im <= product_phase1_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process42;

  product_phase1_8_re <= product_phase1_8_re_pipe_1_re;
  product_phase1_8_im <= product_phase1_8_re_pipe_1_im;

  temp_process43 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_im <= (OTHERS => '0');
        coeffphase1_9_pipe <= (OTHERS => '0');
        coeffphase1_9_pipe_1 <= (OTHERS => '0');
        product_phase1_9_re_pipe_re <= (OTHERS => '0');
        product_phase1_9_re_pipe_im <= (OTHERS => '0');
        product_phase1_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_16_im;
        coeffphase1_9_pipe <= coeffphase1_9;
        coeffphase1_9_pipe_1 <= coeffphase1_9_pipe;

        product_phase1_9_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_re * coeffphase1_9_pipe_1;
        product_phase1_9_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_17_im * coeffphase1_9_pipe_1;

        product_phase1_9_re_pipe_1_re <= product_phase1_9_re_pipe_re;
        product_phase1_9_re_pipe_1_im <= product_phase1_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process43;

  product_phase1_9_re <= product_phase1_9_re_pipe_1_re;
  product_phase1_9_im <= product_phase1_9_re_pipe_1_im;

  temp_process44 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_im <= (OTHERS => '0');
        coeffphase1_10_pipe <= (OTHERS => '0');
        coeffphase1_10_pipe_1 <= (OTHERS => '0');
        product_phase1_10_re_pipe_re <= (OTHERS => '0');
        product_phase1_10_re_pipe_im <= (OTHERS => '0');
        product_phase1_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_18_im;
        coeffphase1_10_pipe <= coeffphase1_10;
        coeffphase1_10_pipe_1 <= coeffphase1_10_pipe;

        product_phase1_10_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_re * coeffphase1_10_pipe_1;
        product_phase1_10_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_19_im * coeffphase1_10_pipe_1;

        product_phase1_10_re_pipe_1_re <= product_phase1_10_re_pipe_re;
        product_phase1_10_re_pipe_1_im <= product_phase1_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process44;

  product_phase1_10_re <= product_phase1_10_re_pipe_1_re;
  product_phase1_10_im <= product_phase1_10_re_pipe_1_im;

  temp_process45 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_im <= (OTHERS => '0');
        coeffphase1_11_pipe <= (OTHERS => '0');
        coeffphase1_11_pipe_1 <= (OTHERS => '0');
        product_phase1_11_re_pipe_re <= (OTHERS => '0');
        product_phase1_11_re_pipe_im <= (OTHERS => '0');
        product_phase1_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_20_im;
        coeffphase1_11_pipe <= coeffphase1_11;
        coeffphase1_11_pipe_1 <= coeffphase1_11_pipe;

        product_phase1_11_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_re * coeffphase1_11_pipe_1;
        product_phase1_11_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_21_im * coeffphase1_11_pipe_1;

        product_phase1_11_re_pipe_1_re <= product_phase1_11_re_pipe_re;
        product_phase1_11_re_pipe_1_im <= product_phase1_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process45;

  product_phase1_11_re <= product_phase1_11_re_pipe_1_re;
  product_phase1_11_im <= product_phase1_11_re_pipe_1_im;

  temp_process46 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_im <= (OTHERS => '0');
        coeffphase1_12_pipe <= (OTHERS => '0');
        coeffphase1_12_pipe_1 <= (OTHERS => '0');
        product_phase1_12_re_pipe_re <= (OTHERS => '0');
        product_phase1_12_re_pipe_im <= (OTHERS => '0');
        product_phase1_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_22_im;
        coeffphase1_12_pipe <= coeffphase1_12;
        coeffphase1_12_pipe_1 <= coeffphase1_12_pipe;

        product_phase1_12_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_re * coeffphase1_12_pipe_1;
        product_phase1_12_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_23_im * coeffphase1_12_pipe_1;

        product_phase1_12_re_pipe_1_re <= product_phase1_12_re_pipe_re;
        product_phase1_12_re_pipe_1_im <= product_phase1_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process46;

  product_phase1_12_re <= product_phase1_12_re_pipe_1_re;
  product_phase1_12_im <= product_phase1_12_re_pipe_1_im;

  temp_process47 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_im <= (OTHERS => '0');
        coeffphase1_13_pipe <= (OTHERS => '0');
        coeffphase1_13_pipe_1 <= (OTHERS => '0');
        product_phase1_13_re_pipe_re <= (OTHERS => '0');
        product_phase1_13_re_pipe_im <= (OTHERS => '0');
        product_phase1_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_24_im;
        coeffphase1_13_pipe <= coeffphase1_13;
        coeffphase1_13_pipe_1 <= coeffphase1_13_pipe;

        product_phase1_13_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_re * coeffphase1_13_pipe_1;
        product_phase1_13_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_25_im * coeffphase1_13_pipe_1;

        product_phase1_13_re_pipe_1_re <= product_phase1_13_re_pipe_re;
        product_phase1_13_re_pipe_1_im <= product_phase1_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process47;

  product_phase1_13_re <= product_phase1_13_re_pipe_1_re;
  product_phase1_13_im <= product_phase1_13_re_pipe_1_im;

  temp_process48 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_im <= (OTHERS => '0');
        coeffphase1_14_pipe <= (OTHERS => '0');
        coeffphase1_14_pipe_1 <= (OTHERS => '0');
        product_phase1_14_re_pipe_re <= (OTHERS => '0');
        product_phase1_14_re_pipe_im <= (OTHERS => '0');
        product_phase1_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_26_im;
        coeffphase1_14_pipe <= coeffphase1_14;
        coeffphase1_14_pipe_1 <= coeffphase1_14_pipe;

        product_phase1_14_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_re * coeffphase1_14_pipe_1;
        product_phase1_14_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_27_im * coeffphase1_14_pipe_1;

        product_phase1_14_re_pipe_1_re <= product_phase1_14_re_pipe_re;
        product_phase1_14_re_pipe_1_im <= product_phase1_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process48;

  product_phase1_14_re <= product_phase1_14_re_pipe_1_re;
  product_phase1_14_im <= product_phase1_14_re_pipe_1_im;

  temp_process49 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_im <= (OTHERS => '0');
        coeffphase1_15_pipe <= (OTHERS => '0');
        coeffphase1_15_pipe_1 <= (OTHERS => '0');
        product_phase1_15_re_pipe_re <= (OTHERS => '0');
        product_phase1_15_re_pipe_im <= (OTHERS => '0');
        product_phase1_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_28_im;
        coeffphase1_15_pipe <= coeffphase1_15;
        coeffphase1_15_pipe_1 <= coeffphase1_15_pipe;

        product_phase1_15_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_re * coeffphase1_15_pipe_1;
        product_phase1_15_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_29_im * coeffphase1_15_pipe_1;

        product_phase1_15_re_pipe_1_re <= product_phase1_15_re_pipe_re;
        product_phase1_15_re_pipe_1_im <= product_phase1_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process49;

  product_phase1_15_re <= product_phase1_15_re_pipe_1_re;
  product_phase1_15_im <= product_phase1_15_re_pipe_1_im;

  temp_process50 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_im <= (OTHERS => '0');
        coeffphase1_16_pipe <= (OTHERS => '0');
        coeffphase1_16_pipe_1 <= (OTHERS => '0');
        product_phase1_16_re_pipe_re <= (OTHERS => '0');
        product_phase1_16_re_pipe_im <= (OTHERS => '0');
        product_phase1_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_30_im;
        coeffphase1_16_pipe <= coeffphase1_16;
        coeffphase1_16_pipe_1 <= coeffphase1_16_pipe;

        product_phase1_16_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_re * coeffphase1_16_pipe_1;
        product_phase1_16_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_31_im * coeffphase1_16_pipe_1;

        product_phase1_16_re_pipe_1_re <= product_phase1_16_re_pipe_re;
        product_phase1_16_re_pipe_1_im <= product_phase1_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process50;

  product_phase1_16_re <= product_phase1_16_re_pipe_1_re;
  product_phase1_16_im <= product_phase1_16_re_pipe_1_im;

  temp_process51 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_im <= (OTHERS => '0');
        coeffphase1_17_pipe <= (OTHERS => '0');
        coeffphase1_17_pipe_1 <= (OTHERS => '0');
        product_phase1_17_re_pipe_re <= (OTHERS => '0');
        product_phase1_17_re_pipe_im <= (OTHERS => '0');
        product_phase1_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_32_im;
        coeffphase1_17_pipe <= coeffphase1_17;
        coeffphase1_17_pipe_1 <= coeffphase1_17_pipe;

        product_phase1_17_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_re * coeffphase1_17_pipe_1;
        product_phase1_17_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_33_im * coeffphase1_17_pipe_1;

        product_phase1_17_re_pipe_1_re <= product_phase1_17_re_pipe_re;
        product_phase1_17_re_pipe_1_im <= product_phase1_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process51;

  product_phase1_17_re <= product_phase1_17_re_pipe_1_re;
  product_phase1_17_im <= product_phase1_17_re_pipe_1_im;

  temp_process52 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_im <= (OTHERS => '0');
        coeffphase1_18_pipe <= (OTHERS => '0');
        coeffphase1_18_pipe_1 <= (OTHERS => '0');
        product_phase1_18_re_pipe_re <= (OTHERS => '0');
        product_phase1_18_re_pipe_im <= (OTHERS => '0');
        product_phase1_18_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_18_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_34_im;
        coeffphase1_18_pipe <= coeffphase1_18;
        coeffphase1_18_pipe_1 <= coeffphase1_18_pipe;

        product_phase1_18_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_re * coeffphase1_18_pipe_1;
        product_phase1_18_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_35_im * coeffphase1_18_pipe_1;

        product_phase1_18_re_pipe_1_re <= product_phase1_18_re_pipe_re;
        product_phase1_18_re_pipe_1_im <= product_phase1_18_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process52;

  product_phase1_18_re <= product_phase1_18_re_pipe_1_re;
  product_phase1_18_im <= product_phase1_18_re_pipe_1_im;

  temp_process53 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_im <= (OTHERS => '0');
        coeffphase1_19_pipe <= (OTHERS => '0');
        coeffphase1_19_pipe_1 <= (OTHERS => '0');
        product_phase1_19_re_pipe_re <= (OTHERS => '0');
        product_phase1_19_re_pipe_im <= (OTHERS => '0');
        product_phase1_19_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_19_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_36_im;
        coeffphase1_19_pipe <= coeffphase1_19;
        coeffphase1_19_pipe_1 <= coeffphase1_19_pipe;

        product_phase1_19_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_re * coeffphase1_19_pipe_1;
        product_phase1_19_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_37_im * coeffphase1_19_pipe_1;

        product_phase1_19_re_pipe_1_re <= product_phase1_19_re_pipe_re;
        product_phase1_19_re_pipe_1_im <= product_phase1_19_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process53;

  product_phase1_19_re <= product_phase1_19_re_pipe_1_re;
  product_phase1_19_im <= product_phase1_19_re_pipe_1_im;

  temp_process54 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_im <= (OTHERS => '0');
        coeffphase1_20_pipe <= (OTHERS => '0');
        coeffphase1_20_pipe_1 <= (OTHERS => '0');
        product_phase1_20_re_pipe_re <= (OTHERS => '0');
        product_phase1_20_re_pipe_im <= (OTHERS => '0');
        product_phase1_20_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_20_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_38_im;
        coeffphase1_20_pipe <= coeffphase1_20;
        coeffphase1_20_pipe_1 <= coeffphase1_20_pipe;

        product_phase1_20_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_re * coeffphase1_20_pipe_1;
        product_phase1_20_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_39_im * coeffphase1_20_pipe_1;

        product_phase1_20_re_pipe_1_re <= product_phase1_20_re_pipe_re;
        product_phase1_20_re_pipe_1_im <= product_phase1_20_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process54;

  product_phase1_20_re <= product_phase1_20_re_pipe_1_re;
  product_phase1_20_im <= product_phase1_20_re_pipe_1_im;

  temp_process55 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_im <= (OTHERS => '0');
        coeffphase1_21_pipe <= (OTHERS => '0');
        coeffphase1_21_pipe_1 <= (OTHERS => '0');
        product_phase1_21_re_pipe_re <= (OTHERS => '0');
        product_phase1_21_re_pipe_im <= (OTHERS => '0');
        product_phase1_21_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_21_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_40_im;
        coeffphase1_21_pipe <= coeffphase1_21;
        coeffphase1_21_pipe_1 <= coeffphase1_21_pipe;

        product_phase1_21_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_re * coeffphase1_21_pipe_1;
        product_phase1_21_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_41_im * coeffphase1_21_pipe_1;

        product_phase1_21_re_pipe_1_re <= product_phase1_21_re_pipe_re;
        product_phase1_21_re_pipe_1_im <= product_phase1_21_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process55;

  product_phase1_21_re <= product_phase1_21_re_pipe_1_re;
  product_phase1_21_im <= product_phase1_21_re_pipe_1_im;

  temp_process56 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_im <= (OTHERS => '0');
        coeffphase1_22_pipe <= (OTHERS => '0');
        coeffphase1_22_pipe_1 <= (OTHERS => '0');
        product_phase1_22_re_pipe_re <= (OTHERS => '0');
        product_phase1_22_re_pipe_im <= (OTHERS => '0');
        product_phase1_22_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_22_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_42_im;
        coeffphase1_22_pipe <= coeffphase1_22;
        coeffphase1_22_pipe_1 <= coeffphase1_22_pipe;

        product_phase1_22_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_re * coeffphase1_22_pipe_1;
        product_phase1_22_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_43_im * coeffphase1_22_pipe_1;

        product_phase1_22_re_pipe_1_re <= product_phase1_22_re_pipe_re;
        product_phase1_22_re_pipe_1_im <= product_phase1_22_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process56;

  product_phase1_22_re <= product_phase1_22_re_pipe_1_re;
  product_phase1_22_im <= product_phase1_22_re_pipe_1_im;

  temp_process57 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_re(1) <= int_delay_pipe_re(0);
        int_delay_pipe_im(1) <= int_delay_pipe_im(0);
        int_delay_pipe_re(0) <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        int_delay_pipe_im(0) <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
      END IF;
    END IF;
  END PROCESS temp_process57;
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_re <= int_delay_pipe_re(1);
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_im <= int_delay_pipe_im(1);

  temp_process58 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_1_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_1_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_1_re(1) <= int_delay_pipe_1_re(0);
        int_delay_pipe_1_im(1) <= int_delay_pipe_1_im(0);
        int_delay_pipe_1_re(0) <= product_phase1_23_re_pipe_re;
        int_delay_pipe_1_im(0) <= product_phase1_23_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process58;
  product_phase1_23_re <= int_delay_pipe_1_re(1);
  product_phase1_23_im <= int_delay_pipe_1_im(1);

  product_phase1_23_re_pipe_re <= resize(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_re(15 DOWNTO 0) & '0' & '0', 32);

  product_phase1_23_re_pipe_im <= resize(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_44_im(15 DOWNTO 0) & '0' & '0', 32);

  temp_process59 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_im <= (OTHERS => '0');
        coeffphase1_24_pipe <= (OTHERS => '0');
        coeffphase1_24_pipe_1 <= (OTHERS => '0');
        product_phase1_24_re_pipe_re <= (OTHERS => '0');
        product_phase1_24_re_pipe_im <= (OTHERS => '0');
        product_phase1_24_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_24_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_45_im;
        coeffphase1_24_pipe <= coeffphase1_24;
        coeffphase1_24_pipe_1 <= coeffphase1_24_pipe;

        product_phase1_24_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_re * coeffphase1_24_pipe_1;
        product_phase1_24_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_46_im * coeffphase1_24_pipe_1;

        product_phase1_24_re_pipe_1_re <= product_phase1_24_re_pipe_re;
        product_phase1_24_re_pipe_1_im <= product_phase1_24_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process59;

  product_phase1_24_re <= product_phase1_24_re_pipe_1_re;
  product_phase1_24_im <= product_phase1_24_re_pipe_1_im;

  temp_process60 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_im <= (OTHERS => '0');
        coeffphase1_25_pipe <= (OTHERS => '0');
        coeffphase1_25_pipe_1 <= (OTHERS => '0');
        product_phase1_25_re_pipe_re <= (OTHERS => '0');
        product_phase1_25_re_pipe_im <= (OTHERS => '0');
        product_phase1_25_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_25_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_47_im;
        coeffphase1_25_pipe <= coeffphase1_25;
        coeffphase1_25_pipe_1 <= coeffphase1_25_pipe;

        product_phase1_25_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_re * coeffphase1_25_pipe_1;
        product_phase1_25_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_48_im * coeffphase1_25_pipe_1;

        product_phase1_25_re_pipe_1_re <= product_phase1_25_re_pipe_re;
        product_phase1_25_re_pipe_1_im <= product_phase1_25_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process60;

  product_phase1_25_re <= product_phase1_25_re_pipe_1_re;
  product_phase1_25_im <= product_phase1_25_re_pipe_1_im;

  temp_process61 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_2_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_2_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_2_re(1) <= int_delay_pipe_2_re(0);
        int_delay_pipe_2_im(1) <= int_delay_pipe_2_im(0);
        int_delay_pipe_2_re(0) <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        int_delay_pipe_2_im(0) <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
      END IF;
    END IF;
  END PROCESS temp_process61;
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_re <= int_delay_pipe_2_re(1);
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_im <= int_delay_pipe_2_im(1);

  temp_process62 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_3_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_3_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_3_re(1) <= int_delay_pipe_3_re(0);
        int_delay_pipe_3_im(1) <= int_delay_pipe_3_im(0);
        int_delay_pipe_3_re(0) <= product_phase1_26_re_pipe_re;
        int_delay_pipe_3_im(0) <= product_phase1_26_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process62;
  product_phase1_26_re <= int_delay_pipe_3_re(1);
  product_phase1_26_im <= int_delay_pipe_3_im(1);

  mulpwr2_temp <= ('0' & LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_re) WHEN LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_re = "1000000000000000"
      ELSE -resize(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_re,17);

  product_phase1_26_re_pipe_re <= resize(mulpwr2_temp(16 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  mulpwr2_temp_1 <= ('0' & LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_im) WHEN LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_im = "1000000000000000"
      ELSE -resize(LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_49_im,17);

  product_phase1_26_re_pipe_im <= resize(mulpwr2_temp_1(16 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  temp_process63 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_im <= (OTHERS => '0');
        coeffphase1_27_pipe <= (OTHERS => '0');
        coeffphase1_27_pipe_1 <= (OTHERS => '0');
        product_phase1_27_re_pipe_re <= (OTHERS => '0');
        product_phase1_27_re_pipe_im <= (OTHERS => '0');
        product_phase1_27_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_27_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_50_im;
        coeffphase1_27_pipe <= coeffphase1_27;
        coeffphase1_27_pipe_1 <= coeffphase1_27_pipe;

        product_phase1_27_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_re * coeffphase1_27_pipe_1;
        product_phase1_27_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_51_im * coeffphase1_27_pipe_1;

        product_phase1_27_re_pipe_1_re <= product_phase1_27_re_pipe_re;
        product_phase1_27_re_pipe_1_im <= product_phase1_27_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process63;

  product_phase1_27_re <= product_phase1_27_re_pipe_1_re;
  product_phase1_27_im <= product_phase1_27_re_pipe_1_im;

  temp_process64 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_im <= (OTHERS => '0');
        coeffphase1_28_pipe <= (OTHERS => '0');
        coeffphase1_28_pipe_1 <= (OTHERS => '0');
        product_phase1_28_re_pipe_re <= (OTHERS => '0');
        product_phase1_28_re_pipe_im <= (OTHERS => '0');
        product_phase1_28_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_28_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_52_im;
        coeffphase1_28_pipe <= coeffphase1_28;
        coeffphase1_28_pipe_1 <= coeffphase1_28_pipe;

        product_phase1_28_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_re * coeffphase1_28_pipe_1;
        product_phase1_28_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_53_im * coeffphase1_28_pipe_1;

        product_phase1_28_re_pipe_1_re <= product_phase1_28_re_pipe_re;
        product_phase1_28_re_pipe_1_im <= product_phase1_28_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process64;

  product_phase1_28_re <= product_phase1_28_re_pipe_1_re;
  product_phase1_28_im <= product_phase1_28_re_pipe_1_im;

  temp_process65 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_im <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_re <= (OTHERS => '0');
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_im <= (OTHERS => '0');
        coeffphase1_29_pipe <= (OTHERS => '0');
        coeffphase1_29_pipe_1 <= (OTHERS => '0');
        product_phase1_29_re_pipe_re <= (OTHERS => '0');
        product_phase1_29_re_pipe_im <= (OTHERS => '0');
        product_phase1_29_re_pipe_1_re <= (OTHERS => '0');
        product_phase1_29_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_im;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_re;
        LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_54_im;
        coeffphase1_29_pipe <= coeffphase1_29;
        coeffphase1_29_pipe_1 <= coeffphase1_29_pipe;

        product_phase1_29_re_pipe_re <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_re * coeffphase1_29_pipe_1;
        product_phase1_29_re_pipe_im <= LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_in_regtype_re_pipe_55_im * coeffphase1_29_pipe_1;

        product_phase1_29_re_pipe_1_re <= product_phase1_29_re_pipe_re;
        product_phase1_29_re_pipe_1_im <= product_phase1_29_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process65;

  product_phase1_29_re <= product_phase1_29_re_pipe_1_re;
  product_phase1_29_im <= product_phase1_29_re_pipe_1_im;

  temp_process66 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_1_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_1_im <= (OTHERS => '0');
        coeffphase2_1_pipe <= (OTHERS => '0');
        coeffphase2_1_pipe_1 <= (OTHERS => '0');
        product_phase2_1_re_pipe_re <= (OTHERS => '0');
        product_phase2_1_re_pipe_im <= (OTHERS => '0');
        product_phase2_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_1_re <= input_pipeline_re_0_under_pipe_re;
        input_pipeline_re_0_under_pipe_1_im <= input_pipeline_re_0_under_pipe_im;
        coeffphase2_1_pipe <= coeffphase2_1;
        coeffphase2_1_pipe_1 <= coeffphase2_1_pipe;

        product_phase2_1_re_pipe_re <= input_pipeline_re_0_under_pipe_1_re * coeffphase2_1_pipe_1;
        product_phase2_1_re_pipe_im <= input_pipeline_re_0_under_pipe_1_im * coeffphase2_1_pipe_1;

        product_phase2_1_re_pipe_1_re <= product_phase2_1_re_pipe_re;
        product_phase2_1_re_pipe_1_im <= product_phase2_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process66;

  product_phase2_1_re <= product_phase2_1_re_pipe_1_re;
  product_phase2_1_im <= product_phase2_1_re_pipe_1_im;

  temp_process67 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_2_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_2_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_3_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_3_im <= (OTHERS => '0');
        coeffphase2_2_pipe <= (OTHERS => '0');
        coeffphase2_2_pipe_1 <= (OTHERS => '0');
        product_phase2_2_re_pipe_re <= (OTHERS => '0');
        product_phase2_2_re_pipe_im <= (OTHERS => '0');
        product_phase2_2_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_2_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_2_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_2_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_3_re <= input_pipeline_re_0_under_pipe_2_re;
        input_pipeline_re_0_under_pipe_3_im <= input_pipeline_re_0_under_pipe_2_im;
        coeffphase2_2_pipe <= coeffphase2_2;
        coeffphase2_2_pipe_1 <= coeffphase2_2_pipe;

        product_phase2_2_re_pipe_re <= input_pipeline_re_0_under_pipe_3_re * coeffphase2_2_pipe_1;
        product_phase2_2_re_pipe_im <= input_pipeline_re_0_under_pipe_3_im * coeffphase2_2_pipe_1;

        product_phase2_2_re_pipe_1_re <= product_phase2_2_re_pipe_re;
        product_phase2_2_re_pipe_1_im <= product_phase2_2_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process67;

  product_phase2_2_re <= product_phase2_2_re_pipe_1_re;
  product_phase2_2_im <= product_phase2_2_re_pipe_1_im;

  temp_process68 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_4_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_4_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_5_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_5_im <= (OTHERS => '0');
        coeffphase2_3_pipe <= (OTHERS => '0');
        coeffphase2_3_pipe_1 <= (OTHERS => '0');
        product_phase2_3_re_pipe_re <= (OTHERS => '0');
        product_phase2_3_re_pipe_im <= (OTHERS => '0');
        product_phase2_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_4_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_4_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_5_re <= input_pipeline_re_0_under_pipe_4_re;
        input_pipeline_re_0_under_pipe_5_im <= input_pipeline_re_0_under_pipe_4_im;
        coeffphase2_3_pipe <= coeffphase2_3;
        coeffphase2_3_pipe_1 <= coeffphase2_3_pipe;

        product_phase2_3_re_pipe_re <= input_pipeline_re_0_under_pipe_5_re * coeffphase2_3_pipe_1;
        product_phase2_3_re_pipe_im <= input_pipeline_re_0_under_pipe_5_im * coeffphase2_3_pipe_1;

        product_phase2_3_re_pipe_1_re <= product_phase2_3_re_pipe_re;
        product_phase2_3_re_pipe_1_im <= product_phase2_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process68;

  product_phase2_3_re <= product_phase2_3_re_pipe_1_re;
  product_phase2_3_im <= product_phase2_3_re_pipe_1_im;

  temp_process69 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_4_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_4_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_4_re(1) <= int_delay_pipe_4_re(0);
        int_delay_pipe_4_im(1) <= int_delay_pipe_4_im(0);
        int_delay_pipe_4_re(0) <= input_pipeline_re(0);
        int_delay_pipe_4_im(0) <= input_pipeline_im(0);
      END IF;
    END IF;
  END PROCESS temp_process69;
  input_pipeline_re_0_pipe_re <= int_delay_pipe_4_re(1);
  input_pipeline_re_0_pipe_im <= int_delay_pipe_4_im(1);

  temp_process70 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_5_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_5_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_5_re(1) <= int_delay_pipe_5_re(0);
        int_delay_pipe_5_im(1) <= int_delay_pipe_5_im(0);
        int_delay_pipe_5_re(0) <= product_phase2_4_re_pipe_re;
        int_delay_pipe_5_im(0) <= product_phase2_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process70;
  product_phase2_4_re <= int_delay_pipe_5_re(1);
  product_phase2_4_im <= int_delay_pipe_5_im(1);

  mulpwr2_temp_2 <= ('0' & input_pipeline_re_0_pipe_re) WHEN input_pipeline_re_0_pipe_re = "1000000000000000"
      ELSE -resize(input_pipeline_re_0_pipe_re,17);

  product_phase2_4_re_pipe_re <= resize(mulpwr2_temp_2(16 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  mulpwr2_temp_3 <= ('0' & input_pipeline_re_0_pipe_im) WHEN input_pipeline_re_0_pipe_im = "1000000000000000"
      ELSE -resize(input_pipeline_re_0_pipe_im,17);

  product_phase2_4_re_pipe_im <= resize(mulpwr2_temp_3(16 DOWNTO 0) & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 32);

  temp_process71 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_6_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_6_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_7_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_7_im <= (OTHERS => '0');
        coeffphase2_5_pipe <= (OTHERS => '0');
        coeffphase2_5_pipe_1 <= (OTHERS => '0');
        product_phase2_5_re_pipe_re <= (OTHERS => '0');
        product_phase2_5_re_pipe_im <= (OTHERS => '0');
        product_phase2_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_6_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_6_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_7_re <= input_pipeline_re_0_under_pipe_6_re;
        input_pipeline_re_0_under_pipe_7_im <= input_pipeline_re_0_under_pipe_6_im;
        coeffphase2_5_pipe <= coeffphase2_5;
        coeffphase2_5_pipe_1 <= coeffphase2_5_pipe;

        product_phase2_5_re_pipe_re <= input_pipeline_re_0_under_pipe_7_re * coeffphase2_5_pipe_1;
        product_phase2_5_re_pipe_im <= input_pipeline_re_0_under_pipe_7_im * coeffphase2_5_pipe_1;

        product_phase2_5_re_pipe_1_re <= product_phase2_5_re_pipe_re;
        product_phase2_5_re_pipe_1_im <= product_phase2_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process71;

  product_phase2_5_re <= product_phase2_5_re_pipe_1_re;
  product_phase2_5_im <= product_phase2_5_re_pipe_1_im;

  temp_process72 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_8_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_8_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_9_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_9_im <= (OTHERS => '0');
        coeffphase2_6_pipe <= (OTHERS => '0');
        coeffphase2_6_pipe_1 <= (OTHERS => '0');
        product_phase2_6_re_pipe_re <= (OTHERS => '0');
        product_phase2_6_re_pipe_im <= (OTHERS => '0');
        product_phase2_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_8_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_8_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_9_re <= input_pipeline_re_0_under_pipe_8_re;
        input_pipeline_re_0_under_pipe_9_im <= input_pipeline_re_0_under_pipe_8_im;
        coeffphase2_6_pipe <= coeffphase2_6;
        coeffphase2_6_pipe_1 <= coeffphase2_6_pipe;

        product_phase2_6_re_pipe_re <= input_pipeline_re_0_under_pipe_9_re * coeffphase2_6_pipe_1;
        product_phase2_6_re_pipe_im <= input_pipeline_re_0_under_pipe_9_im * coeffphase2_6_pipe_1;

        product_phase2_6_re_pipe_1_re <= product_phase2_6_re_pipe_re;
        product_phase2_6_re_pipe_1_im <= product_phase2_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process72;

  product_phase2_6_re <= product_phase2_6_re_pipe_1_re;
  product_phase2_6_im <= product_phase2_6_re_pipe_1_im;

  temp_process73 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_6_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_6_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_6_re(1) <= int_delay_pipe_6_re(0);
        int_delay_pipe_6_im(1) <= int_delay_pipe_6_im(0);
        int_delay_pipe_6_re(0) <= input_pipeline_re(0);
        int_delay_pipe_6_im(0) <= input_pipeline_im(0);
      END IF;
    END IF;
  END PROCESS temp_process73;
  input_pipeline_re_0_pipe_1_re <= int_delay_pipe_6_re(1);
  input_pipeline_re_0_pipe_1_im <= int_delay_pipe_6_im(1);

  temp_process74 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        int_delay_pipe_7_re <= (OTHERS => (OTHERS => '0'));
        int_delay_pipe_7_im <= (OTHERS => (OTHERS => '0'));
      ELSIF enb_1_2_1 = '1' THEN
        int_delay_pipe_7_re(1) <= int_delay_pipe_7_re(0);
        int_delay_pipe_7_im(1) <= int_delay_pipe_7_im(0);
        int_delay_pipe_7_re(0) <= product_phase2_7_re_pipe_re;
        int_delay_pipe_7_im(0) <= product_phase2_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process74;
  product_phase2_7_re <= int_delay_pipe_7_re(1);
  product_phase2_7_im <= int_delay_pipe_7_im(1);

  product_phase2_7_re_pipe_re <= resize(input_pipeline_re_0_pipe_1_re(15 DOWNTO 0) & '0' & '0', 32);

  product_phase2_7_re_pipe_im <= resize(input_pipeline_re_0_pipe_1_im(15 DOWNTO 0) & '0' & '0', 32);

  temp_process75 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_10_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_10_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_11_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_11_im <= (OTHERS => '0');
        coeffphase2_8_pipe <= (OTHERS => '0');
        coeffphase2_8_pipe_1 <= (OTHERS => '0');
        product_phase2_8_re_pipe_re <= (OTHERS => '0');
        product_phase2_8_re_pipe_im <= (OTHERS => '0');
        product_phase2_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_10_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_10_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_11_re <= input_pipeline_re_0_under_pipe_10_re;
        input_pipeline_re_0_under_pipe_11_im <= input_pipeline_re_0_under_pipe_10_im;
        coeffphase2_8_pipe <= coeffphase2_8;
        coeffphase2_8_pipe_1 <= coeffphase2_8_pipe;

        product_phase2_8_re_pipe_re <= input_pipeline_re_0_under_pipe_11_re * coeffphase2_8_pipe_1;
        product_phase2_8_re_pipe_im <= input_pipeline_re_0_under_pipe_11_im * coeffphase2_8_pipe_1;

        product_phase2_8_re_pipe_1_re <= product_phase2_8_re_pipe_re;
        product_phase2_8_re_pipe_1_im <= product_phase2_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process75;

  product_phase2_8_re <= product_phase2_8_re_pipe_1_re;
  product_phase2_8_im <= product_phase2_8_re_pipe_1_im;

  temp_process76 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_12_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_12_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_13_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_13_im <= (OTHERS => '0');
        coeffphase2_9_pipe <= (OTHERS => '0');
        coeffphase2_9_pipe_1 <= (OTHERS => '0');
        product_phase2_9_re_pipe_re <= (OTHERS => '0');
        product_phase2_9_re_pipe_im <= (OTHERS => '0');
        product_phase2_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_12_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_12_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_13_re <= input_pipeline_re_0_under_pipe_12_re;
        input_pipeline_re_0_under_pipe_13_im <= input_pipeline_re_0_under_pipe_12_im;
        coeffphase2_9_pipe <= coeffphase2_9;
        coeffphase2_9_pipe_1 <= coeffphase2_9_pipe;

        product_phase2_9_re_pipe_re <= input_pipeline_re_0_under_pipe_13_re * coeffphase2_9_pipe_1;
        product_phase2_9_re_pipe_im <= input_pipeline_re_0_under_pipe_13_im * coeffphase2_9_pipe_1;

        product_phase2_9_re_pipe_1_re <= product_phase2_9_re_pipe_re;
        product_phase2_9_re_pipe_1_im <= product_phase2_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process76;

  product_phase2_9_re <= product_phase2_9_re_pipe_1_re;
  product_phase2_9_im <= product_phase2_9_re_pipe_1_im;

  temp_process77 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_14_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_14_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_15_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_15_im <= (OTHERS => '0');
        coeffphase2_10_pipe <= (OTHERS => '0');
        coeffphase2_10_pipe_1 <= (OTHERS => '0');
        product_phase2_10_re_pipe_re <= (OTHERS => '0');
        product_phase2_10_re_pipe_im <= (OTHERS => '0');
        product_phase2_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_14_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_14_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_15_re <= input_pipeline_re_0_under_pipe_14_re;
        input_pipeline_re_0_under_pipe_15_im <= input_pipeline_re_0_under_pipe_14_im;
        coeffphase2_10_pipe <= coeffphase2_10;
        coeffphase2_10_pipe_1 <= coeffphase2_10_pipe;

        product_phase2_10_re_pipe_re <= input_pipeline_re_0_under_pipe_15_re * coeffphase2_10_pipe_1;
        product_phase2_10_re_pipe_im <= input_pipeline_re_0_under_pipe_15_im * coeffphase2_10_pipe_1;

        product_phase2_10_re_pipe_1_re <= product_phase2_10_re_pipe_re;
        product_phase2_10_re_pipe_1_im <= product_phase2_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process77;

  product_phase2_10_re <= product_phase2_10_re_pipe_1_re;
  product_phase2_10_im <= product_phase2_10_re_pipe_1_im;

  temp_process78 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_16_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_16_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_17_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_17_im <= (OTHERS => '0');
        coeffphase2_11_pipe <= (OTHERS => '0');
        coeffphase2_11_pipe_1 <= (OTHERS => '0');
        product_phase2_11_re_pipe_re <= (OTHERS => '0');
        product_phase2_11_re_pipe_im <= (OTHERS => '0');
        product_phase2_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_16_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_16_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_17_re <= input_pipeline_re_0_under_pipe_16_re;
        input_pipeline_re_0_under_pipe_17_im <= input_pipeline_re_0_under_pipe_16_im;
        coeffphase2_11_pipe <= coeffphase2_11;
        coeffphase2_11_pipe_1 <= coeffphase2_11_pipe;

        product_phase2_11_re_pipe_re <= input_pipeline_re_0_under_pipe_17_re * coeffphase2_11_pipe_1;
        product_phase2_11_re_pipe_im <= input_pipeline_re_0_under_pipe_17_im * coeffphase2_11_pipe_1;

        product_phase2_11_re_pipe_1_re <= product_phase2_11_re_pipe_re;
        product_phase2_11_re_pipe_1_im <= product_phase2_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process78;

  product_phase2_11_re <= product_phase2_11_re_pipe_1_re;
  product_phase2_11_im <= product_phase2_11_re_pipe_1_im;

  temp_process79 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_18_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_18_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_19_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_19_im <= (OTHERS => '0');
        coeffphase2_12_pipe <= (OTHERS => '0');
        coeffphase2_12_pipe_1 <= (OTHERS => '0');
        product_phase2_12_re_pipe_re <= (OTHERS => '0');
        product_phase2_12_re_pipe_im <= (OTHERS => '0');
        product_phase2_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_18_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_18_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_19_re <= input_pipeline_re_0_under_pipe_18_re;
        input_pipeline_re_0_under_pipe_19_im <= input_pipeline_re_0_under_pipe_18_im;
        coeffphase2_12_pipe <= coeffphase2_12;
        coeffphase2_12_pipe_1 <= coeffphase2_12_pipe;

        product_phase2_12_re_pipe_re <= input_pipeline_re_0_under_pipe_19_re * coeffphase2_12_pipe_1;
        product_phase2_12_re_pipe_im <= input_pipeline_re_0_under_pipe_19_im * coeffphase2_12_pipe_1;

        product_phase2_12_re_pipe_1_re <= product_phase2_12_re_pipe_re;
        product_phase2_12_re_pipe_1_im <= product_phase2_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process79;

  product_phase2_12_re <= product_phase2_12_re_pipe_1_re;
  product_phase2_12_im <= product_phase2_12_re_pipe_1_im;

  temp_process80 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_20_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_20_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_21_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_21_im <= (OTHERS => '0');
        coeffphase2_13_pipe <= (OTHERS => '0');
        coeffphase2_13_pipe_1 <= (OTHERS => '0');
        product_phase2_13_re_pipe_re <= (OTHERS => '0');
        product_phase2_13_re_pipe_im <= (OTHERS => '0');
        product_phase2_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_20_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_20_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_21_re <= input_pipeline_re_0_under_pipe_20_re;
        input_pipeline_re_0_under_pipe_21_im <= input_pipeline_re_0_under_pipe_20_im;
        coeffphase2_13_pipe <= coeffphase2_13;
        coeffphase2_13_pipe_1 <= coeffphase2_13_pipe;

        product_phase2_13_re_pipe_re <= input_pipeline_re_0_under_pipe_21_re * coeffphase2_13_pipe_1;
        product_phase2_13_re_pipe_im <= input_pipeline_re_0_under_pipe_21_im * coeffphase2_13_pipe_1;

        product_phase2_13_re_pipe_1_re <= product_phase2_13_re_pipe_re;
        product_phase2_13_re_pipe_1_im <= product_phase2_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process80;

  product_phase2_13_re <= product_phase2_13_re_pipe_1_re;
  product_phase2_13_im <= product_phase2_13_re_pipe_1_im;

  temp_process81 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_22_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_22_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_23_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_23_im <= (OTHERS => '0');
        coeffphase2_14_pipe <= (OTHERS => '0');
        coeffphase2_14_pipe_1 <= (OTHERS => '0');
        product_phase2_14_re_pipe_re <= (OTHERS => '0');
        product_phase2_14_re_pipe_im <= (OTHERS => '0');
        product_phase2_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_22_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_22_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_23_re <= input_pipeline_re_0_under_pipe_22_re;
        input_pipeline_re_0_under_pipe_23_im <= input_pipeline_re_0_under_pipe_22_im;
        coeffphase2_14_pipe <= coeffphase2_14;
        coeffphase2_14_pipe_1 <= coeffphase2_14_pipe;

        product_phase2_14_re_pipe_re <= input_pipeline_re_0_under_pipe_23_re * coeffphase2_14_pipe_1;
        product_phase2_14_re_pipe_im <= input_pipeline_re_0_under_pipe_23_im * coeffphase2_14_pipe_1;

        product_phase2_14_re_pipe_1_re <= product_phase2_14_re_pipe_re;
        product_phase2_14_re_pipe_1_im <= product_phase2_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process81;

  product_phase2_14_re <= product_phase2_14_re_pipe_1_re;
  product_phase2_14_im <= product_phase2_14_re_pipe_1_im;

  temp_process82 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_24_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_24_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_25_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_25_im <= (OTHERS => '0');
        coeffphase2_15_pipe <= (OTHERS => '0');
        coeffphase2_15_pipe_1 <= (OTHERS => '0');
        product_phase2_15_re_pipe_re <= (OTHERS => '0');
        product_phase2_15_re_pipe_im <= (OTHERS => '0');
        product_phase2_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_24_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_24_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_25_re <= input_pipeline_re_0_under_pipe_24_re;
        input_pipeline_re_0_under_pipe_25_im <= input_pipeline_re_0_under_pipe_24_im;
        coeffphase2_15_pipe <= coeffphase2_15;
        coeffphase2_15_pipe_1 <= coeffphase2_15_pipe;

        product_phase2_15_re_pipe_re <= input_pipeline_re_0_under_pipe_25_re * coeffphase2_15_pipe_1;
        product_phase2_15_re_pipe_im <= input_pipeline_re_0_under_pipe_25_im * coeffphase2_15_pipe_1;

        product_phase2_15_re_pipe_1_re <= product_phase2_15_re_pipe_re;
        product_phase2_15_re_pipe_1_im <= product_phase2_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process82;

  product_phase2_15_re <= product_phase2_15_re_pipe_1_re;
  product_phase2_15_im <= product_phase2_15_re_pipe_1_im;

  temp_process83 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_26_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_26_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_27_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_27_im <= (OTHERS => '0');
        coeffphase2_16_pipe <= (OTHERS => '0');
        coeffphase2_16_pipe_1 <= (OTHERS => '0');
        product_phase2_16_re_pipe_re <= (OTHERS => '0');
        product_phase2_16_re_pipe_im <= (OTHERS => '0');
        product_phase2_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_26_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_26_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_27_re <= input_pipeline_re_0_under_pipe_26_re;
        input_pipeline_re_0_under_pipe_27_im <= input_pipeline_re_0_under_pipe_26_im;
        coeffphase2_16_pipe <= coeffphase2_16;
        coeffphase2_16_pipe_1 <= coeffphase2_16_pipe;

        product_phase2_16_re_pipe_re <= input_pipeline_re_0_under_pipe_27_re * coeffphase2_16_pipe_1;
        product_phase2_16_re_pipe_im <= input_pipeline_re_0_under_pipe_27_im * coeffphase2_16_pipe_1;

        product_phase2_16_re_pipe_1_re <= product_phase2_16_re_pipe_re;
        product_phase2_16_re_pipe_1_im <= product_phase2_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process83;

  product_phase2_16_re <= product_phase2_16_re_pipe_1_re;
  product_phase2_16_im <= product_phase2_16_re_pipe_1_im;

  temp_process84 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_28_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_28_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_29_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_29_im <= (OTHERS => '0');
        coeffphase2_17_pipe <= (OTHERS => '0');
        coeffphase2_17_pipe_1 <= (OTHERS => '0');
        product_phase2_17_re_pipe_re <= (OTHERS => '0');
        product_phase2_17_re_pipe_im <= (OTHERS => '0');
        product_phase2_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_28_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_28_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_29_re <= input_pipeline_re_0_under_pipe_28_re;
        input_pipeline_re_0_under_pipe_29_im <= input_pipeline_re_0_under_pipe_28_im;
        coeffphase2_17_pipe <= coeffphase2_17;
        coeffphase2_17_pipe_1 <= coeffphase2_17_pipe;

        product_phase2_17_re_pipe_re <= input_pipeline_re_0_under_pipe_29_re * coeffphase2_17_pipe_1;
        product_phase2_17_re_pipe_im <= input_pipeline_re_0_under_pipe_29_im * coeffphase2_17_pipe_1;

        product_phase2_17_re_pipe_1_re <= product_phase2_17_re_pipe_re;
        product_phase2_17_re_pipe_1_im <= product_phase2_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process84;

  product_phase2_17_re <= product_phase2_17_re_pipe_1_re;
  product_phase2_17_im <= product_phase2_17_re_pipe_1_im;

  temp_process85 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_30_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_30_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_31_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_31_im <= (OTHERS => '0');
        coeffphase2_18_pipe <= (OTHERS => '0');
        coeffphase2_18_pipe_1 <= (OTHERS => '0');
        product_phase2_18_re_pipe_re <= (OTHERS => '0');
        product_phase2_18_re_pipe_im <= (OTHERS => '0');
        product_phase2_18_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_18_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_30_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_30_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_31_re <= input_pipeline_re_0_under_pipe_30_re;
        input_pipeline_re_0_under_pipe_31_im <= input_pipeline_re_0_under_pipe_30_im;
        coeffphase2_18_pipe <= coeffphase2_18;
        coeffphase2_18_pipe_1 <= coeffphase2_18_pipe;

        product_phase2_18_re_pipe_re <= input_pipeline_re_0_under_pipe_31_re * coeffphase2_18_pipe_1;
        product_phase2_18_re_pipe_im <= input_pipeline_re_0_under_pipe_31_im * coeffphase2_18_pipe_1;

        product_phase2_18_re_pipe_1_re <= product_phase2_18_re_pipe_re;
        product_phase2_18_re_pipe_1_im <= product_phase2_18_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process85;

  product_phase2_18_re <= product_phase2_18_re_pipe_1_re;
  product_phase2_18_im <= product_phase2_18_re_pipe_1_im;

  temp_process86 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_32_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_32_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_33_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_33_im <= (OTHERS => '0');
        coeffphase2_19_pipe <= (OTHERS => '0');
        coeffphase2_19_pipe_1 <= (OTHERS => '0');
        product_phase2_19_re_pipe_re <= (OTHERS => '0');
        product_phase2_19_re_pipe_im <= (OTHERS => '0');
        product_phase2_19_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_19_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_32_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_32_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_33_re <= input_pipeline_re_0_under_pipe_32_re;
        input_pipeline_re_0_under_pipe_33_im <= input_pipeline_re_0_under_pipe_32_im;
        coeffphase2_19_pipe <= coeffphase2_19;
        coeffphase2_19_pipe_1 <= coeffphase2_19_pipe;

        product_phase2_19_re_pipe_re <= input_pipeline_re_0_under_pipe_33_re * coeffphase2_19_pipe_1;
        product_phase2_19_re_pipe_im <= input_pipeline_re_0_under_pipe_33_im * coeffphase2_19_pipe_1;

        product_phase2_19_re_pipe_1_re <= product_phase2_19_re_pipe_re;
        product_phase2_19_re_pipe_1_im <= product_phase2_19_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process86;

  product_phase2_19_re <= product_phase2_19_re_pipe_1_re;
  product_phase2_19_im <= product_phase2_19_re_pipe_1_im;

  temp_process87 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_34_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_34_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_35_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_35_im <= (OTHERS => '0');
        coeffphase2_20_pipe <= (OTHERS => '0');
        coeffphase2_20_pipe_1 <= (OTHERS => '0');
        product_phase2_20_re_pipe_re <= (OTHERS => '0');
        product_phase2_20_re_pipe_im <= (OTHERS => '0');
        product_phase2_20_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_20_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_34_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_34_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_35_re <= input_pipeline_re_0_under_pipe_34_re;
        input_pipeline_re_0_under_pipe_35_im <= input_pipeline_re_0_under_pipe_34_im;
        coeffphase2_20_pipe <= coeffphase2_20;
        coeffphase2_20_pipe_1 <= coeffphase2_20_pipe;

        product_phase2_20_re_pipe_re <= input_pipeline_re_0_under_pipe_35_re * coeffphase2_20_pipe_1;
        product_phase2_20_re_pipe_im <= input_pipeline_re_0_under_pipe_35_im * coeffphase2_20_pipe_1;

        product_phase2_20_re_pipe_1_re <= product_phase2_20_re_pipe_re;
        product_phase2_20_re_pipe_1_im <= product_phase2_20_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process87;

  product_phase2_20_re <= product_phase2_20_re_pipe_1_re;
  product_phase2_20_im <= product_phase2_20_re_pipe_1_im;

  temp_process88 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_36_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_36_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_37_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_37_im <= (OTHERS => '0');
        coeffphase2_21_pipe <= (OTHERS => '0');
        coeffphase2_21_pipe_1 <= (OTHERS => '0');
        product_phase2_21_re_pipe_re <= (OTHERS => '0');
        product_phase2_21_re_pipe_im <= (OTHERS => '0');
        product_phase2_21_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_21_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_36_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_36_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_37_re <= input_pipeline_re_0_under_pipe_36_re;
        input_pipeline_re_0_under_pipe_37_im <= input_pipeline_re_0_under_pipe_36_im;
        coeffphase2_21_pipe <= coeffphase2_21;
        coeffphase2_21_pipe_1 <= coeffphase2_21_pipe;

        product_phase2_21_re_pipe_re <= input_pipeline_re_0_under_pipe_37_re * coeffphase2_21_pipe_1;
        product_phase2_21_re_pipe_im <= input_pipeline_re_0_under_pipe_37_im * coeffphase2_21_pipe_1;

        product_phase2_21_re_pipe_1_re <= product_phase2_21_re_pipe_re;
        product_phase2_21_re_pipe_1_im <= product_phase2_21_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process88;

  product_phase2_21_re <= product_phase2_21_re_pipe_1_re;
  product_phase2_21_im <= product_phase2_21_re_pipe_1_im;

  temp_process89 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_38_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_38_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_39_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_39_im <= (OTHERS => '0');
        coeffphase2_22_pipe <= (OTHERS => '0');
        coeffphase2_22_pipe_1 <= (OTHERS => '0');
        product_phase2_22_re_pipe_re <= (OTHERS => '0');
        product_phase2_22_re_pipe_im <= (OTHERS => '0');
        product_phase2_22_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_22_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_38_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_38_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_39_re <= input_pipeline_re_0_under_pipe_38_re;
        input_pipeline_re_0_under_pipe_39_im <= input_pipeline_re_0_under_pipe_38_im;
        coeffphase2_22_pipe <= coeffphase2_22;
        coeffphase2_22_pipe_1 <= coeffphase2_22_pipe;

        product_phase2_22_re_pipe_re <= input_pipeline_re_0_under_pipe_39_re * coeffphase2_22_pipe_1;
        product_phase2_22_re_pipe_im <= input_pipeline_re_0_under_pipe_39_im * coeffphase2_22_pipe_1;

        product_phase2_22_re_pipe_1_re <= product_phase2_22_re_pipe_re;
        product_phase2_22_re_pipe_1_im <= product_phase2_22_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process89;

  product_phase2_22_re <= product_phase2_22_re_pipe_1_re;
  product_phase2_22_im <= product_phase2_22_re_pipe_1_im;

  temp_process90 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_40_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_40_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_41_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_41_im <= (OTHERS => '0');
        coeffphase2_23_pipe <= (OTHERS => '0');
        coeffphase2_23_pipe_1 <= (OTHERS => '0');
        product_phase2_23_re_pipe_re <= (OTHERS => '0');
        product_phase2_23_re_pipe_im <= (OTHERS => '0');
        product_phase2_23_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_23_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_40_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_40_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_41_re <= input_pipeline_re_0_under_pipe_40_re;
        input_pipeline_re_0_under_pipe_41_im <= input_pipeline_re_0_under_pipe_40_im;
        coeffphase2_23_pipe <= coeffphase2_23;
        coeffphase2_23_pipe_1 <= coeffphase2_23_pipe;

        product_phase2_23_re_pipe_re <= input_pipeline_re_0_under_pipe_41_re * coeffphase2_23_pipe_1;
        product_phase2_23_re_pipe_im <= input_pipeline_re_0_under_pipe_41_im * coeffphase2_23_pipe_1;

        product_phase2_23_re_pipe_1_re <= product_phase2_23_re_pipe_re;
        product_phase2_23_re_pipe_1_im <= product_phase2_23_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process90;

  product_phase2_23_re <= product_phase2_23_re_pipe_1_re;
  product_phase2_23_im <= product_phase2_23_re_pipe_1_im;

  temp_process91 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_42_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_42_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_43_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_43_im <= (OTHERS => '0');
        coeffphase2_24_pipe <= (OTHERS => '0');
        coeffphase2_24_pipe_1 <= (OTHERS => '0');
        product_phase2_24_re_pipe_re <= (OTHERS => '0');
        product_phase2_24_re_pipe_im <= (OTHERS => '0');
        product_phase2_24_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_24_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_42_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_42_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_43_re <= input_pipeline_re_0_under_pipe_42_re;
        input_pipeline_re_0_under_pipe_43_im <= input_pipeline_re_0_under_pipe_42_im;
        coeffphase2_24_pipe <= coeffphase2_24;
        coeffphase2_24_pipe_1 <= coeffphase2_24_pipe;

        product_phase2_24_re_pipe_re <= input_pipeline_re_0_under_pipe_43_re * coeffphase2_24_pipe_1;
        product_phase2_24_re_pipe_im <= input_pipeline_re_0_under_pipe_43_im * coeffphase2_24_pipe_1;

        product_phase2_24_re_pipe_1_re <= product_phase2_24_re_pipe_re;
        product_phase2_24_re_pipe_1_im <= product_phase2_24_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process91;

  product_phase2_24_re <= product_phase2_24_re_pipe_1_re;
  product_phase2_24_im <= product_phase2_24_re_pipe_1_im;

  temp_process92 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_44_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_44_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_45_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_45_im <= (OTHERS => '0');
        coeffphase2_25_pipe <= (OTHERS => '0');
        coeffphase2_25_pipe_1 <= (OTHERS => '0');
        product_phase2_25_re_pipe_re <= (OTHERS => '0');
        product_phase2_25_re_pipe_im <= (OTHERS => '0');
        product_phase2_25_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_25_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_44_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_44_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_45_re <= input_pipeline_re_0_under_pipe_44_re;
        input_pipeline_re_0_under_pipe_45_im <= input_pipeline_re_0_under_pipe_44_im;
        coeffphase2_25_pipe <= coeffphase2_25;
        coeffphase2_25_pipe_1 <= coeffphase2_25_pipe;

        product_phase2_25_re_pipe_re <= input_pipeline_re_0_under_pipe_45_re * coeffphase2_25_pipe_1;
        product_phase2_25_re_pipe_im <= input_pipeline_re_0_under_pipe_45_im * coeffphase2_25_pipe_1;

        product_phase2_25_re_pipe_1_re <= product_phase2_25_re_pipe_re;
        product_phase2_25_re_pipe_1_im <= product_phase2_25_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process92;

  product_phase2_25_re <= product_phase2_25_re_pipe_1_re;
  product_phase2_25_im <= product_phase2_25_re_pipe_1_im;

  temp_process93 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_46_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_46_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_47_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_47_im <= (OTHERS => '0');
        coeffphase2_26_pipe <= (OTHERS => '0');
        coeffphase2_26_pipe_1 <= (OTHERS => '0');
        product_phase2_26_re_pipe_re <= (OTHERS => '0');
        product_phase2_26_re_pipe_im <= (OTHERS => '0');
        product_phase2_26_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_26_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_46_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_46_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_47_re <= input_pipeline_re_0_under_pipe_46_re;
        input_pipeline_re_0_under_pipe_47_im <= input_pipeline_re_0_under_pipe_46_im;
        coeffphase2_26_pipe <= coeffphase2_26;
        coeffphase2_26_pipe_1 <= coeffphase2_26_pipe;

        product_phase2_26_re_pipe_re <= input_pipeline_re_0_under_pipe_47_re * coeffphase2_26_pipe_1;
        product_phase2_26_re_pipe_im <= input_pipeline_re_0_under_pipe_47_im * coeffphase2_26_pipe_1;

        product_phase2_26_re_pipe_1_re <= product_phase2_26_re_pipe_re;
        product_phase2_26_re_pipe_1_im <= product_phase2_26_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process93;

  product_phase2_26_re <= product_phase2_26_re_pipe_1_re;
  product_phase2_26_im <= product_phase2_26_re_pipe_1_im;

  temp_process94 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_48_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_48_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_49_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_49_im <= (OTHERS => '0');
        coeffphase2_27_pipe <= (OTHERS => '0');
        coeffphase2_27_pipe_1 <= (OTHERS => '0');
        product_phase2_27_re_pipe_re <= (OTHERS => '0');
        product_phase2_27_re_pipe_im <= (OTHERS => '0');
        product_phase2_27_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_27_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_48_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_48_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_49_re <= input_pipeline_re_0_under_pipe_48_re;
        input_pipeline_re_0_under_pipe_49_im <= input_pipeline_re_0_under_pipe_48_im;
        coeffphase2_27_pipe <= coeffphase2_27;
        coeffphase2_27_pipe_1 <= coeffphase2_27_pipe;

        product_phase2_27_re_pipe_re <= input_pipeline_re_0_under_pipe_49_re * coeffphase2_27_pipe_1;
        product_phase2_27_re_pipe_im <= input_pipeline_re_0_under_pipe_49_im * coeffphase2_27_pipe_1;

        product_phase2_27_re_pipe_1_re <= product_phase2_27_re_pipe_re;
        product_phase2_27_re_pipe_1_im <= product_phase2_27_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process94;

  product_phase2_27_re <= product_phase2_27_re_pipe_1_re;
  product_phase2_27_im <= product_phase2_27_re_pipe_1_im;

  temp_process95 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_50_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_50_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_51_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_51_im <= (OTHERS => '0');
        coeffphase2_28_pipe <= (OTHERS => '0');
        coeffphase2_28_pipe_1 <= (OTHERS => '0');
        product_phase2_28_re_pipe_re <= (OTHERS => '0');
        product_phase2_28_re_pipe_im <= (OTHERS => '0');
        product_phase2_28_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_28_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_50_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_50_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_51_re <= input_pipeline_re_0_under_pipe_50_re;
        input_pipeline_re_0_under_pipe_51_im <= input_pipeline_re_0_under_pipe_50_im;
        coeffphase2_28_pipe <= coeffphase2_28;
        coeffphase2_28_pipe_1 <= coeffphase2_28_pipe;

        product_phase2_28_re_pipe_re <= input_pipeline_re_0_under_pipe_51_re * coeffphase2_28_pipe_1;
        product_phase2_28_re_pipe_im <= input_pipeline_re_0_under_pipe_51_im * coeffphase2_28_pipe_1;

        product_phase2_28_re_pipe_1_re <= product_phase2_28_re_pipe_re;
        product_phase2_28_re_pipe_1_im <= product_phase2_28_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process95;

  product_phase2_28_re <= product_phase2_28_re_pipe_1_re;
  product_phase2_28_im <= product_phase2_28_re_pipe_1_im;

  temp_process96 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_0_under_pipe_52_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_52_im <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_53_re <= (OTHERS => '0');
        input_pipeline_re_0_under_pipe_53_im <= (OTHERS => '0');
        coeffphase2_29_pipe <= (OTHERS => '0');
        coeffphase2_29_pipe_1 <= (OTHERS => '0');
        product_phase2_29_re_pipe_re <= (OTHERS => '0');
        product_phase2_29_re_pipe_im <= (OTHERS => '0');
        product_phase2_29_re_pipe_1_re <= (OTHERS => '0');
        product_phase2_29_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_0_under_pipe_52_re <= input_pipeline_re(0);
        input_pipeline_re_0_under_pipe_52_im <= input_pipeline_im(0);
        input_pipeline_re_0_under_pipe_53_re <= input_pipeline_re_0_under_pipe_52_re;
        input_pipeline_re_0_under_pipe_53_im <= input_pipeline_re_0_under_pipe_52_im;
        coeffphase2_29_pipe <= coeffphase2_29;
        coeffphase2_29_pipe_1 <= coeffphase2_29_pipe;

        product_phase2_29_re_pipe_re <= input_pipeline_re_0_under_pipe_53_re * coeffphase2_29_pipe_1;
        product_phase2_29_re_pipe_im <= input_pipeline_re_0_under_pipe_53_im * coeffphase2_29_pipe_1;

        product_phase2_29_re_pipe_1_re <= product_phase2_29_re_pipe_re;
        product_phase2_29_re_pipe_1_im <= product_phase2_29_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process96;

  product_phase2_29_re <= product_phase2_29_re_pipe_1_re;
  product_phase2_29_im <= product_phase2_29_re_pipe_1_im;

  temp_process97 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_1_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_1_im <= (OTHERS => '0');
        coeffphase3_1_pipe <= (OTHERS => '0');
        coeffphase3_1_pipe_1 <= (OTHERS => '0');
        product_phase3_1_re_pipe_re <= (OTHERS => '0');
        product_phase3_1_re_pipe_im <= (OTHERS => '0');
        product_phase3_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_1_re <= input_pipeline_re_1_under_pipe_re;
        input_pipeline_re_1_under_pipe_1_im <= input_pipeline_re_1_under_pipe_im;
        coeffphase3_1_pipe <= coeffphase3_1;
        coeffphase3_1_pipe_1 <= coeffphase3_1_pipe;

        product_phase3_1_re_pipe_re <= input_pipeline_re_1_under_pipe_1_re * coeffphase3_1_pipe_1;
        product_phase3_1_re_pipe_im <= input_pipeline_re_1_under_pipe_1_im * coeffphase3_1_pipe_1;

        product_phase3_1_re_pipe_1_re <= product_phase3_1_re_pipe_re;
        product_phase3_1_re_pipe_1_im <= product_phase3_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process97;

  product_phase3_1_re <= product_phase3_1_re_pipe_1_re;
  product_phase3_1_im <= product_phase3_1_re_pipe_1_im;

  temp_process98 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_2_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_2_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_3_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_3_im <= (OTHERS => '0');
        coeffphase3_2_pipe <= (OTHERS => '0');
        coeffphase3_2_pipe_1 <= (OTHERS => '0');
        product_phase3_2_re_pipe_re <= (OTHERS => '0');
        product_phase3_2_re_pipe_im <= (OTHERS => '0');
        product_phase3_2_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_2_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_2_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_2_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_3_re <= input_pipeline_re_1_under_pipe_2_re;
        input_pipeline_re_1_under_pipe_3_im <= input_pipeline_re_1_under_pipe_2_im;
        coeffphase3_2_pipe <= coeffphase3_2;
        coeffphase3_2_pipe_1 <= coeffphase3_2_pipe;

        product_phase3_2_re_pipe_re <= input_pipeline_re_1_under_pipe_3_re * coeffphase3_2_pipe_1;
        product_phase3_2_re_pipe_im <= input_pipeline_re_1_under_pipe_3_im * coeffphase3_2_pipe_1;

        product_phase3_2_re_pipe_1_re <= product_phase3_2_re_pipe_re;
        product_phase3_2_re_pipe_1_im <= product_phase3_2_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process98;

  product_phase3_2_re <= product_phase3_2_re_pipe_1_re;
  product_phase3_2_im <= product_phase3_2_re_pipe_1_im;

  temp_process99 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_4_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_4_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_5_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_5_im <= (OTHERS => '0');
        coeffphase3_3_pipe <= (OTHERS => '0');
        coeffphase3_3_pipe_1 <= (OTHERS => '0');
        product_phase3_3_re_pipe_re <= (OTHERS => '0');
        product_phase3_3_re_pipe_im <= (OTHERS => '0');
        product_phase3_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_4_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_4_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_5_re <= input_pipeline_re_1_under_pipe_4_re;
        input_pipeline_re_1_under_pipe_5_im <= input_pipeline_re_1_under_pipe_4_im;
        coeffphase3_3_pipe <= coeffphase3_3;
        coeffphase3_3_pipe_1 <= coeffphase3_3_pipe;

        product_phase3_3_re_pipe_re <= input_pipeline_re_1_under_pipe_5_re * coeffphase3_3_pipe_1;
        product_phase3_3_re_pipe_im <= input_pipeline_re_1_under_pipe_5_im * coeffphase3_3_pipe_1;

        product_phase3_3_re_pipe_1_re <= product_phase3_3_re_pipe_re;
        product_phase3_3_re_pipe_1_im <= product_phase3_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process99;

  product_phase3_3_re <= product_phase3_3_re_pipe_1_re;
  product_phase3_3_im <= product_phase3_3_re_pipe_1_im;

  temp_process100 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_6_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_6_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_7_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_7_im <= (OTHERS => '0');
        coeffphase3_4_pipe <= (OTHERS => '0');
        coeffphase3_4_pipe_1 <= (OTHERS => '0');
        product_phase3_4_re_pipe_re <= (OTHERS => '0');
        product_phase3_4_re_pipe_im <= (OTHERS => '0');
        product_phase3_4_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_4_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_6_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_6_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_7_re <= input_pipeline_re_1_under_pipe_6_re;
        input_pipeline_re_1_under_pipe_7_im <= input_pipeline_re_1_under_pipe_6_im;
        coeffphase3_4_pipe <= coeffphase3_4;
        coeffphase3_4_pipe_1 <= coeffphase3_4_pipe;

        product_phase3_4_re_pipe_re <= input_pipeline_re_1_under_pipe_7_re * coeffphase3_4_pipe_1;
        product_phase3_4_re_pipe_im <= input_pipeline_re_1_under_pipe_7_im * coeffphase3_4_pipe_1;

        product_phase3_4_re_pipe_1_re <= product_phase3_4_re_pipe_re;
        product_phase3_4_re_pipe_1_im <= product_phase3_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process100;

  product_phase3_4_re <= product_phase3_4_re_pipe_1_re;
  product_phase3_4_im <= product_phase3_4_re_pipe_1_im;

  temp_process101 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_8_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_8_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_9_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_9_im <= (OTHERS => '0');
        coeffphase3_5_pipe <= (OTHERS => '0');
        coeffphase3_5_pipe_1 <= (OTHERS => '0');
        product_phase3_5_re_pipe_re <= (OTHERS => '0');
        product_phase3_5_re_pipe_im <= (OTHERS => '0');
        product_phase3_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_8_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_8_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_9_re <= input_pipeline_re_1_under_pipe_8_re;
        input_pipeline_re_1_under_pipe_9_im <= input_pipeline_re_1_under_pipe_8_im;
        coeffphase3_5_pipe <= coeffphase3_5;
        coeffphase3_5_pipe_1 <= coeffphase3_5_pipe;

        product_phase3_5_re_pipe_re <= input_pipeline_re_1_under_pipe_9_re * coeffphase3_5_pipe_1;
        product_phase3_5_re_pipe_im <= input_pipeline_re_1_under_pipe_9_im * coeffphase3_5_pipe_1;

        product_phase3_5_re_pipe_1_re <= product_phase3_5_re_pipe_re;
        product_phase3_5_re_pipe_1_im <= product_phase3_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process101;

  product_phase3_5_re <= product_phase3_5_re_pipe_1_re;
  product_phase3_5_im <= product_phase3_5_re_pipe_1_im;

  temp_process102 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_10_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_10_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_11_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_11_im <= (OTHERS => '0');
        coeffphase3_6_pipe <= (OTHERS => '0');
        coeffphase3_6_pipe_1 <= (OTHERS => '0');
        product_phase3_6_re_pipe_re <= (OTHERS => '0');
        product_phase3_6_re_pipe_im <= (OTHERS => '0');
        product_phase3_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_10_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_10_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_11_re <= input_pipeline_re_1_under_pipe_10_re;
        input_pipeline_re_1_under_pipe_11_im <= input_pipeline_re_1_under_pipe_10_im;
        coeffphase3_6_pipe <= coeffphase3_6;
        coeffphase3_6_pipe_1 <= coeffphase3_6_pipe;

        product_phase3_6_re_pipe_re <= input_pipeline_re_1_under_pipe_11_re * coeffphase3_6_pipe_1;
        product_phase3_6_re_pipe_im <= input_pipeline_re_1_under_pipe_11_im * coeffphase3_6_pipe_1;

        product_phase3_6_re_pipe_1_re <= product_phase3_6_re_pipe_re;
        product_phase3_6_re_pipe_1_im <= product_phase3_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process102;

  product_phase3_6_re <= product_phase3_6_re_pipe_1_re;
  product_phase3_6_im <= product_phase3_6_re_pipe_1_im;

  temp_process103 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_12_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_12_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_13_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_13_im <= (OTHERS => '0');
        coeffphase3_7_pipe <= (OTHERS => '0');
        coeffphase3_7_pipe_1 <= (OTHERS => '0');
        product_phase3_7_re_pipe_re <= (OTHERS => '0');
        product_phase3_7_re_pipe_im <= (OTHERS => '0');
        product_phase3_7_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_7_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_12_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_12_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_13_re <= input_pipeline_re_1_under_pipe_12_re;
        input_pipeline_re_1_under_pipe_13_im <= input_pipeline_re_1_under_pipe_12_im;
        coeffphase3_7_pipe <= coeffphase3_7;
        coeffphase3_7_pipe_1 <= coeffphase3_7_pipe;

        product_phase3_7_re_pipe_re <= input_pipeline_re_1_under_pipe_13_re * coeffphase3_7_pipe_1;
        product_phase3_7_re_pipe_im <= input_pipeline_re_1_under_pipe_13_im * coeffphase3_7_pipe_1;

        product_phase3_7_re_pipe_1_re <= product_phase3_7_re_pipe_re;
        product_phase3_7_re_pipe_1_im <= product_phase3_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process103;

  product_phase3_7_re <= product_phase3_7_re_pipe_1_re;
  product_phase3_7_im <= product_phase3_7_re_pipe_1_im;

  temp_process104 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_14_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_14_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_15_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_15_im <= (OTHERS => '0');
        coeffphase3_8_pipe <= (OTHERS => '0');
        coeffphase3_8_pipe_1 <= (OTHERS => '0');
        product_phase3_8_re_pipe_re <= (OTHERS => '0');
        product_phase3_8_re_pipe_im <= (OTHERS => '0');
        product_phase3_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_14_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_14_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_15_re <= input_pipeline_re_1_under_pipe_14_re;
        input_pipeline_re_1_under_pipe_15_im <= input_pipeline_re_1_under_pipe_14_im;
        coeffphase3_8_pipe <= coeffphase3_8;
        coeffphase3_8_pipe_1 <= coeffphase3_8_pipe;

        product_phase3_8_re_pipe_re <= input_pipeline_re_1_under_pipe_15_re * coeffphase3_8_pipe_1;
        product_phase3_8_re_pipe_im <= input_pipeline_re_1_under_pipe_15_im * coeffphase3_8_pipe_1;

        product_phase3_8_re_pipe_1_re <= product_phase3_8_re_pipe_re;
        product_phase3_8_re_pipe_1_im <= product_phase3_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process104;

  product_phase3_8_re <= product_phase3_8_re_pipe_1_re;
  product_phase3_8_im <= product_phase3_8_re_pipe_1_im;

  temp_process105 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_16_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_16_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_17_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_17_im <= (OTHERS => '0');
        coeffphase3_9_pipe <= (OTHERS => '0');
        coeffphase3_9_pipe_1 <= (OTHERS => '0');
        product_phase3_9_re_pipe_re <= (OTHERS => '0');
        product_phase3_9_re_pipe_im <= (OTHERS => '0');
        product_phase3_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_16_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_16_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_17_re <= input_pipeline_re_1_under_pipe_16_re;
        input_pipeline_re_1_under_pipe_17_im <= input_pipeline_re_1_under_pipe_16_im;
        coeffphase3_9_pipe <= coeffphase3_9;
        coeffphase3_9_pipe_1 <= coeffphase3_9_pipe;

        product_phase3_9_re_pipe_re <= input_pipeline_re_1_under_pipe_17_re * coeffphase3_9_pipe_1;
        product_phase3_9_re_pipe_im <= input_pipeline_re_1_under_pipe_17_im * coeffphase3_9_pipe_1;

        product_phase3_9_re_pipe_1_re <= product_phase3_9_re_pipe_re;
        product_phase3_9_re_pipe_1_im <= product_phase3_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process105;

  product_phase3_9_re <= product_phase3_9_re_pipe_1_re;
  product_phase3_9_im <= product_phase3_9_re_pipe_1_im;

  temp_process106 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_18_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_18_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_19_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_19_im <= (OTHERS => '0');
        coeffphase3_10_pipe <= (OTHERS => '0');
        coeffphase3_10_pipe_1 <= (OTHERS => '0');
        product_phase3_10_re_pipe_re <= (OTHERS => '0');
        product_phase3_10_re_pipe_im <= (OTHERS => '0');
        product_phase3_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_18_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_18_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_19_re <= input_pipeline_re_1_under_pipe_18_re;
        input_pipeline_re_1_under_pipe_19_im <= input_pipeline_re_1_under_pipe_18_im;
        coeffphase3_10_pipe <= coeffphase3_10;
        coeffphase3_10_pipe_1 <= coeffphase3_10_pipe;

        product_phase3_10_re_pipe_re <= input_pipeline_re_1_under_pipe_19_re * coeffphase3_10_pipe_1;
        product_phase3_10_re_pipe_im <= input_pipeline_re_1_under_pipe_19_im * coeffphase3_10_pipe_1;

        product_phase3_10_re_pipe_1_re <= product_phase3_10_re_pipe_re;
        product_phase3_10_re_pipe_1_im <= product_phase3_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process106;

  product_phase3_10_re <= product_phase3_10_re_pipe_1_re;
  product_phase3_10_im <= product_phase3_10_re_pipe_1_im;

  temp_process107 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_20_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_20_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_21_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_21_im <= (OTHERS => '0');
        coeffphase3_11_pipe <= (OTHERS => '0');
        coeffphase3_11_pipe_1 <= (OTHERS => '0');
        product_phase3_11_re_pipe_re <= (OTHERS => '0');
        product_phase3_11_re_pipe_im <= (OTHERS => '0');
        product_phase3_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_20_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_20_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_21_re <= input_pipeline_re_1_under_pipe_20_re;
        input_pipeline_re_1_under_pipe_21_im <= input_pipeline_re_1_under_pipe_20_im;
        coeffphase3_11_pipe <= coeffphase3_11;
        coeffphase3_11_pipe_1 <= coeffphase3_11_pipe;

        product_phase3_11_re_pipe_re <= input_pipeline_re_1_under_pipe_21_re * coeffphase3_11_pipe_1;
        product_phase3_11_re_pipe_im <= input_pipeline_re_1_under_pipe_21_im * coeffphase3_11_pipe_1;

        product_phase3_11_re_pipe_1_re <= product_phase3_11_re_pipe_re;
        product_phase3_11_re_pipe_1_im <= product_phase3_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process107;

  product_phase3_11_re <= product_phase3_11_re_pipe_1_re;
  product_phase3_11_im <= product_phase3_11_re_pipe_1_im;

  temp_process108 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_22_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_22_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_23_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_23_im <= (OTHERS => '0');
        coeffphase3_12_pipe <= (OTHERS => '0');
        coeffphase3_12_pipe_1 <= (OTHERS => '0');
        product_phase3_12_re_pipe_re <= (OTHERS => '0');
        product_phase3_12_re_pipe_im <= (OTHERS => '0');
        product_phase3_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_22_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_22_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_23_re <= input_pipeline_re_1_under_pipe_22_re;
        input_pipeline_re_1_under_pipe_23_im <= input_pipeline_re_1_under_pipe_22_im;
        coeffphase3_12_pipe <= coeffphase3_12;
        coeffphase3_12_pipe_1 <= coeffphase3_12_pipe;

        product_phase3_12_re_pipe_re <= input_pipeline_re_1_under_pipe_23_re * coeffphase3_12_pipe_1;
        product_phase3_12_re_pipe_im <= input_pipeline_re_1_under_pipe_23_im * coeffphase3_12_pipe_1;

        product_phase3_12_re_pipe_1_re <= product_phase3_12_re_pipe_re;
        product_phase3_12_re_pipe_1_im <= product_phase3_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process108;

  product_phase3_12_re <= product_phase3_12_re_pipe_1_re;
  product_phase3_12_im <= product_phase3_12_re_pipe_1_im;

  temp_process109 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_24_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_24_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_25_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_25_im <= (OTHERS => '0');
        coeffphase3_13_pipe <= (OTHERS => '0');
        coeffphase3_13_pipe_1 <= (OTHERS => '0');
        product_phase3_13_re_pipe_re <= (OTHERS => '0');
        product_phase3_13_re_pipe_im <= (OTHERS => '0');
        product_phase3_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_24_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_24_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_25_re <= input_pipeline_re_1_under_pipe_24_re;
        input_pipeline_re_1_under_pipe_25_im <= input_pipeline_re_1_under_pipe_24_im;
        coeffphase3_13_pipe <= coeffphase3_13;
        coeffphase3_13_pipe_1 <= coeffphase3_13_pipe;

        product_phase3_13_re_pipe_re <= input_pipeline_re_1_under_pipe_25_re * coeffphase3_13_pipe_1;
        product_phase3_13_re_pipe_im <= input_pipeline_re_1_under_pipe_25_im * coeffphase3_13_pipe_1;

        product_phase3_13_re_pipe_1_re <= product_phase3_13_re_pipe_re;
        product_phase3_13_re_pipe_1_im <= product_phase3_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process109;

  product_phase3_13_re <= product_phase3_13_re_pipe_1_re;
  product_phase3_13_im <= product_phase3_13_re_pipe_1_im;

  temp_process110 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_26_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_26_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_27_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_27_im <= (OTHERS => '0');
        coeffphase3_14_pipe <= (OTHERS => '0');
        coeffphase3_14_pipe_1 <= (OTHERS => '0');
        product_phase3_14_re_pipe_re <= (OTHERS => '0');
        product_phase3_14_re_pipe_im <= (OTHERS => '0');
        product_phase3_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_26_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_26_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_27_re <= input_pipeline_re_1_under_pipe_26_re;
        input_pipeline_re_1_under_pipe_27_im <= input_pipeline_re_1_under_pipe_26_im;
        coeffphase3_14_pipe <= coeffphase3_14;
        coeffphase3_14_pipe_1 <= coeffphase3_14_pipe;

        product_phase3_14_re_pipe_re <= input_pipeline_re_1_under_pipe_27_re * coeffphase3_14_pipe_1;
        product_phase3_14_re_pipe_im <= input_pipeline_re_1_under_pipe_27_im * coeffphase3_14_pipe_1;

        product_phase3_14_re_pipe_1_re <= product_phase3_14_re_pipe_re;
        product_phase3_14_re_pipe_1_im <= product_phase3_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process110;

  product_phase3_14_re <= product_phase3_14_re_pipe_1_re;
  product_phase3_14_im <= product_phase3_14_re_pipe_1_im;

  temp_process111 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_28_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_28_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_29_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_29_im <= (OTHERS => '0');
        coeffphase3_15_pipe <= (OTHERS => '0');
        coeffphase3_15_pipe_1 <= (OTHERS => '0');
        product_phase3_15_re_pipe_re <= (OTHERS => '0');
        product_phase3_15_re_pipe_im <= (OTHERS => '0');
        product_phase3_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_28_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_28_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_29_re <= input_pipeline_re_1_under_pipe_28_re;
        input_pipeline_re_1_under_pipe_29_im <= input_pipeline_re_1_under_pipe_28_im;
        coeffphase3_15_pipe <= coeffphase3_15;
        coeffphase3_15_pipe_1 <= coeffphase3_15_pipe;

        product_phase3_15_re_pipe_re <= input_pipeline_re_1_under_pipe_29_re * coeffphase3_15_pipe_1;
        product_phase3_15_re_pipe_im <= input_pipeline_re_1_under_pipe_29_im * coeffphase3_15_pipe_1;

        product_phase3_15_re_pipe_1_re <= product_phase3_15_re_pipe_re;
        product_phase3_15_re_pipe_1_im <= product_phase3_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process111;

  product_phase3_15_re <= product_phase3_15_re_pipe_1_re;
  product_phase3_15_im <= product_phase3_15_re_pipe_1_im;

  temp_process112 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_30_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_30_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_31_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_31_im <= (OTHERS => '0');
        coeffphase3_16_pipe <= (OTHERS => '0');
        coeffphase3_16_pipe_1 <= (OTHERS => '0');
        product_phase3_16_re_pipe_re <= (OTHERS => '0');
        product_phase3_16_re_pipe_im <= (OTHERS => '0');
        product_phase3_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_30_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_30_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_31_re <= input_pipeline_re_1_under_pipe_30_re;
        input_pipeline_re_1_under_pipe_31_im <= input_pipeline_re_1_under_pipe_30_im;
        coeffphase3_16_pipe <= coeffphase3_16;
        coeffphase3_16_pipe_1 <= coeffphase3_16_pipe;

        product_phase3_16_re_pipe_re <= input_pipeline_re_1_under_pipe_31_re * coeffphase3_16_pipe_1;
        product_phase3_16_re_pipe_im <= input_pipeline_re_1_under_pipe_31_im * coeffphase3_16_pipe_1;

        product_phase3_16_re_pipe_1_re <= product_phase3_16_re_pipe_re;
        product_phase3_16_re_pipe_1_im <= product_phase3_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process112;

  product_phase3_16_re <= product_phase3_16_re_pipe_1_re;
  product_phase3_16_im <= product_phase3_16_re_pipe_1_im;

  temp_process113 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_32_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_32_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_33_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_33_im <= (OTHERS => '0');
        coeffphase3_17_pipe <= (OTHERS => '0');
        coeffphase3_17_pipe_1 <= (OTHERS => '0');
        product_phase3_17_re_pipe_re <= (OTHERS => '0');
        product_phase3_17_re_pipe_im <= (OTHERS => '0');
        product_phase3_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_32_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_32_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_33_re <= input_pipeline_re_1_under_pipe_32_re;
        input_pipeline_re_1_under_pipe_33_im <= input_pipeline_re_1_under_pipe_32_im;
        coeffphase3_17_pipe <= coeffphase3_17;
        coeffphase3_17_pipe_1 <= coeffphase3_17_pipe;

        product_phase3_17_re_pipe_re <= input_pipeline_re_1_under_pipe_33_re * coeffphase3_17_pipe_1;
        product_phase3_17_re_pipe_im <= input_pipeline_re_1_under_pipe_33_im * coeffphase3_17_pipe_1;

        product_phase3_17_re_pipe_1_re <= product_phase3_17_re_pipe_re;
        product_phase3_17_re_pipe_1_im <= product_phase3_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process113;

  product_phase3_17_re <= product_phase3_17_re_pipe_1_re;
  product_phase3_17_im <= product_phase3_17_re_pipe_1_im;

  temp_process114 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_34_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_34_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_35_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_35_im <= (OTHERS => '0');
        coeffphase3_18_pipe <= (OTHERS => '0');
        coeffphase3_18_pipe_1 <= (OTHERS => '0');
        product_phase3_18_re_pipe_re <= (OTHERS => '0');
        product_phase3_18_re_pipe_im <= (OTHERS => '0');
        product_phase3_18_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_18_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_34_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_34_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_35_re <= input_pipeline_re_1_under_pipe_34_re;
        input_pipeline_re_1_under_pipe_35_im <= input_pipeline_re_1_under_pipe_34_im;
        coeffphase3_18_pipe <= coeffphase3_18;
        coeffphase3_18_pipe_1 <= coeffphase3_18_pipe;

        product_phase3_18_re_pipe_re <= input_pipeline_re_1_under_pipe_35_re * coeffphase3_18_pipe_1;
        product_phase3_18_re_pipe_im <= input_pipeline_re_1_under_pipe_35_im * coeffphase3_18_pipe_1;

        product_phase3_18_re_pipe_1_re <= product_phase3_18_re_pipe_re;
        product_phase3_18_re_pipe_1_im <= product_phase3_18_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process114;

  product_phase3_18_re <= product_phase3_18_re_pipe_1_re;
  product_phase3_18_im <= product_phase3_18_re_pipe_1_im;

  temp_process115 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_36_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_36_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_37_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_37_im <= (OTHERS => '0');
        coeffphase3_19_pipe <= (OTHERS => '0');
        coeffphase3_19_pipe_1 <= (OTHERS => '0');
        product_phase3_19_re_pipe_re <= (OTHERS => '0');
        product_phase3_19_re_pipe_im <= (OTHERS => '0');
        product_phase3_19_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_19_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_36_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_36_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_37_re <= input_pipeline_re_1_under_pipe_36_re;
        input_pipeline_re_1_under_pipe_37_im <= input_pipeline_re_1_under_pipe_36_im;
        coeffphase3_19_pipe <= coeffphase3_19;
        coeffphase3_19_pipe_1 <= coeffphase3_19_pipe;

        product_phase3_19_re_pipe_re <= input_pipeline_re_1_under_pipe_37_re * coeffphase3_19_pipe_1;
        product_phase3_19_re_pipe_im <= input_pipeline_re_1_under_pipe_37_im * coeffphase3_19_pipe_1;

        product_phase3_19_re_pipe_1_re <= product_phase3_19_re_pipe_re;
        product_phase3_19_re_pipe_1_im <= product_phase3_19_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process115;

  product_phase3_19_re <= product_phase3_19_re_pipe_1_re;
  product_phase3_19_im <= product_phase3_19_re_pipe_1_im;

  temp_process116 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_38_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_38_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_39_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_39_im <= (OTHERS => '0');
        coeffphase3_20_pipe <= (OTHERS => '0');
        coeffphase3_20_pipe_1 <= (OTHERS => '0');
        product_phase3_20_re_pipe_re <= (OTHERS => '0');
        product_phase3_20_re_pipe_im <= (OTHERS => '0');
        product_phase3_20_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_20_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_38_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_38_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_39_re <= input_pipeline_re_1_under_pipe_38_re;
        input_pipeline_re_1_under_pipe_39_im <= input_pipeline_re_1_under_pipe_38_im;
        coeffphase3_20_pipe <= coeffphase3_20;
        coeffphase3_20_pipe_1 <= coeffphase3_20_pipe;

        product_phase3_20_re_pipe_re <= input_pipeline_re_1_under_pipe_39_re * coeffphase3_20_pipe_1;
        product_phase3_20_re_pipe_im <= input_pipeline_re_1_under_pipe_39_im * coeffphase3_20_pipe_1;

        product_phase3_20_re_pipe_1_re <= product_phase3_20_re_pipe_re;
        product_phase3_20_re_pipe_1_im <= product_phase3_20_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process116;

  product_phase3_20_re <= product_phase3_20_re_pipe_1_re;
  product_phase3_20_im <= product_phase3_20_re_pipe_1_im;

  temp_process117 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_40_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_40_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_41_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_41_im <= (OTHERS => '0');
        coeffphase3_21_pipe <= (OTHERS => '0');
        coeffphase3_21_pipe_1 <= (OTHERS => '0');
        product_phase3_21_re_pipe_re <= (OTHERS => '0');
        product_phase3_21_re_pipe_im <= (OTHERS => '0');
        product_phase3_21_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_21_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_40_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_40_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_41_re <= input_pipeline_re_1_under_pipe_40_re;
        input_pipeline_re_1_under_pipe_41_im <= input_pipeline_re_1_under_pipe_40_im;
        coeffphase3_21_pipe <= coeffphase3_21;
        coeffphase3_21_pipe_1 <= coeffphase3_21_pipe;

        product_phase3_21_re_pipe_re <= input_pipeline_re_1_under_pipe_41_re * coeffphase3_21_pipe_1;
        product_phase3_21_re_pipe_im <= input_pipeline_re_1_under_pipe_41_im * coeffphase3_21_pipe_1;

        product_phase3_21_re_pipe_1_re <= product_phase3_21_re_pipe_re;
        product_phase3_21_re_pipe_1_im <= product_phase3_21_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process117;

  product_phase3_21_re <= product_phase3_21_re_pipe_1_re;
  product_phase3_21_im <= product_phase3_21_re_pipe_1_im;

  temp_process118 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_42_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_42_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_43_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_43_im <= (OTHERS => '0');
        coeffphase3_22_pipe <= (OTHERS => '0');
        coeffphase3_22_pipe_1 <= (OTHERS => '0');
        product_phase3_22_re_pipe_re <= (OTHERS => '0');
        product_phase3_22_re_pipe_im <= (OTHERS => '0');
        product_phase3_22_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_22_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_42_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_42_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_43_re <= input_pipeline_re_1_under_pipe_42_re;
        input_pipeline_re_1_under_pipe_43_im <= input_pipeline_re_1_under_pipe_42_im;
        coeffphase3_22_pipe <= coeffphase3_22;
        coeffphase3_22_pipe_1 <= coeffphase3_22_pipe;

        product_phase3_22_re_pipe_re <= input_pipeline_re_1_under_pipe_43_re * coeffphase3_22_pipe_1;
        product_phase3_22_re_pipe_im <= input_pipeline_re_1_under_pipe_43_im * coeffphase3_22_pipe_1;

        product_phase3_22_re_pipe_1_re <= product_phase3_22_re_pipe_re;
        product_phase3_22_re_pipe_1_im <= product_phase3_22_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process118;

  product_phase3_22_re <= product_phase3_22_re_pipe_1_re;
  product_phase3_22_im <= product_phase3_22_re_pipe_1_im;

  temp_process119 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_44_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_44_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_45_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_45_im <= (OTHERS => '0');
        coeffphase3_23_pipe <= (OTHERS => '0');
        coeffphase3_23_pipe_1 <= (OTHERS => '0');
        product_phase3_23_re_pipe_re <= (OTHERS => '0');
        product_phase3_23_re_pipe_im <= (OTHERS => '0');
        product_phase3_23_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_23_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_44_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_44_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_45_re <= input_pipeline_re_1_under_pipe_44_re;
        input_pipeline_re_1_under_pipe_45_im <= input_pipeline_re_1_under_pipe_44_im;
        coeffphase3_23_pipe <= coeffphase3_23;
        coeffphase3_23_pipe_1 <= coeffphase3_23_pipe;

        product_phase3_23_re_pipe_re <= input_pipeline_re_1_under_pipe_45_re * coeffphase3_23_pipe_1;
        product_phase3_23_re_pipe_im <= input_pipeline_re_1_under_pipe_45_im * coeffphase3_23_pipe_1;

        product_phase3_23_re_pipe_1_re <= product_phase3_23_re_pipe_re;
        product_phase3_23_re_pipe_1_im <= product_phase3_23_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process119;

  product_phase3_23_re <= product_phase3_23_re_pipe_1_re;
  product_phase3_23_im <= product_phase3_23_re_pipe_1_im;

  temp_process120 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_46_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_46_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_47_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_47_im <= (OTHERS => '0');
        coeffphase3_24_pipe <= (OTHERS => '0');
        coeffphase3_24_pipe_1 <= (OTHERS => '0');
        product_phase3_24_re_pipe_re <= (OTHERS => '0');
        product_phase3_24_re_pipe_im <= (OTHERS => '0');
        product_phase3_24_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_24_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_46_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_46_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_47_re <= input_pipeline_re_1_under_pipe_46_re;
        input_pipeline_re_1_under_pipe_47_im <= input_pipeline_re_1_under_pipe_46_im;
        coeffphase3_24_pipe <= coeffphase3_24;
        coeffphase3_24_pipe_1 <= coeffphase3_24_pipe;

        product_phase3_24_re_pipe_re <= input_pipeline_re_1_under_pipe_47_re * coeffphase3_24_pipe_1;
        product_phase3_24_re_pipe_im <= input_pipeline_re_1_under_pipe_47_im * coeffphase3_24_pipe_1;

        product_phase3_24_re_pipe_1_re <= product_phase3_24_re_pipe_re;
        product_phase3_24_re_pipe_1_im <= product_phase3_24_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process120;

  product_phase3_24_re <= product_phase3_24_re_pipe_1_re;
  product_phase3_24_im <= product_phase3_24_re_pipe_1_im;

  temp_process121 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_48_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_48_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_49_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_49_im <= (OTHERS => '0');
        coeffphase3_25_pipe <= (OTHERS => '0');
        coeffphase3_25_pipe_1 <= (OTHERS => '0');
        product_phase3_25_re_pipe_re <= (OTHERS => '0');
        product_phase3_25_re_pipe_im <= (OTHERS => '0');
        product_phase3_25_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_25_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_48_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_48_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_49_re <= input_pipeline_re_1_under_pipe_48_re;
        input_pipeline_re_1_under_pipe_49_im <= input_pipeline_re_1_under_pipe_48_im;
        coeffphase3_25_pipe <= coeffphase3_25;
        coeffphase3_25_pipe_1 <= coeffphase3_25_pipe;

        product_phase3_25_re_pipe_re <= input_pipeline_re_1_under_pipe_49_re * coeffphase3_25_pipe_1;
        product_phase3_25_re_pipe_im <= input_pipeline_re_1_under_pipe_49_im * coeffphase3_25_pipe_1;

        product_phase3_25_re_pipe_1_re <= product_phase3_25_re_pipe_re;
        product_phase3_25_re_pipe_1_im <= product_phase3_25_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process121;

  product_phase3_25_re <= product_phase3_25_re_pipe_1_re;
  product_phase3_25_im <= product_phase3_25_re_pipe_1_im;

  temp_process122 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_50_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_50_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_51_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_51_im <= (OTHERS => '0');
        coeffphase3_26_pipe <= (OTHERS => '0');
        coeffphase3_26_pipe_1 <= (OTHERS => '0');
        product_phase3_26_re_pipe_re <= (OTHERS => '0');
        product_phase3_26_re_pipe_im <= (OTHERS => '0');
        product_phase3_26_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_26_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_50_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_50_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_51_re <= input_pipeline_re_1_under_pipe_50_re;
        input_pipeline_re_1_under_pipe_51_im <= input_pipeline_re_1_under_pipe_50_im;
        coeffphase3_26_pipe <= coeffphase3_26;
        coeffphase3_26_pipe_1 <= coeffphase3_26_pipe;

        product_phase3_26_re_pipe_re <= input_pipeline_re_1_under_pipe_51_re * coeffphase3_26_pipe_1;
        product_phase3_26_re_pipe_im <= input_pipeline_re_1_under_pipe_51_im * coeffphase3_26_pipe_1;

        product_phase3_26_re_pipe_1_re <= product_phase3_26_re_pipe_re;
        product_phase3_26_re_pipe_1_im <= product_phase3_26_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process122;

  product_phase3_26_re <= product_phase3_26_re_pipe_1_re;
  product_phase3_26_im <= product_phase3_26_re_pipe_1_im;

  temp_process123 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_1_under_pipe_52_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_52_im <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_53_re <= (OTHERS => '0');
        input_pipeline_re_1_under_pipe_53_im <= (OTHERS => '0');
        coeffphase3_28_pipe <= (OTHERS => '0');
        coeffphase3_28_pipe_1 <= (OTHERS => '0');
        product_phase3_28_re_pipe_re <= (OTHERS => '0');
        product_phase3_28_re_pipe_im <= (OTHERS => '0');
        product_phase3_28_re_pipe_1_re <= (OTHERS => '0');
        product_phase3_28_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_1_under_pipe_52_re <= input_pipeline_re(1);
        input_pipeline_re_1_under_pipe_52_im <= input_pipeline_im(1);
        input_pipeline_re_1_under_pipe_53_re <= input_pipeline_re_1_under_pipe_52_re;
        input_pipeline_re_1_under_pipe_53_im <= input_pipeline_re_1_under_pipe_52_im;
        coeffphase3_28_pipe <= coeffphase3_28;
        coeffphase3_28_pipe_1 <= coeffphase3_28_pipe;

        product_phase3_28_re_pipe_re <= input_pipeline_re_1_under_pipe_53_re * coeffphase3_28_pipe_1;
        product_phase3_28_re_pipe_im <= input_pipeline_re_1_under_pipe_53_im * coeffphase3_28_pipe_1;

        product_phase3_28_re_pipe_1_re <= product_phase3_28_re_pipe_re;
        product_phase3_28_re_pipe_1_im <= product_phase3_28_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process123;

  product_phase3_28_re <= product_phase3_28_re_pipe_1_re;
  product_phase3_28_im <= product_phase3_28_re_pipe_1_im;

  temp_process124 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_1_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_1_im <= (OTHERS => '0');
        coeffphase4_1_pipe <= (OTHERS => '0');
        coeffphase4_1_pipe_1 <= (OTHERS => '0');
        product_phase4_1_re_pipe_re <= (OTHERS => '0');
        product_phase4_1_re_pipe_im <= (OTHERS => '0');
        product_phase4_1_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_1_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_1_re <= input_pipeline_re_2_under_pipe_re;
        input_pipeline_re_2_under_pipe_1_im <= input_pipeline_re_2_under_pipe_im;
        coeffphase4_1_pipe <= coeffphase4_1;
        coeffphase4_1_pipe_1 <= coeffphase4_1_pipe;

        product_phase4_1_re_pipe_re <= input_pipeline_re_2_under_pipe_1_re * coeffphase4_1_pipe_1;
        product_phase4_1_re_pipe_im <= input_pipeline_re_2_under_pipe_1_im * coeffphase4_1_pipe_1;

        product_phase4_1_re_pipe_1_re <= product_phase4_1_re_pipe_re;
        product_phase4_1_re_pipe_1_im <= product_phase4_1_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process124;

  product_phase4_1_re <= product_phase4_1_re_pipe_1_re;
  product_phase4_1_im <= product_phase4_1_re_pipe_1_im;

  temp_process125 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_2_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_2_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_3_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_3_im <= (OTHERS => '0');
        coeffphase4_3_pipe <= (OTHERS => '0');
        coeffphase4_3_pipe_1 <= (OTHERS => '0');
        product_phase4_3_re_pipe_re <= (OTHERS => '0');
        product_phase4_3_re_pipe_im <= (OTHERS => '0');
        product_phase4_3_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_3_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_2_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_2_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_3_re <= input_pipeline_re_2_under_pipe_2_re;
        input_pipeline_re_2_under_pipe_3_im <= input_pipeline_re_2_under_pipe_2_im;
        coeffphase4_3_pipe <= coeffphase4_3;
        coeffphase4_3_pipe_1 <= coeffphase4_3_pipe;

        product_phase4_3_re_pipe_re <= input_pipeline_re_2_under_pipe_3_re * coeffphase4_3_pipe_1;
        product_phase4_3_re_pipe_im <= input_pipeline_re_2_under_pipe_3_im * coeffphase4_3_pipe_1;

        product_phase4_3_re_pipe_1_re <= product_phase4_3_re_pipe_re;
        product_phase4_3_re_pipe_1_im <= product_phase4_3_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process125;

  product_phase4_3_re <= product_phase4_3_re_pipe_1_re;
  product_phase4_3_im <= product_phase4_3_re_pipe_1_im;

  temp_process126 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_4_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_4_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_5_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_5_im <= (OTHERS => '0');
        coeffphase4_4_pipe <= (OTHERS => '0');
        coeffphase4_4_pipe_1 <= (OTHERS => '0');
        product_phase4_4_re_pipe_re <= (OTHERS => '0');
        product_phase4_4_re_pipe_im <= (OTHERS => '0');
        product_phase4_4_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_4_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_4_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_4_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_5_re <= input_pipeline_re_2_under_pipe_4_re;
        input_pipeline_re_2_under_pipe_5_im <= input_pipeline_re_2_under_pipe_4_im;
        coeffphase4_4_pipe <= coeffphase4_4;
        coeffphase4_4_pipe_1 <= coeffphase4_4_pipe;

        product_phase4_4_re_pipe_re <= input_pipeline_re_2_under_pipe_5_re * coeffphase4_4_pipe_1;
        product_phase4_4_re_pipe_im <= input_pipeline_re_2_under_pipe_5_im * coeffphase4_4_pipe_1;

        product_phase4_4_re_pipe_1_re <= product_phase4_4_re_pipe_re;
        product_phase4_4_re_pipe_1_im <= product_phase4_4_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process126;

  product_phase4_4_re <= product_phase4_4_re_pipe_1_re;
  product_phase4_4_im <= product_phase4_4_re_pipe_1_im;

  temp_process127 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_6_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_6_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_7_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_7_im <= (OTHERS => '0');
        coeffphase4_5_pipe <= (OTHERS => '0');
        coeffphase4_5_pipe_1 <= (OTHERS => '0');
        product_phase4_5_re_pipe_re <= (OTHERS => '0');
        product_phase4_5_re_pipe_im <= (OTHERS => '0');
        product_phase4_5_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_5_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_6_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_6_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_7_re <= input_pipeline_re_2_under_pipe_6_re;
        input_pipeline_re_2_under_pipe_7_im <= input_pipeline_re_2_under_pipe_6_im;
        coeffphase4_5_pipe <= coeffphase4_5;
        coeffphase4_5_pipe_1 <= coeffphase4_5_pipe;

        product_phase4_5_re_pipe_re <= input_pipeline_re_2_under_pipe_7_re * coeffphase4_5_pipe_1;
        product_phase4_5_re_pipe_im <= input_pipeline_re_2_under_pipe_7_im * coeffphase4_5_pipe_1;

        product_phase4_5_re_pipe_1_re <= product_phase4_5_re_pipe_re;
        product_phase4_5_re_pipe_1_im <= product_phase4_5_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process127;

  product_phase4_5_re <= product_phase4_5_re_pipe_1_re;
  product_phase4_5_im <= product_phase4_5_re_pipe_1_im;

  temp_process128 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_8_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_8_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_9_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_9_im <= (OTHERS => '0');
        coeffphase4_6_pipe <= (OTHERS => '0');
        coeffphase4_6_pipe_1 <= (OTHERS => '0');
        product_phase4_6_re_pipe_re <= (OTHERS => '0');
        product_phase4_6_re_pipe_im <= (OTHERS => '0');
        product_phase4_6_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_6_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_8_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_8_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_9_re <= input_pipeline_re_2_under_pipe_8_re;
        input_pipeline_re_2_under_pipe_9_im <= input_pipeline_re_2_under_pipe_8_im;
        coeffphase4_6_pipe <= coeffphase4_6;
        coeffphase4_6_pipe_1 <= coeffphase4_6_pipe;

        product_phase4_6_re_pipe_re <= input_pipeline_re_2_under_pipe_9_re * coeffphase4_6_pipe_1;
        product_phase4_6_re_pipe_im <= input_pipeline_re_2_under_pipe_9_im * coeffphase4_6_pipe_1;

        product_phase4_6_re_pipe_1_re <= product_phase4_6_re_pipe_re;
        product_phase4_6_re_pipe_1_im <= product_phase4_6_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process128;

  product_phase4_6_re <= product_phase4_6_re_pipe_1_re;
  product_phase4_6_im <= product_phase4_6_re_pipe_1_im;

  temp_process129 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_10_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_10_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_11_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_11_im <= (OTHERS => '0');
        coeffphase4_7_pipe <= (OTHERS => '0');
        coeffphase4_7_pipe_1 <= (OTHERS => '0');
        product_phase4_7_re_pipe_re <= (OTHERS => '0');
        product_phase4_7_re_pipe_im <= (OTHERS => '0');
        product_phase4_7_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_7_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_10_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_10_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_11_re <= input_pipeline_re_2_under_pipe_10_re;
        input_pipeline_re_2_under_pipe_11_im <= input_pipeline_re_2_under_pipe_10_im;
        coeffphase4_7_pipe <= coeffphase4_7;
        coeffphase4_7_pipe_1 <= coeffphase4_7_pipe;

        product_phase4_7_re_pipe_re <= input_pipeline_re_2_under_pipe_11_re * coeffphase4_7_pipe_1;
        product_phase4_7_re_pipe_im <= input_pipeline_re_2_under_pipe_11_im * coeffphase4_7_pipe_1;

        product_phase4_7_re_pipe_1_re <= product_phase4_7_re_pipe_re;
        product_phase4_7_re_pipe_1_im <= product_phase4_7_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process129;

  product_phase4_7_re <= product_phase4_7_re_pipe_1_re;
  product_phase4_7_im <= product_phase4_7_re_pipe_1_im;

  temp_process130 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_12_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_12_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_13_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_13_im <= (OTHERS => '0');
        coeffphase4_8_pipe <= (OTHERS => '0');
        coeffphase4_8_pipe_1 <= (OTHERS => '0');
        product_phase4_8_re_pipe_re <= (OTHERS => '0');
        product_phase4_8_re_pipe_im <= (OTHERS => '0');
        product_phase4_8_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_8_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_12_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_12_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_13_re <= input_pipeline_re_2_under_pipe_12_re;
        input_pipeline_re_2_under_pipe_13_im <= input_pipeline_re_2_under_pipe_12_im;
        coeffphase4_8_pipe <= coeffphase4_8;
        coeffphase4_8_pipe_1 <= coeffphase4_8_pipe;

        product_phase4_8_re_pipe_re <= input_pipeline_re_2_under_pipe_13_re * coeffphase4_8_pipe_1;
        product_phase4_8_re_pipe_im <= input_pipeline_re_2_under_pipe_13_im * coeffphase4_8_pipe_1;

        product_phase4_8_re_pipe_1_re <= product_phase4_8_re_pipe_re;
        product_phase4_8_re_pipe_1_im <= product_phase4_8_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process130;

  product_phase4_8_re <= product_phase4_8_re_pipe_1_re;
  product_phase4_8_im <= product_phase4_8_re_pipe_1_im;

  temp_process131 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_14_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_14_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_15_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_15_im <= (OTHERS => '0');
        coeffphase4_9_pipe <= (OTHERS => '0');
        coeffphase4_9_pipe_1 <= (OTHERS => '0');
        product_phase4_9_re_pipe_re <= (OTHERS => '0');
        product_phase4_9_re_pipe_im <= (OTHERS => '0');
        product_phase4_9_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_9_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_14_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_14_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_15_re <= input_pipeline_re_2_under_pipe_14_re;
        input_pipeline_re_2_under_pipe_15_im <= input_pipeline_re_2_under_pipe_14_im;
        coeffphase4_9_pipe <= coeffphase4_9;
        coeffphase4_9_pipe_1 <= coeffphase4_9_pipe;

        product_phase4_9_re_pipe_re <= input_pipeline_re_2_under_pipe_15_re * coeffphase4_9_pipe_1;
        product_phase4_9_re_pipe_im <= input_pipeline_re_2_under_pipe_15_im * coeffphase4_9_pipe_1;

        product_phase4_9_re_pipe_1_re <= product_phase4_9_re_pipe_re;
        product_phase4_9_re_pipe_1_im <= product_phase4_9_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process131;

  product_phase4_9_re <= product_phase4_9_re_pipe_1_re;
  product_phase4_9_im <= product_phase4_9_re_pipe_1_im;

  temp_process132 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_16_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_16_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_17_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_17_im <= (OTHERS => '0');
        coeffphase4_10_pipe <= (OTHERS => '0');
        coeffphase4_10_pipe_1 <= (OTHERS => '0');
        product_phase4_10_re_pipe_re <= (OTHERS => '0');
        product_phase4_10_re_pipe_im <= (OTHERS => '0');
        product_phase4_10_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_10_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_16_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_16_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_17_re <= input_pipeline_re_2_under_pipe_16_re;
        input_pipeline_re_2_under_pipe_17_im <= input_pipeline_re_2_under_pipe_16_im;
        coeffphase4_10_pipe <= coeffphase4_10;
        coeffphase4_10_pipe_1 <= coeffphase4_10_pipe;

        product_phase4_10_re_pipe_re <= input_pipeline_re_2_under_pipe_17_re * coeffphase4_10_pipe_1;
        product_phase4_10_re_pipe_im <= input_pipeline_re_2_under_pipe_17_im * coeffphase4_10_pipe_1;

        product_phase4_10_re_pipe_1_re <= product_phase4_10_re_pipe_re;
        product_phase4_10_re_pipe_1_im <= product_phase4_10_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process132;

  product_phase4_10_re <= product_phase4_10_re_pipe_1_re;
  product_phase4_10_im <= product_phase4_10_re_pipe_1_im;

  temp_process133 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_18_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_18_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_19_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_19_im <= (OTHERS => '0');
        coeffphase4_11_pipe <= (OTHERS => '0');
        coeffphase4_11_pipe_1 <= (OTHERS => '0');
        product_phase4_11_re_pipe_re <= (OTHERS => '0');
        product_phase4_11_re_pipe_im <= (OTHERS => '0');
        product_phase4_11_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_11_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_18_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_18_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_19_re <= input_pipeline_re_2_under_pipe_18_re;
        input_pipeline_re_2_under_pipe_19_im <= input_pipeline_re_2_under_pipe_18_im;
        coeffphase4_11_pipe <= coeffphase4_11;
        coeffphase4_11_pipe_1 <= coeffphase4_11_pipe;

        product_phase4_11_re_pipe_re <= input_pipeline_re_2_under_pipe_19_re * coeffphase4_11_pipe_1;
        product_phase4_11_re_pipe_im <= input_pipeline_re_2_under_pipe_19_im * coeffphase4_11_pipe_1;

        product_phase4_11_re_pipe_1_re <= product_phase4_11_re_pipe_re;
        product_phase4_11_re_pipe_1_im <= product_phase4_11_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process133;

  product_phase4_11_re <= product_phase4_11_re_pipe_1_re;
  product_phase4_11_im <= product_phase4_11_re_pipe_1_im;

  temp_process134 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_20_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_20_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_21_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_21_im <= (OTHERS => '0');
        coeffphase4_12_pipe <= (OTHERS => '0');
        coeffphase4_12_pipe_1 <= (OTHERS => '0');
        product_phase4_12_re_pipe_re <= (OTHERS => '0');
        product_phase4_12_re_pipe_im <= (OTHERS => '0');
        product_phase4_12_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_12_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_20_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_20_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_21_re <= input_pipeline_re_2_under_pipe_20_re;
        input_pipeline_re_2_under_pipe_21_im <= input_pipeline_re_2_under_pipe_20_im;
        coeffphase4_12_pipe <= coeffphase4_12;
        coeffphase4_12_pipe_1 <= coeffphase4_12_pipe;

        product_phase4_12_re_pipe_re <= input_pipeline_re_2_under_pipe_21_re * coeffphase4_12_pipe_1;
        product_phase4_12_re_pipe_im <= input_pipeline_re_2_under_pipe_21_im * coeffphase4_12_pipe_1;

        product_phase4_12_re_pipe_1_re <= product_phase4_12_re_pipe_re;
        product_phase4_12_re_pipe_1_im <= product_phase4_12_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process134;

  product_phase4_12_re <= product_phase4_12_re_pipe_1_re;
  product_phase4_12_im <= product_phase4_12_re_pipe_1_im;

  temp_process135 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_22_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_22_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_23_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_23_im <= (OTHERS => '0');
        coeffphase4_13_pipe <= (OTHERS => '0');
        coeffphase4_13_pipe_1 <= (OTHERS => '0');
        product_phase4_13_re_pipe_re <= (OTHERS => '0');
        product_phase4_13_re_pipe_im <= (OTHERS => '0');
        product_phase4_13_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_13_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_22_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_22_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_23_re <= input_pipeline_re_2_under_pipe_22_re;
        input_pipeline_re_2_under_pipe_23_im <= input_pipeline_re_2_under_pipe_22_im;
        coeffphase4_13_pipe <= coeffphase4_13;
        coeffphase4_13_pipe_1 <= coeffphase4_13_pipe;

        product_phase4_13_re_pipe_re <= input_pipeline_re_2_under_pipe_23_re * coeffphase4_13_pipe_1;
        product_phase4_13_re_pipe_im <= input_pipeline_re_2_under_pipe_23_im * coeffphase4_13_pipe_1;

        product_phase4_13_re_pipe_1_re <= product_phase4_13_re_pipe_re;
        product_phase4_13_re_pipe_1_im <= product_phase4_13_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process135;

  product_phase4_13_re <= product_phase4_13_re_pipe_1_re;
  product_phase4_13_im <= product_phase4_13_re_pipe_1_im;

  temp_process136 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_24_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_24_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_25_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_25_im <= (OTHERS => '0');
        coeffphase4_14_pipe <= (OTHERS => '0');
        coeffphase4_14_pipe_1 <= (OTHERS => '0');
        product_phase4_14_re_pipe_re <= (OTHERS => '0');
        product_phase4_14_re_pipe_im <= (OTHERS => '0');
        product_phase4_14_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_14_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_24_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_24_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_25_re <= input_pipeline_re_2_under_pipe_24_re;
        input_pipeline_re_2_under_pipe_25_im <= input_pipeline_re_2_under_pipe_24_im;
        coeffphase4_14_pipe <= coeffphase4_14;
        coeffphase4_14_pipe_1 <= coeffphase4_14_pipe;

        product_phase4_14_re_pipe_re <= input_pipeline_re_2_under_pipe_25_re * coeffphase4_14_pipe_1;
        product_phase4_14_re_pipe_im <= input_pipeline_re_2_under_pipe_25_im * coeffphase4_14_pipe_1;

        product_phase4_14_re_pipe_1_re <= product_phase4_14_re_pipe_re;
        product_phase4_14_re_pipe_1_im <= product_phase4_14_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process136;

  product_phase4_14_re <= product_phase4_14_re_pipe_1_re;
  product_phase4_14_im <= product_phase4_14_re_pipe_1_im;

  temp_process137 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_26_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_26_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_27_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_27_im <= (OTHERS => '0');
        coeffphase4_15_pipe <= (OTHERS => '0');
        coeffphase4_15_pipe_1 <= (OTHERS => '0');
        product_phase4_15_re_pipe_re <= (OTHERS => '0');
        product_phase4_15_re_pipe_im <= (OTHERS => '0');
        product_phase4_15_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_15_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_26_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_26_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_27_re <= input_pipeline_re_2_under_pipe_26_re;
        input_pipeline_re_2_under_pipe_27_im <= input_pipeline_re_2_under_pipe_26_im;
        coeffphase4_15_pipe <= coeffphase4_15;
        coeffphase4_15_pipe_1 <= coeffphase4_15_pipe;

        product_phase4_15_re_pipe_re <= input_pipeline_re_2_under_pipe_27_re * coeffphase4_15_pipe_1;
        product_phase4_15_re_pipe_im <= input_pipeline_re_2_under_pipe_27_im * coeffphase4_15_pipe_1;

        product_phase4_15_re_pipe_1_re <= product_phase4_15_re_pipe_re;
        product_phase4_15_re_pipe_1_im <= product_phase4_15_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process137;

  product_phase4_15_re <= product_phase4_15_re_pipe_1_re;
  product_phase4_15_im <= product_phase4_15_re_pipe_1_im;

  temp_process138 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_28_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_28_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_29_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_29_im <= (OTHERS => '0');
        coeffphase4_16_pipe <= (OTHERS => '0');
        coeffphase4_16_pipe_1 <= (OTHERS => '0');
        product_phase4_16_re_pipe_re <= (OTHERS => '0');
        product_phase4_16_re_pipe_im <= (OTHERS => '0');
        product_phase4_16_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_16_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_28_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_28_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_29_re <= input_pipeline_re_2_under_pipe_28_re;
        input_pipeline_re_2_under_pipe_29_im <= input_pipeline_re_2_under_pipe_28_im;
        coeffphase4_16_pipe <= coeffphase4_16;
        coeffphase4_16_pipe_1 <= coeffphase4_16_pipe;

        product_phase4_16_re_pipe_re <= input_pipeline_re_2_under_pipe_29_re * coeffphase4_16_pipe_1;
        product_phase4_16_re_pipe_im <= input_pipeline_re_2_under_pipe_29_im * coeffphase4_16_pipe_1;

        product_phase4_16_re_pipe_1_re <= product_phase4_16_re_pipe_re;
        product_phase4_16_re_pipe_1_im <= product_phase4_16_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process138;

  product_phase4_16_re <= product_phase4_16_re_pipe_1_re;
  product_phase4_16_im <= product_phase4_16_re_pipe_1_im;

  temp_process139 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_30_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_30_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_31_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_31_im <= (OTHERS => '0');
        coeffphase4_17_pipe <= (OTHERS => '0');
        coeffphase4_17_pipe_1 <= (OTHERS => '0');
        product_phase4_17_re_pipe_re <= (OTHERS => '0');
        product_phase4_17_re_pipe_im <= (OTHERS => '0');
        product_phase4_17_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_17_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_30_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_30_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_31_re <= input_pipeline_re_2_under_pipe_30_re;
        input_pipeline_re_2_under_pipe_31_im <= input_pipeline_re_2_under_pipe_30_im;
        coeffphase4_17_pipe <= coeffphase4_17;
        coeffphase4_17_pipe_1 <= coeffphase4_17_pipe;

        product_phase4_17_re_pipe_re <= input_pipeline_re_2_under_pipe_31_re * coeffphase4_17_pipe_1;
        product_phase4_17_re_pipe_im <= input_pipeline_re_2_under_pipe_31_im * coeffphase4_17_pipe_1;

        product_phase4_17_re_pipe_1_re <= product_phase4_17_re_pipe_re;
        product_phase4_17_re_pipe_1_im <= product_phase4_17_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process139;

  product_phase4_17_re <= product_phase4_17_re_pipe_1_re;
  product_phase4_17_im <= product_phase4_17_re_pipe_1_im;

  temp_process140 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_32_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_32_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_33_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_33_im <= (OTHERS => '0');
        coeffphase4_18_pipe <= (OTHERS => '0');
        coeffphase4_18_pipe_1 <= (OTHERS => '0');
        product_phase4_18_re_pipe_re <= (OTHERS => '0');
        product_phase4_18_re_pipe_im <= (OTHERS => '0');
        product_phase4_18_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_18_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_32_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_32_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_33_re <= input_pipeline_re_2_under_pipe_32_re;
        input_pipeline_re_2_under_pipe_33_im <= input_pipeline_re_2_under_pipe_32_im;
        coeffphase4_18_pipe <= coeffphase4_18;
        coeffphase4_18_pipe_1 <= coeffphase4_18_pipe;

        product_phase4_18_re_pipe_re <= input_pipeline_re_2_under_pipe_33_re * coeffphase4_18_pipe_1;
        product_phase4_18_re_pipe_im <= input_pipeline_re_2_under_pipe_33_im * coeffphase4_18_pipe_1;

        product_phase4_18_re_pipe_1_re <= product_phase4_18_re_pipe_re;
        product_phase4_18_re_pipe_1_im <= product_phase4_18_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process140;

  product_phase4_18_re <= product_phase4_18_re_pipe_1_re;
  product_phase4_18_im <= product_phase4_18_re_pipe_1_im;

  temp_process141 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_34_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_34_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_35_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_35_im <= (OTHERS => '0');
        coeffphase4_19_pipe <= (OTHERS => '0');
        coeffphase4_19_pipe_1 <= (OTHERS => '0');
        product_phase4_19_re_pipe_re <= (OTHERS => '0');
        product_phase4_19_re_pipe_im <= (OTHERS => '0');
        product_phase4_19_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_19_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_34_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_34_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_35_re <= input_pipeline_re_2_under_pipe_34_re;
        input_pipeline_re_2_under_pipe_35_im <= input_pipeline_re_2_under_pipe_34_im;
        coeffphase4_19_pipe <= coeffphase4_19;
        coeffphase4_19_pipe_1 <= coeffphase4_19_pipe;

        product_phase4_19_re_pipe_re <= input_pipeline_re_2_under_pipe_35_re * coeffphase4_19_pipe_1;
        product_phase4_19_re_pipe_im <= input_pipeline_re_2_under_pipe_35_im * coeffphase4_19_pipe_1;

        product_phase4_19_re_pipe_1_re <= product_phase4_19_re_pipe_re;
        product_phase4_19_re_pipe_1_im <= product_phase4_19_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process141;

  product_phase4_19_re <= product_phase4_19_re_pipe_1_re;
  product_phase4_19_im <= product_phase4_19_re_pipe_1_im;

  temp_process142 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_36_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_36_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_37_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_37_im <= (OTHERS => '0');
        coeffphase4_20_pipe <= (OTHERS => '0');
        coeffphase4_20_pipe_1 <= (OTHERS => '0');
        product_phase4_20_re_pipe_re <= (OTHERS => '0');
        product_phase4_20_re_pipe_im <= (OTHERS => '0');
        product_phase4_20_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_20_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_36_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_36_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_37_re <= input_pipeline_re_2_under_pipe_36_re;
        input_pipeline_re_2_under_pipe_37_im <= input_pipeline_re_2_under_pipe_36_im;
        coeffphase4_20_pipe <= coeffphase4_20;
        coeffphase4_20_pipe_1 <= coeffphase4_20_pipe;

        product_phase4_20_re_pipe_re <= input_pipeline_re_2_under_pipe_37_re * coeffphase4_20_pipe_1;
        product_phase4_20_re_pipe_im <= input_pipeline_re_2_under_pipe_37_im * coeffphase4_20_pipe_1;

        product_phase4_20_re_pipe_1_re <= product_phase4_20_re_pipe_re;
        product_phase4_20_re_pipe_1_im <= product_phase4_20_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process142;

  product_phase4_20_re <= product_phase4_20_re_pipe_1_re;
  product_phase4_20_im <= product_phase4_20_re_pipe_1_im;

  temp_process143 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_38_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_38_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_39_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_39_im <= (OTHERS => '0');
        coeffphase4_21_pipe <= (OTHERS => '0');
        coeffphase4_21_pipe_1 <= (OTHERS => '0');
        product_phase4_21_re_pipe_re <= (OTHERS => '0');
        product_phase4_21_re_pipe_im <= (OTHERS => '0');
        product_phase4_21_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_21_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_38_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_38_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_39_re <= input_pipeline_re_2_under_pipe_38_re;
        input_pipeline_re_2_under_pipe_39_im <= input_pipeline_re_2_under_pipe_38_im;
        coeffphase4_21_pipe <= coeffphase4_21;
        coeffphase4_21_pipe_1 <= coeffphase4_21_pipe;

        product_phase4_21_re_pipe_re <= input_pipeline_re_2_under_pipe_39_re * coeffphase4_21_pipe_1;
        product_phase4_21_re_pipe_im <= input_pipeline_re_2_under_pipe_39_im * coeffphase4_21_pipe_1;

        product_phase4_21_re_pipe_1_re <= product_phase4_21_re_pipe_re;
        product_phase4_21_re_pipe_1_im <= product_phase4_21_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process143;

  product_phase4_21_re <= product_phase4_21_re_pipe_1_re;
  product_phase4_21_im <= product_phase4_21_re_pipe_1_im;

  temp_process144 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_40_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_40_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_41_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_41_im <= (OTHERS => '0');
        coeffphase4_22_pipe <= (OTHERS => '0');
        coeffphase4_22_pipe_1 <= (OTHERS => '0');
        product_phase4_22_re_pipe_re <= (OTHERS => '0');
        product_phase4_22_re_pipe_im <= (OTHERS => '0');
        product_phase4_22_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_22_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_40_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_40_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_41_re <= input_pipeline_re_2_under_pipe_40_re;
        input_pipeline_re_2_under_pipe_41_im <= input_pipeline_re_2_under_pipe_40_im;
        coeffphase4_22_pipe <= coeffphase4_22;
        coeffphase4_22_pipe_1 <= coeffphase4_22_pipe;

        product_phase4_22_re_pipe_re <= input_pipeline_re_2_under_pipe_41_re * coeffphase4_22_pipe_1;
        product_phase4_22_re_pipe_im <= input_pipeline_re_2_under_pipe_41_im * coeffphase4_22_pipe_1;

        product_phase4_22_re_pipe_1_re <= product_phase4_22_re_pipe_re;
        product_phase4_22_re_pipe_1_im <= product_phase4_22_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process144;

  product_phase4_22_re <= product_phase4_22_re_pipe_1_re;
  product_phase4_22_im <= product_phase4_22_re_pipe_1_im;

  temp_process145 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_42_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_42_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_43_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_43_im <= (OTHERS => '0');
        coeffphase4_23_pipe <= (OTHERS => '0');
        coeffphase4_23_pipe_1 <= (OTHERS => '0');
        product_phase4_23_re_pipe_re <= (OTHERS => '0');
        product_phase4_23_re_pipe_im <= (OTHERS => '0');
        product_phase4_23_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_23_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_42_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_42_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_43_re <= input_pipeline_re_2_under_pipe_42_re;
        input_pipeline_re_2_under_pipe_43_im <= input_pipeline_re_2_under_pipe_42_im;
        coeffphase4_23_pipe <= coeffphase4_23;
        coeffphase4_23_pipe_1 <= coeffphase4_23_pipe;

        product_phase4_23_re_pipe_re <= input_pipeline_re_2_under_pipe_43_re * coeffphase4_23_pipe_1;
        product_phase4_23_re_pipe_im <= input_pipeline_re_2_under_pipe_43_im * coeffphase4_23_pipe_1;

        product_phase4_23_re_pipe_1_re <= product_phase4_23_re_pipe_re;
        product_phase4_23_re_pipe_1_im <= product_phase4_23_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process145;

  product_phase4_23_re <= product_phase4_23_re_pipe_1_re;
  product_phase4_23_im <= product_phase4_23_re_pipe_1_im;

  temp_process146 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_44_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_44_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_45_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_45_im <= (OTHERS => '0');
        coeffphase4_24_pipe <= (OTHERS => '0');
        coeffphase4_24_pipe_1 <= (OTHERS => '0');
        product_phase4_24_re_pipe_re <= (OTHERS => '0');
        product_phase4_24_re_pipe_im <= (OTHERS => '0');
        product_phase4_24_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_24_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_44_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_44_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_45_re <= input_pipeline_re_2_under_pipe_44_re;
        input_pipeline_re_2_under_pipe_45_im <= input_pipeline_re_2_under_pipe_44_im;
        coeffphase4_24_pipe <= coeffphase4_24;
        coeffphase4_24_pipe_1 <= coeffphase4_24_pipe;

        product_phase4_24_re_pipe_re <= input_pipeline_re_2_under_pipe_45_re * coeffphase4_24_pipe_1;
        product_phase4_24_re_pipe_im <= input_pipeline_re_2_under_pipe_45_im * coeffphase4_24_pipe_1;

        product_phase4_24_re_pipe_1_re <= product_phase4_24_re_pipe_re;
        product_phase4_24_re_pipe_1_im <= product_phase4_24_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process146;

  product_phase4_24_re <= product_phase4_24_re_pipe_1_re;
  product_phase4_24_im <= product_phase4_24_re_pipe_1_im;

  temp_process147 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_46_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_46_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_47_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_47_im <= (OTHERS => '0');
        coeffphase4_25_pipe <= (OTHERS => '0');
        coeffphase4_25_pipe_1 <= (OTHERS => '0');
        product_phase4_25_re_pipe_re <= (OTHERS => '0');
        product_phase4_25_re_pipe_im <= (OTHERS => '0');
        product_phase4_25_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_25_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_46_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_46_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_47_re <= input_pipeline_re_2_under_pipe_46_re;
        input_pipeline_re_2_under_pipe_47_im <= input_pipeline_re_2_under_pipe_46_im;
        coeffphase4_25_pipe <= coeffphase4_25;
        coeffphase4_25_pipe_1 <= coeffphase4_25_pipe;

        product_phase4_25_re_pipe_re <= input_pipeline_re_2_under_pipe_47_re * coeffphase4_25_pipe_1;
        product_phase4_25_re_pipe_im <= input_pipeline_re_2_under_pipe_47_im * coeffphase4_25_pipe_1;

        product_phase4_25_re_pipe_1_re <= product_phase4_25_re_pipe_re;
        product_phase4_25_re_pipe_1_im <= product_phase4_25_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process147;

  product_phase4_25_re <= product_phase4_25_re_pipe_1_re;
  product_phase4_25_im <= product_phase4_25_re_pipe_1_im;

  temp_process148 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_48_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_48_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_49_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_49_im <= (OTHERS => '0');
        coeffphase4_26_pipe <= (OTHERS => '0');
        coeffphase4_26_pipe_1 <= (OTHERS => '0');
        product_phase4_26_re_pipe_re <= (OTHERS => '0');
        product_phase4_26_re_pipe_im <= (OTHERS => '0');
        product_phase4_26_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_26_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_48_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_48_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_49_re <= input_pipeline_re_2_under_pipe_48_re;
        input_pipeline_re_2_under_pipe_49_im <= input_pipeline_re_2_under_pipe_48_im;
        coeffphase4_26_pipe <= coeffphase4_26;
        coeffphase4_26_pipe_1 <= coeffphase4_26_pipe;

        product_phase4_26_re_pipe_re <= input_pipeline_re_2_under_pipe_49_re * coeffphase4_26_pipe_1;
        product_phase4_26_re_pipe_im <= input_pipeline_re_2_under_pipe_49_im * coeffphase4_26_pipe_1;

        product_phase4_26_re_pipe_1_re <= product_phase4_26_re_pipe_re;
        product_phase4_26_re_pipe_1_im <= product_phase4_26_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process148;

  product_phase4_26_re <= product_phase4_26_re_pipe_1_re;
  product_phase4_26_im <= product_phase4_26_re_pipe_1_im;

  temp_process149 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_50_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_50_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_51_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_51_im <= (OTHERS => '0');
        coeffphase4_27_pipe <= (OTHERS => '0');
        coeffphase4_27_pipe_1 <= (OTHERS => '0');
        product_phase4_27_re_pipe_re <= (OTHERS => '0');
        product_phase4_27_re_pipe_im <= (OTHERS => '0');
        product_phase4_27_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_27_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_50_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_50_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_51_re <= input_pipeline_re_2_under_pipe_50_re;
        input_pipeline_re_2_under_pipe_51_im <= input_pipeline_re_2_under_pipe_50_im;
        coeffphase4_27_pipe <= coeffphase4_27;
        coeffphase4_27_pipe_1 <= coeffphase4_27_pipe;

        product_phase4_27_re_pipe_re <= input_pipeline_re_2_under_pipe_51_re * coeffphase4_27_pipe_1;
        product_phase4_27_re_pipe_im <= input_pipeline_re_2_under_pipe_51_im * coeffphase4_27_pipe_1;

        product_phase4_27_re_pipe_1_re <= product_phase4_27_re_pipe_re;
        product_phase4_27_re_pipe_1_im <= product_phase4_27_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process149;

  product_phase4_27_re <= product_phase4_27_re_pipe_1_re;
  product_phase4_27_im <= product_phase4_27_re_pipe_1_im;

  temp_process150 : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        input_pipeline_re_2_under_pipe_52_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_52_im <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_53_re <= (OTHERS => '0');
        input_pipeline_re_2_under_pipe_53_im <= (OTHERS => '0');
        coeffphase4_28_pipe <= (OTHERS => '0');
        coeffphase4_28_pipe_1 <= (OTHERS => '0');
        product_phase4_28_re_pipe_re <= (OTHERS => '0');
        product_phase4_28_re_pipe_im <= (OTHERS => '0');
        product_phase4_28_re_pipe_1_re <= (OTHERS => '0');
        product_phase4_28_re_pipe_1_im <= (OTHERS => '0');
      ELSIF enb_1_2_1 = '1' THEN
        input_pipeline_re_2_under_pipe_52_re <= input_pipeline_re(2);
        input_pipeline_re_2_under_pipe_52_im <= input_pipeline_im(2);
        input_pipeline_re_2_under_pipe_53_re <= input_pipeline_re_2_under_pipe_52_re;
        input_pipeline_re_2_under_pipe_53_im <= input_pipeline_re_2_under_pipe_52_im;
        coeffphase4_28_pipe <= coeffphase4_28;
        coeffphase4_28_pipe_1 <= coeffphase4_28_pipe;

        product_phase4_28_re_pipe_re <= input_pipeline_re_2_under_pipe_53_re * coeffphase4_28_pipe_1;
        product_phase4_28_re_pipe_im <= input_pipeline_re_2_under_pipe_53_im * coeffphase4_28_pipe_1;

        product_phase4_28_re_pipe_1_re <= product_phase4_28_re_pipe_re;
        product_phase4_28_re_pipe_1_im <= product_phase4_28_re_pipe_im;
      END IF;
    END IF;
  END PROCESS temp_process150;

  product_phase4_28_re <= product_phase4_28_re_pipe_1_re;
  product_phase4_28_im <= product_phase4_28_re_pipe_1_im;

  add_cast <= resize(product_phase1_1_re, 37);
  add_cast_1 <= resize(product_phase2_1_re, 37);
  add_temp <= resize(add_cast, 38) + resize(add_cast_1, 38);
  polyadd_1_re <= add_temp(36 DOWNTO 0);

  add_cast_2 <= resize(product_phase1_1_im, 37);
  add_cast_3 <= resize(product_phase2_1_im, 37);
  add_temp_1 <= resize(add_cast_2, 38) + resize(add_cast_3, 38);
  polyadd_1_im <= add_temp_1(36 DOWNTO 0);

  add_cast_4 <= polyadd_1_re;
  add_cast_5 <= resize(product_phase3_1_re, 37);
  add_temp_2 <= resize(add_cast_4, 38) + resize(add_cast_5, 38);
  polyadd_1_1_re <= add_temp_2(36 DOWNTO 0);

  add_cast_6 <= polyadd_1_im;
  add_cast_7 <= resize(product_phase3_1_im, 37);
  add_temp_3 <= resize(add_cast_6, 38) + resize(add_cast_7, 38);
  polyadd_1_1_im <= add_temp_3(36 DOWNTO 0);

  add_cast_8 <= polyadd_1_1_re;
  add_cast_9 <= resize(product_phase4_1_re, 37);
  add_temp_4 <= resize(add_cast_8, 38) + resize(add_cast_9, 38);
  polyadd_1_2_re <= add_temp_4(36 DOWNTO 0);

  add_cast_10 <= polyadd_1_1_im;
  add_cast_11 <= resize(product_phase4_1_im, 37);
  add_temp_5 <= resize(add_cast_10, 38) + resize(add_cast_11, 38);
  polyadd_1_2_im <= add_temp_5(36 DOWNTO 0);

  add_cast_12 <= resize(product_phase1_2_re, 37);
  add_cast_13 <= resize(product_phase2_2_re, 37);
  add_temp_6 <= resize(add_cast_12, 38) + resize(add_cast_13, 38);
  polyadd_2_re <= add_temp_6(36 DOWNTO 0);

  add_cast_14 <= resize(product_phase1_2_im, 37);
  add_cast_15 <= resize(product_phase2_2_im, 37);
  add_temp_7 <= resize(add_cast_14, 38) + resize(add_cast_15, 38);
  polyadd_2_im <= add_temp_7(36 DOWNTO 0);

  add_cast_16 <= polyadd_2_re;
  add_cast_17 <= resize(product_phase3_2_re, 37);
  add_temp_8 <= resize(add_cast_16, 38) + resize(add_cast_17, 38);
  polyadd_2_1_re <= add_temp_8(36 DOWNTO 0);

  add_cast_18 <= polyadd_2_im;
  add_cast_19 <= resize(product_phase3_2_im, 37);
  add_temp_9 <= resize(add_cast_18, 38) + resize(add_cast_19, 38);
  polyadd_2_1_im <= add_temp_9(36 DOWNTO 0);

  add_cast_20 <= resize(product_phase1_3_re, 37);
  add_cast_21 <= resize(product_phase2_3_re, 37);
  add_temp_10 <= resize(add_cast_20, 38) + resize(add_cast_21, 38);
  polyadd_3_re <= add_temp_10(36 DOWNTO 0);

  add_cast_22 <= resize(product_phase1_3_im, 37);
  add_cast_23 <= resize(product_phase2_3_im, 37);
  add_temp_11 <= resize(add_cast_22, 38) + resize(add_cast_23, 38);
  polyadd_3_im <= add_temp_11(36 DOWNTO 0);

  add_cast_24 <= polyadd_3_re;
  add_cast_25 <= resize(product_phase3_3_re, 37);
  add_temp_12 <= resize(add_cast_24, 38) + resize(add_cast_25, 38);
  polyadd_3_1_re <= add_temp_12(36 DOWNTO 0);

  add_cast_26 <= polyadd_3_im;
  add_cast_27 <= resize(product_phase3_3_im, 37);
  add_temp_13 <= resize(add_cast_26, 38) + resize(add_cast_27, 38);
  polyadd_3_1_im <= add_temp_13(36 DOWNTO 0);

  add_cast_28 <= polyadd_3_1_re;
  add_cast_29 <= resize(product_phase4_3_re, 37);
  add_temp_14 <= resize(add_cast_28, 38) + resize(add_cast_29, 38);
  polyadd_3_2_re <= add_temp_14(36 DOWNTO 0);

  add_cast_30 <= polyadd_3_1_im;
  add_cast_31 <= resize(product_phase4_3_im, 37);
  add_temp_15 <= resize(add_cast_30, 38) + resize(add_cast_31, 38);
  polyadd_3_2_im <= add_temp_15(36 DOWNTO 0);

  add_cast_32 <= resize(product_phase1_4_re, 37);
  add_cast_33 <= resize(product_phase2_4_re, 37);
  add_temp_16 <= resize(add_cast_32, 38) + resize(add_cast_33, 38);
  polyadd_4_re <= add_temp_16(36 DOWNTO 0);

  add_cast_34 <= resize(product_phase1_4_im, 37);
  add_cast_35 <= resize(product_phase2_4_im, 37);
  add_temp_17 <= resize(add_cast_34, 38) + resize(add_cast_35, 38);
  polyadd_4_im <= add_temp_17(36 DOWNTO 0);

  add_cast_36 <= polyadd_4_re;
  add_cast_37 <= resize(product_phase3_4_re, 37);
  add_temp_18 <= resize(add_cast_36, 38) + resize(add_cast_37, 38);
  polyadd_4_1_re <= add_temp_18(36 DOWNTO 0);

  add_cast_38 <= polyadd_4_im;
  add_cast_39 <= resize(product_phase3_4_im, 37);
  add_temp_19 <= resize(add_cast_38, 38) + resize(add_cast_39, 38);
  polyadd_4_1_im <= add_temp_19(36 DOWNTO 0);

  add_cast_40 <= polyadd_4_1_re;
  add_cast_41 <= resize(product_phase4_4_re, 37);
  add_temp_20 <= resize(add_cast_40, 38) + resize(add_cast_41, 38);
  polyadd_4_2_re <= add_temp_20(36 DOWNTO 0);

  add_cast_42 <= polyadd_4_1_im;
  add_cast_43 <= resize(product_phase4_4_im, 37);
  add_temp_21 <= resize(add_cast_42, 38) + resize(add_cast_43, 38);
  polyadd_4_2_im <= add_temp_21(36 DOWNTO 0);

  add_cast_44 <= resize(product_phase1_5_re, 37);
  add_cast_45 <= resize(product_phase2_5_re, 37);
  add_temp_22 <= resize(add_cast_44, 38) + resize(add_cast_45, 38);
  polyadd_5_re <= add_temp_22(36 DOWNTO 0);

  add_cast_46 <= resize(product_phase1_5_im, 37);
  add_cast_47 <= resize(product_phase2_5_im, 37);
  add_temp_23 <= resize(add_cast_46, 38) + resize(add_cast_47, 38);
  polyadd_5_im <= add_temp_23(36 DOWNTO 0);

  add_cast_48 <= polyadd_5_re;
  add_cast_49 <= resize(product_phase3_5_re, 37);
  add_temp_24 <= resize(add_cast_48, 38) + resize(add_cast_49, 38);
  polyadd_5_1_re <= add_temp_24(36 DOWNTO 0);

  add_cast_50 <= polyadd_5_im;
  add_cast_51 <= resize(product_phase3_5_im, 37);
  add_temp_25 <= resize(add_cast_50, 38) + resize(add_cast_51, 38);
  polyadd_5_1_im <= add_temp_25(36 DOWNTO 0);

  add_cast_52 <= polyadd_5_1_re;
  add_cast_53 <= resize(product_phase4_5_re, 37);
  add_temp_26 <= resize(add_cast_52, 38) + resize(add_cast_53, 38);
  polyadd_5_2_re <= add_temp_26(36 DOWNTO 0);

  add_cast_54 <= polyadd_5_1_im;
  add_cast_55 <= resize(product_phase4_5_im, 37);
  add_temp_27 <= resize(add_cast_54, 38) + resize(add_cast_55, 38);
  polyadd_5_2_im <= add_temp_27(36 DOWNTO 0);

  add_cast_56 <= resize(product_phase1_6_re, 37);
  add_cast_57 <= resize(product_phase2_6_re, 37);
  add_temp_28 <= resize(add_cast_56, 38) + resize(add_cast_57, 38);
  polyadd_6_re <= add_temp_28(36 DOWNTO 0);

  add_cast_58 <= resize(product_phase1_6_im, 37);
  add_cast_59 <= resize(product_phase2_6_im, 37);
  add_temp_29 <= resize(add_cast_58, 38) + resize(add_cast_59, 38);
  polyadd_6_im <= add_temp_29(36 DOWNTO 0);

  add_cast_60 <= polyadd_6_re;
  add_cast_61 <= resize(product_phase3_6_re, 37);
  add_temp_30 <= resize(add_cast_60, 38) + resize(add_cast_61, 38);
  polyadd_6_1_re <= add_temp_30(36 DOWNTO 0);

  add_cast_62 <= polyadd_6_im;
  add_cast_63 <= resize(product_phase3_6_im, 37);
  add_temp_31 <= resize(add_cast_62, 38) + resize(add_cast_63, 38);
  polyadd_6_1_im <= add_temp_31(36 DOWNTO 0);

  add_cast_64 <= polyadd_6_1_re;
  add_cast_65 <= resize(product_phase4_6_re, 37);
  add_temp_32 <= resize(add_cast_64, 38) + resize(add_cast_65, 38);
  polyadd_6_2_re <= add_temp_32(36 DOWNTO 0);

  add_cast_66 <= polyadd_6_1_im;
  add_cast_67 <= resize(product_phase4_6_im, 37);
  add_temp_33 <= resize(add_cast_66, 38) + resize(add_cast_67, 38);
  polyadd_6_2_im <= add_temp_33(36 DOWNTO 0);

  add_cast_68 <= resize(product_phase1_7_re, 37);
  add_cast_69 <= resize(product_phase2_7_re, 37);
  add_temp_34 <= resize(add_cast_68, 38) + resize(add_cast_69, 38);
  polyadd_7_re <= add_temp_34(36 DOWNTO 0);

  add_cast_70 <= resize(product_phase1_7_im, 37);
  add_cast_71 <= resize(product_phase2_7_im, 37);
  add_temp_35 <= resize(add_cast_70, 38) + resize(add_cast_71, 38);
  polyadd_7_im <= add_temp_35(36 DOWNTO 0);

  add_cast_72 <= polyadd_7_re;
  add_cast_73 <= resize(product_phase3_7_re, 37);
  add_temp_36 <= resize(add_cast_72, 38) + resize(add_cast_73, 38);
  polyadd_7_1_re <= add_temp_36(36 DOWNTO 0);

  add_cast_74 <= polyadd_7_im;
  add_cast_75 <= resize(product_phase3_7_im, 37);
  add_temp_37 <= resize(add_cast_74, 38) + resize(add_cast_75, 38);
  polyadd_7_1_im <= add_temp_37(36 DOWNTO 0);

  add_cast_76 <= polyadd_7_1_re;
  add_cast_77 <= resize(product_phase4_7_re, 37);
  add_temp_38 <= resize(add_cast_76, 38) + resize(add_cast_77, 38);
  polyadd_7_2_re <= add_temp_38(36 DOWNTO 0);

  add_cast_78 <= polyadd_7_1_im;
  add_cast_79 <= resize(product_phase4_7_im, 37);
  add_temp_39 <= resize(add_cast_78, 38) + resize(add_cast_79, 38);
  polyadd_7_2_im <= add_temp_39(36 DOWNTO 0);

  add_cast_80 <= resize(product_phase1_8_re, 37);
  add_cast_81 <= resize(product_phase2_8_re, 37);
  add_temp_40 <= resize(add_cast_80, 38) + resize(add_cast_81, 38);
  polyadd_8_re <= add_temp_40(36 DOWNTO 0);

  add_cast_82 <= resize(product_phase1_8_im, 37);
  add_cast_83 <= resize(product_phase2_8_im, 37);
  add_temp_41 <= resize(add_cast_82, 38) + resize(add_cast_83, 38);
  polyadd_8_im <= add_temp_41(36 DOWNTO 0);

  add_cast_84 <= polyadd_8_re;
  add_cast_85 <= resize(product_phase3_8_re, 37);
  add_temp_42 <= resize(add_cast_84, 38) + resize(add_cast_85, 38);
  polyadd_8_1_re <= add_temp_42(36 DOWNTO 0);

  add_cast_86 <= polyadd_8_im;
  add_cast_87 <= resize(product_phase3_8_im, 37);
  add_temp_43 <= resize(add_cast_86, 38) + resize(add_cast_87, 38);
  polyadd_8_1_im <= add_temp_43(36 DOWNTO 0);

  add_cast_88 <= polyadd_8_1_re;
  add_cast_89 <= resize(product_phase4_8_re, 37);
  add_temp_44 <= resize(add_cast_88, 38) + resize(add_cast_89, 38);
  polyadd_8_2_re <= add_temp_44(36 DOWNTO 0);

  add_cast_90 <= polyadd_8_1_im;
  add_cast_91 <= resize(product_phase4_8_im, 37);
  add_temp_45 <= resize(add_cast_90, 38) + resize(add_cast_91, 38);
  polyadd_8_2_im <= add_temp_45(36 DOWNTO 0);

  add_cast_92 <= resize(product_phase1_9_re, 37);
  add_cast_93 <= resize(product_phase2_9_re, 37);
  add_temp_46 <= resize(add_cast_92, 38) + resize(add_cast_93, 38);
  polyadd_9_re <= add_temp_46(36 DOWNTO 0);

  add_cast_94 <= resize(product_phase1_9_im, 37);
  add_cast_95 <= resize(product_phase2_9_im, 37);
  add_temp_47 <= resize(add_cast_94, 38) + resize(add_cast_95, 38);
  polyadd_9_im <= add_temp_47(36 DOWNTO 0);

  add_cast_96 <= polyadd_9_re;
  add_cast_97 <= resize(product_phase3_9_re, 37);
  add_temp_48 <= resize(add_cast_96, 38) + resize(add_cast_97, 38);
  polyadd_9_1_re <= add_temp_48(36 DOWNTO 0);

  add_cast_98 <= polyadd_9_im;
  add_cast_99 <= resize(product_phase3_9_im, 37);
  add_temp_49 <= resize(add_cast_98, 38) + resize(add_cast_99, 38);
  polyadd_9_1_im <= add_temp_49(36 DOWNTO 0);

  add_cast_100 <= polyadd_9_1_re;
  add_cast_101 <= resize(product_phase4_9_re, 37);
  add_temp_50 <= resize(add_cast_100, 38) + resize(add_cast_101, 38);
  polyadd_9_2_re <= add_temp_50(36 DOWNTO 0);

  add_cast_102 <= polyadd_9_1_im;
  add_cast_103 <= resize(product_phase4_9_im, 37);
  add_temp_51 <= resize(add_cast_102, 38) + resize(add_cast_103, 38);
  polyadd_9_2_im <= add_temp_51(36 DOWNTO 0);

  add_cast_104 <= resize(product_phase1_10_re, 37);
  add_cast_105 <= resize(product_phase2_10_re, 37);
  add_temp_52 <= resize(add_cast_104, 38) + resize(add_cast_105, 38);
  polyadd_10_re <= add_temp_52(36 DOWNTO 0);

  add_cast_106 <= resize(product_phase1_10_im, 37);
  add_cast_107 <= resize(product_phase2_10_im, 37);
  add_temp_53 <= resize(add_cast_106, 38) + resize(add_cast_107, 38);
  polyadd_10_im <= add_temp_53(36 DOWNTO 0);

  add_cast_108 <= polyadd_10_re;
  add_cast_109 <= resize(product_phase3_10_re, 37);
  add_temp_54 <= resize(add_cast_108, 38) + resize(add_cast_109, 38);
  polyadd_10_1_re <= add_temp_54(36 DOWNTO 0);

  add_cast_110 <= polyadd_10_im;
  add_cast_111 <= resize(product_phase3_10_im, 37);
  add_temp_55 <= resize(add_cast_110, 38) + resize(add_cast_111, 38);
  polyadd_10_1_im <= add_temp_55(36 DOWNTO 0);

  add_cast_112 <= polyadd_10_1_re;
  add_cast_113 <= resize(product_phase4_10_re, 37);
  add_temp_56 <= resize(add_cast_112, 38) + resize(add_cast_113, 38);
  polyadd_10_2_re <= add_temp_56(36 DOWNTO 0);

  add_cast_114 <= polyadd_10_1_im;
  add_cast_115 <= resize(product_phase4_10_im, 37);
  add_temp_57 <= resize(add_cast_114, 38) + resize(add_cast_115, 38);
  polyadd_10_2_im <= add_temp_57(36 DOWNTO 0);

  add_cast_116 <= resize(product_phase1_11_re, 37);
  add_cast_117 <= resize(product_phase2_11_re, 37);
  add_temp_58 <= resize(add_cast_116, 38) + resize(add_cast_117, 38);
  polyadd_11_re <= add_temp_58(36 DOWNTO 0);

  add_cast_118 <= resize(product_phase1_11_im, 37);
  add_cast_119 <= resize(product_phase2_11_im, 37);
  add_temp_59 <= resize(add_cast_118, 38) + resize(add_cast_119, 38);
  polyadd_11_im <= add_temp_59(36 DOWNTO 0);

  add_cast_120 <= polyadd_11_re;
  add_cast_121 <= resize(product_phase3_11_re, 37);
  add_temp_60 <= resize(add_cast_120, 38) + resize(add_cast_121, 38);
  polyadd_11_1_re <= add_temp_60(36 DOWNTO 0);

  add_cast_122 <= polyadd_11_im;
  add_cast_123 <= resize(product_phase3_11_im, 37);
  add_temp_61 <= resize(add_cast_122, 38) + resize(add_cast_123, 38);
  polyadd_11_1_im <= add_temp_61(36 DOWNTO 0);

  add_cast_124 <= polyadd_11_1_re;
  add_cast_125 <= resize(product_phase4_11_re, 37);
  add_temp_62 <= resize(add_cast_124, 38) + resize(add_cast_125, 38);
  polyadd_11_2_re <= add_temp_62(36 DOWNTO 0);

  add_cast_126 <= polyadd_11_1_im;
  add_cast_127 <= resize(product_phase4_11_im, 37);
  add_temp_63 <= resize(add_cast_126, 38) + resize(add_cast_127, 38);
  polyadd_11_2_im <= add_temp_63(36 DOWNTO 0);

  add_cast_128 <= resize(product_phase1_12_re, 37);
  add_cast_129 <= resize(product_phase2_12_re, 37);
  add_temp_64 <= resize(add_cast_128, 38) + resize(add_cast_129, 38);
  polyadd_12_re <= add_temp_64(36 DOWNTO 0);

  add_cast_130 <= resize(product_phase1_12_im, 37);
  add_cast_131 <= resize(product_phase2_12_im, 37);
  add_temp_65 <= resize(add_cast_130, 38) + resize(add_cast_131, 38);
  polyadd_12_im <= add_temp_65(36 DOWNTO 0);

  add_cast_132 <= polyadd_12_re;
  add_cast_133 <= resize(product_phase3_12_re, 37);
  add_temp_66 <= resize(add_cast_132, 38) + resize(add_cast_133, 38);
  polyadd_12_1_re <= add_temp_66(36 DOWNTO 0);

  add_cast_134 <= polyadd_12_im;
  add_cast_135 <= resize(product_phase3_12_im, 37);
  add_temp_67 <= resize(add_cast_134, 38) + resize(add_cast_135, 38);
  polyadd_12_1_im <= add_temp_67(36 DOWNTO 0);

  add_cast_136 <= polyadd_12_1_re;
  add_cast_137 <= resize(product_phase4_12_re, 37);
  add_temp_68 <= resize(add_cast_136, 38) + resize(add_cast_137, 38);
  polyadd_12_2_re <= add_temp_68(36 DOWNTO 0);

  add_cast_138 <= polyadd_12_1_im;
  add_cast_139 <= resize(product_phase4_12_im, 37);
  add_temp_69 <= resize(add_cast_138, 38) + resize(add_cast_139, 38);
  polyadd_12_2_im <= add_temp_69(36 DOWNTO 0);

  add_cast_140 <= resize(product_phase1_13_re, 37);
  add_cast_141 <= resize(product_phase2_13_re, 37);
  add_temp_70 <= resize(add_cast_140, 38) + resize(add_cast_141, 38);
  polyadd_13_re <= add_temp_70(36 DOWNTO 0);

  add_cast_142 <= resize(product_phase1_13_im, 37);
  add_cast_143 <= resize(product_phase2_13_im, 37);
  add_temp_71 <= resize(add_cast_142, 38) + resize(add_cast_143, 38);
  polyadd_13_im <= add_temp_71(36 DOWNTO 0);

  add_cast_144 <= polyadd_13_re;
  add_cast_145 <= resize(product_phase3_13_re, 37);
  add_temp_72 <= resize(add_cast_144, 38) + resize(add_cast_145, 38);
  polyadd_13_1_re <= add_temp_72(36 DOWNTO 0);

  add_cast_146 <= polyadd_13_im;
  add_cast_147 <= resize(product_phase3_13_im, 37);
  add_temp_73 <= resize(add_cast_146, 38) + resize(add_cast_147, 38);
  polyadd_13_1_im <= add_temp_73(36 DOWNTO 0);

  add_cast_148 <= polyadd_13_1_re;
  add_cast_149 <= resize(product_phase4_13_re, 37);
  add_temp_74 <= resize(add_cast_148, 38) + resize(add_cast_149, 38);
  polyadd_13_2_re <= add_temp_74(36 DOWNTO 0);

  add_cast_150 <= polyadd_13_1_im;
  add_cast_151 <= resize(product_phase4_13_im, 37);
  add_temp_75 <= resize(add_cast_150, 38) + resize(add_cast_151, 38);
  polyadd_13_2_im <= add_temp_75(36 DOWNTO 0);

  add_cast_152 <= resize(product_phase1_14_re, 37);
  add_cast_153 <= resize(product_phase2_14_re, 37);
  add_temp_76 <= resize(add_cast_152, 38) + resize(add_cast_153, 38);
  polyadd_14_re <= add_temp_76(36 DOWNTO 0);

  add_cast_154 <= resize(product_phase1_14_im, 37);
  add_cast_155 <= resize(product_phase2_14_im, 37);
  add_temp_77 <= resize(add_cast_154, 38) + resize(add_cast_155, 38);
  polyadd_14_im <= add_temp_77(36 DOWNTO 0);

  add_cast_156 <= polyadd_14_re;
  add_cast_157 <= resize(product_phase3_14_re, 37);
  add_temp_78 <= resize(add_cast_156, 38) + resize(add_cast_157, 38);
  polyadd_14_1_re <= add_temp_78(36 DOWNTO 0);

  add_cast_158 <= polyadd_14_im;
  add_cast_159 <= resize(product_phase3_14_im, 37);
  add_temp_79 <= resize(add_cast_158, 38) + resize(add_cast_159, 38);
  polyadd_14_1_im <= add_temp_79(36 DOWNTO 0);

  add_cast_160 <= polyadd_14_1_re;
  add_cast_161 <= resize(product_phase4_14_re, 37);
  add_temp_80 <= resize(add_cast_160, 38) + resize(add_cast_161, 38);
  polyadd_14_2_re <= add_temp_80(36 DOWNTO 0);

  add_cast_162 <= polyadd_14_1_im;
  add_cast_163 <= resize(product_phase4_14_im, 37);
  add_temp_81 <= resize(add_cast_162, 38) + resize(add_cast_163, 38);
  polyadd_14_2_im <= add_temp_81(36 DOWNTO 0);

  add_cast_164 <= resize(product_phase1_15_re, 37);
  add_cast_165 <= resize(product_phase2_15_re, 37);
  add_temp_82 <= resize(add_cast_164, 38) + resize(add_cast_165, 38);
  polyadd_15_re <= add_temp_82(36 DOWNTO 0);

  add_cast_166 <= resize(product_phase1_15_im, 37);
  add_cast_167 <= resize(product_phase2_15_im, 37);
  add_temp_83 <= resize(add_cast_166, 38) + resize(add_cast_167, 38);
  polyadd_15_im <= add_temp_83(36 DOWNTO 0);

  add_cast_168 <= polyadd_15_re;
  add_cast_169 <= resize(product_phase3_15_re, 37);
  add_temp_84 <= resize(add_cast_168, 38) + resize(add_cast_169, 38);
  polyadd_15_1_re <= add_temp_84(36 DOWNTO 0);

  add_cast_170 <= polyadd_15_im;
  add_cast_171 <= resize(product_phase3_15_im, 37);
  add_temp_85 <= resize(add_cast_170, 38) + resize(add_cast_171, 38);
  polyadd_15_1_im <= add_temp_85(36 DOWNTO 0);

  add_cast_172 <= polyadd_15_1_re;
  add_cast_173 <= resize(product_phase4_15_re, 37);
  add_temp_86 <= resize(add_cast_172, 38) + resize(add_cast_173, 38);
  polyadd_15_2_re <= add_temp_86(36 DOWNTO 0);

  add_cast_174 <= polyadd_15_1_im;
  add_cast_175 <= resize(product_phase4_15_im, 37);
  add_temp_87 <= resize(add_cast_174, 38) + resize(add_cast_175, 38);
  polyadd_15_2_im <= add_temp_87(36 DOWNTO 0);

  add_cast_176 <= resize(product_phase1_16_re, 37);
  add_cast_177 <= resize(product_phase2_16_re, 37);
  add_temp_88 <= resize(add_cast_176, 38) + resize(add_cast_177, 38);
  polyadd_16_re <= add_temp_88(36 DOWNTO 0);

  add_cast_178 <= resize(product_phase1_16_im, 37);
  add_cast_179 <= resize(product_phase2_16_im, 37);
  add_temp_89 <= resize(add_cast_178, 38) + resize(add_cast_179, 38);
  polyadd_16_im <= add_temp_89(36 DOWNTO 0);

  add_cast_180 <= polyadd_16_re;
  add_cast_181 <= resize(product_phase3_16_re, 37);
  add_temp_90 <= resize(add_cast_180, 38) + resize(add_cast_181, 38);
  polyadd_16_1_re <= add_temp_90(36 DOWNTO 0);

  add_cast_182 <= polyadd_16_im;
  add_cast_183 <= resize(product_phase3_16_im, 37);
  add_temp_91 <= resize(add_cast_182, 38) + resize(add_cast_183, 38);
  polyadd_16_1_im <= add_temp_91(36 DOWNTO 0);

  add_cast_184 <= polyadd_16_1_re;
  add_cast_185 <= resize(product_phase4_16_re, 37);
  add_temp_92 <= resize(add_cast_184, 38) + resize(add_cast_185, 38);
  polyadd_16_2_re <= add_temp_92(36 DOWNTO 0);

  add_cast_186 <= polyadd_16_1_im;
  add_cast_187 <= resize(product_phase4_16_im, 37);
  add_temp_93 <= resize(add_cast_186, 38) + resize(add_cast_187, 38);
  polyadd_16_2_im <= add_temp_93(36 DOWNTO 0);

  add_cast_188 <= resize(product_phase1_17_re, 37);
  add_cast_189 <= resize(product_phase2_17_re, 37);
  add_temp_94 <= resize(add_cast_188, 38) + resize(add_cast_189, 38);
  polyadd_17_re <= add_temp_94(36 DOWNTO 0);

  add_cast_190 <= resize(product_phase1_17_im, 37);
  add_cast_191 <= resize(product_phase2_17_im, 37);
  add_temp_95 <= resize(add_cast_190, 38) + resize(add_cast_191, 38);
  polyadd_17_im <= add_temp_95(36 DOWNTO 0);

  add_cast_192 <= polyadd_17_re;
  add_cast_193 <= resize(product_phase3_17_re, 37);
  add_temp_96 <= resize(add_cast_192, 38) + resize(add_cast_193, 38);
  polyadd_17_1_re <= add_temp_96(36 DOWNTO 0);

  add_cast_194 <= polyadd_17_im;
  add_cast_195 <= resize(product_phase3_17_im, 37);
  add_temp_97 <= resize(add_cast_194, 38) + resize(add_cast_195, 38);
  polyadd_17_1_im <= add_temp_97(36 DOWNTO 0);

  add_cast_196 <= polyadd_17_1_re;
  add_cast_197 <= resize(product_phase4_17_re, 37);
  add_temp_98 <= resize(add_cast_196, 38) + resize(add_cast_197, 38);
  polyadd_17_2_re <= add_temp_98(36 DOWNTO 0);

  add_cast_198 <= polyadd_17_1_im;
  add_cast_199 <= resize(product_phase4_17_im, 37);
  add_temp_99 <= resize(add_cast_198, 38) + resize(add_cast_199, 38);
  polyadd_17_2_im <= add_temp_99(36 DOWNTO 0);

  add_cast_200 <= resize(product_phase1_18_re, 37);
  add_cast_201 <= resize(product_phase2_18_re, 37);
  add_temp_100 <= resize(add_cast_200, 38) + resize(add_cast_201, 38);
  polyadd_18_re <= add_temp_100(36 DOWNTO 0);

  add_cast_202 <= resize(product_phase1_18_im, 37);
  add_cast_203 <= resize(product_phase2_18_im, 37);
  add_temp_101 <= resize(add_cast_202, 38) + resize(add_cast_203, 38);
  polyadd_18_im <= add_temp_101(36 DOWNTO 0);

  add_cast_204 <= polyadd_18_re;
  add_cast_205 <= resize(product_phase3_18_re, 37);
  add_temp_102 <= resize(add_cast_204, 38) + resize(add_cast_205, 38);
  polyadd_18_1_re <= add_temp_102(36 DOWNTO 0);

  add_cast_206 <= polyadd_18_im;
  add_cast_207 <= resize(product_phase3_18_im, 37);
  add_temp_103 <= resize(add_cast_206, 38) + resize(add_cast_207, 38);
  polyadd_18_1_im <= add_temp_103(36 DOWNTO 0);

  add_cast_208 <= polyadd_18_1_re;
  add_cast_209 <= resize(product_phase4_18_re, 37);
  add_temp_104 <= resize(add_cast_208, 38) + resize(add_cast_209, 38);
  polyadd_18_2_re <= add_temp_104(36 DOWNTO 0);

  add_cast_210 <= polyadd_18_1_im;
  add_cast_211 <= resize(product_phase4_18_im, 37);
  add_temp_105 <= resize(add_cast_210, 38) + resize(add_cast_211, 38);
  polyadd_18_2_im <= add_temp_105(36 DOWNTO 0);

  add_cast_212 <= resize(product_phase1_19_re, 37);
  add_cast_213 <= resize(product_phase2_19_re, 37);
  add_temp_106 <= resize(add_cast_212, 38) + resize(add_cast_213, 38);
  polyadd_19_re <= add_temp_106(36 DOWNTO 0);

  add_cast_214 <= resize(product_phase1_19_im, 37);
  add_cast_215 <= resize(product_phase2_19_im, 37);
  add_temp_107 <= resize(add_cast_214, 38) + resize(add_cast_215, 38);
  polyadd_19_im <= add_temp_107(36 DOWNTO 0);

  add_cast_216 <= polyadd_19_re;
  add_cast_217 <= resize(product_phase3_19_re, 37);
  add_temp_108 <= resize(add_cast_216, 38) + resize(add_cast_217, 38);
  polyadd_19_1_re <= add_temp_108(36 DOWNTO 0);

  add_cast_218 <= polyadd_19_im;
  add_cast_219 <= resize(product_phase3_19_im, 37);
  add_temp_109 <= resize(add_cast_218, 38) + resize(add_cast_219, 38);
  polyadd_19_1_im <= add_temp_109(36 DOWNTO 0);

  add_cast_220 <= polyadd_19_1_re;
  add_cast_221 <= resize(product_phase4_19_re, 37);
  add_temp_110 <= resize(add_cast_220, 38) + resize(add_cast_221, 38);
  polyadd_19_2_re <= add_temp_110(36 DOWNTO 0);

  add_cast_222 <= polyadd_19_1_im;
  add_cast_223 <= resize(product_phase4_19_im, 37);
  add_temp_111 <= resize(add_cast_222, 38) + resize(add_cast_223, 38);
  polyadd_19_2_im <= add_temp_111(36 DOWNTO 0);

  add_cast_224 <= resize(product_phase1_20_re, 37);
  add_cast_225 <= resize(product_phase2_20_re, 37);
  add_temp_112 <= resize(add_cast_224, 38) + resize(add_cast_225, 38);
  polyadd_20_re <= add_temp_112(36 DOWNTO 0);

  add_cast_226 <= resize(product_phase1_20_im, 37);
  add_cast_227 <= resize(product_phase2_20_im, 37);
  add_temp_113 <= resize(add_cast_226, 38) + resize(add_cast_227, 38);
  polyadd_20_im <= add_temp_113(36 DOWNTO 0);

  add_cast_228 <= polyadd_20_re;
  add_cast_229 <= resize(product_phase3_20_re, 37);
  add_temp_114 <= resize(add_cast_228, 38) + resize(add_cast_229, 38);
  polyadd_20_1_re <= add_temp_114(36 DOWNTO 0);

  add_cast_230 <= polyadd_20_im;
  add_cast_231 <= resize(product_phase3_20_im, 37);
  add_temp_115 <= resize(add_cast_230, 38) + resize(add_cast_231, 38);
  polyadd_20_1_im <= add_temp_115(36 DOWNTO 0);

  add_cast_232 <= polyadd_20_1_re;
  add_cast_233 <= resize(product_phase4_20_re, 37);
  add_temp_116 <= resize(add_cast_232, 38) + resize(add_cast_233, 38);
  polyadd_20_2_re <= add_temp_116(36 DOWNTO 0);

  add_cast_234 <= polyadd_20_1_im;
  add_cast_235 <= resize(product_phase4_20_im, 37);
  add_temp_117 <= resize(add_cast_234, 38) + resize(add_cast_235, 38);
  polyadd_20_2_im <= add_temp_117(36 DOWNTO 0);

  add_cast_236 <= resize(product_phase1_21_re, 37);
  add_cast_237 <= resize(product_phase2_21_re, 37);
  add_temp_118 <= resize(add_cast_236, 38) + resize(add_cast_237, 38);
  polyadd_21_re <= add_temp_118(36 DOWNTO 0);

  add_cast_238 <= resize(product_phase1_21_im, 37);
  add_cast_239 <= resize(product_phase2_21_im, 37);
  add_temp_119 <= resize(add_cast_238, 38) + resize(add_cast_239, 38);
  polyadd_21_im <= add_temp_119(36 DOWNTO 0);

  add_cast_240 <= polyadd_21_re;
  add_cast_241 <= resize(product_phase3_21_re, 37);
  add_temp_120 <= resize(add_cast_240, 38) + resize(add_cast_241, 38);
  polyadd_21_1_re <= add_temp_120(36 DOWNTO 0);

  add_cast_242 <= polyadd_21_im;
  add_cast_243 <= resize(product_phase3_21_im, 37);
  add_temp_121 <= resize(add_cast_242, 38) + resize(add_cast_243, 38);
  polyadd_21_1_im <= add_temp_121(36 DOWNTO 0);

  add_cast_244 <= polyadd_21_1_re;
  add_cast_245 <= resize(product_phase4_21_re, 37);
  add_temp_122 <= resize(add_cast_244, 38) + resize(add_cast_245, 38);
  polyadd_21_2_re <= add_temp_122(36 DOWNTO 0);

  add_cast_246 <= polyadd_21_1_im;
  add_cast_247 <= resize(product_phase4_21_im, 37);
  add_temp_123 <= resize(add_cast_246, 38) + resize(add_cast_247, 38);
  polyadd_21_2_im <= add_temp_123(36 DOWNTO 0);

  add_cast_248 <= resize(product_phase1_22_re, 37);
  add_cast_249 <= resize(product_phase2_22_re, 37);
  add_temp_124 <= resize(add_cast_248, 38) + resize(add_cast_249, 38);
  polyadd_22_re <= add_temp_124(36 DOWNTO 0);

  add_cast_250 <= resize(product_phase1_22_im, 37);
  add_cast_251 <= resize(product_phase2_22_im, 37);
  add_temp_125 <= resize(add_cast_250, 38) + resize(add_cast_251, 38);
  polyadd_22_im <= add_temp_125(36 DOWNTO 0);

  add_cast_252 <= polyadd_22_re;
  add_cast_253 <= resize(product_phase3_22_re, 37);
  add_temp_126 <= resize(add_cast_252, 38) + resize(add_cast_253, 38);
  polyadd_22_1_re <= add_temp_126(36 DOWNTO 0);

  add_cast_254 <= polyadd_22_im;
  add_cast_255 <= resize(product_phase3_22_im, 37);
  add_temp_127 <= resize(add_cast_254, 38) + resize(add_cast_255, 38);
  polyadd_22_1_im <= add_temp_127(36 DOWNTO 0);

  add_cast_256 <= polyadd_22_1_re;
  add_cast_257 <= resize(product_phase4_22_re, 37);
  add_temp_128 <= resize(add_cast_256, 38) + resize(add_cast_257, 38);
  polyadd_22_2_re <= add_temp_128(36 DOWNTO 0);

  add_cast_258 <= polyadd_22_1_im;
  add_cast_259 <= resize(product_phase4_22_im, 37);
  add_temp_129 <= resize(add_cast_258, 38) + resize(add_cast_259, 38);
  polyadd_22_2_im <= add_temp_129(36 DOWNTO 0);

  add_cast_260 <= resize(product_phase1_23_re, 37);
  add_cast_261 <= resize(product_phase2_23_re, 37);
  add_temp_130 <= resize(add_cast_260, 38) + resize(add_cast_261, 38);
  polyadd_23_re <= add_temp_130(36 DOWNTO 0);

  add_cast_262 <= resize(product_phase1_23_im, 37);
  add_cast_263 <= resize(product_phase2_23_im, 37);
  add_temp_131 <= resize(add_cast_262, 38) + resize(add_cast_263, 38);
  polyadd_23_im <= add_temp_131(36 DOWNTO 0);

  add_cast_264 <= polyadd_23_re;
  add_cast_265 <= resize(product_phase3_23_re, 37);
  add_temp_132 <= resize(add_cast_264, 38) + resize(add_cast_265, 38);
  polyadd_23_1_re <= add_temp_132(36 DOWNTO 0);

  add_cast_266 <= polyadd_23_im;
  add_cast_267 <= resize(product_phase3_23_im, 37);
  add_temp_133 <= resize(add_cast_266, 38) + resize(add_cast_267, 38);
  polyadd_23_1_im <= add_temp_133(36 DOWNTO 0);

  add_cast_268 <= polyadd_23_1_re;
  add_cast_269 <= resize(product_phase4_23_re, 37);
  add_temp_134 <= resize(add_cast_268, 38) + resize(add_cast_269, 38);
  polyadd_23_2_re <= add_temp_134(36 DOWNTO 0);

  add_cast_270 <= polyadd_23_1_im;
  add_cast_271 <= resize(product_phase4_23_im, 37);
  add_temp_135 <= resize(add_cast_270, 38) + resize(add_cast_271, 38);
  polyadd_23_2_im <= add_temp_135(36 DOWNTO 0);

  add_cast_272 <= resize(product_phase1_24_re, 37);
  add_cast_273 <= resize(product_phase2_24_re, 37);
  add_temp_136 <= resize(add_cast_272, 38) + resize(add_cast_273, 38);
  polyadd_24_re <= add_temp_136(36 DOWNTO 0);

  add_cast_274 <= resize(product_phase1_24_im, 37);
  add_cast_275 <= resize(product_phase2_24_im, 37);
  add_temp_137 <= resize(add_cast_274, 38) + resize(add_cast_275, 38);
  polyadd_24_im <= add_temp_137(36 DOWNTO 0);

  add_cast_276 <= polyadd_24_re;
  add_cast_277 <= resize(product_phase3_24_re, 37);
  add_temp_138 <= resize(add_cast_276, 38) + resize(add_cast_277, 38);
  polyadd_24_1_re <= add_temp_138(36 DOWNTO 0);

  add_cast_278 <= polyadd_24_im;
  add_cast_279 <= resize(product_phase3_24_im, 37);
  add_temp_139 <= resize(add_cast_278, 38) + resize(add_cast_279, 38);
  polyadd_24_1_im <= add_temp_139(36 DOWNTO 0);

  add_cast_280 <= polyadd_24_1_re;
  add_cast_281 <= resize(product_phase4_24_re, 37);
  add_temp_140 <= resize(add_cast_280, 38) + resize(add_cast_281, 38);
  polyadd_24_2_re <= add_temp_140(36 DOWNTO 0);

  add_cast_282 <= polyadd_24_1_im;
  add_cast_283 <= resize(product_phase4_24_im, 37);
  add_temp_141 <= resize(add_cast_282, 38) + resize(add_cast_283, 38);
  polyadd_24_2_im <= add_temp_141(36 DOWNTO 0);

  add_cast_284 <= resize(product_phase1_25_re, 37);
  add_cast_285 <= resize(product_phase2_25_re, 37);
  add_temp_142 <= resize(add_cast_284, 38) + resize(add_cast_285, 38);
  polyadd_25_re <= add_temp_142(36 DOWNTO 0);

  add_cast_286 <= resize(product_phase1_25_im, 37);
  add_cast_287 <= resize(product_phase2_25_im, 37);
  add_temp_143 <= resize(add_cast_286, 38) + resize(add_cast_287, 38);
  polyadd_25_im <= add_temp_143(36 DOWNTO 0);

  add_cast_288 <= polyadd_25_re;
  add_cast_289 <= resize(product_phase3_25_re, 37);
  add_temp_144 <= resize(add_cast_288, 38) + resize(add_cast_289, 38);
  polyadd_25_1_re <= add_temp_144(36 DOWNTO 0);

  add_cast_290 <= polyadd_25_im;
  add_cast_291 <= resize(product_phase3_25_im, 37);
  add_temp_145 <= resize(add_cast_290, 38) + resize(add_cast_291, 38);
  polyadd_25_1_im <= add_temp_145(36 DOWNTO 0);

  add_cast_292 <= polyadd_25_1_re;
  add_cast_293 <= resize(product_phase4_25_re, 37);
  add_temp_146 <= resize(add_cast_292, 38) + resize(add_cast_293, 38);
  polyadd_25_2_re <= add_temp_146(36 DOWNTO 0);

  add_cast_294 <= polyadd_25_1_im;
  add_cast_295 <= resize(product_phase4_25_im, 37);
  add_temp_147 <= resize(add_cast_294, 38) + resize(add_cast_295, 38);
  polyadd_25_2_im <= add_temp_147(36 DOWNTO 0);

  add_cast_296 <= resize(product_phase1_26_re, 37);
  add_cast_297 <= resize(product_phase2_26_re, 37);
  add_temp_148 <= resize(add_cast_296, 38) + resize(add_cast_297, 38);
  polyadd_26_re <= add_temp_148(36 DOWNTO 0);

  add_cast_298 <= resize(product_phase1_26_im, 37);
  add_cast_299 <= resize(product_phase2_26_im, 37);
  add_temp_149 <= resize(add_cast_298, 38) + resize(add_cast_299, 38);
  polyadd_26_im <= add_temp_149(36 DOWNTO 0);

  add_cast_300 <= polyadd_26_re;
  add_cast_301 <= resize(product_phase3_26_re, 37);
  add_temp_150 <= resize(add_cast_300, 38) + resize(add_cast_301, 38);
  polyadd_26_1_re <= add_temp_150(36 DOWNTO 0);

  add_cast_302 <= polyadd_26_im;
  add_cast_303 <= resize(product_phase3_26_im, 37);
  add_temp_151 <= resize(add_cast_302, 38) + resize(add_cast_303, 38);
  polyadd_26_1_im <= add_temp_151(36 DOWNTO 0);

  add_cast_304 <= polyadd_26_1_re;
  add_cast_305 <= resize(product_phase4_26_re, 37);
  add_temp_152 <= resize(add_cast_304, 38) + resize(add_cast_305, 38);
  polyadd_26_2_re <= add_temp_152(36 DOWNTO 0);

  add_cast_306 <= polyadd_26_1_im;
  add_cast_307 <= resize(product_phase4_26_im, 37);
  add_temp_153 <= resize(add_cast_306, 38) + resize(add_cast_307, 38);
  polyadd_26_2_im <= add_temp_153(36 DOWNTO 0);

  add_cast_308 <= resize(product_phase1_27_re, 37);
  add_cast_309 <= resize(product_phase2_27_re, 37);
  add_temp_154 <= resize(add_cast_308, 38) + resize(add_cast_309, 38);
  polyadd_27_re <= add_temp_154(36 DOWNTO 0);

  add_cast_310 <= resize(product_phase1_27_im, 37);
  add_cast_311 <= resize(product_phase2_27_im, 37);
  add_temp_155 <= resize(add_cast_310, 38) + resize(add_cast_311, 38);
  polyadd_27_im <= add_temp_155(36 DOWNTO 0);

  add_cast_312 <= polyadd_27_re;
  add_cast_313 <= resize(product_phase4_27_re, 37);
  add_temp_156 <= resize(add_cast_312, 38) + resize(add_cast_313, 38);
  polyadd_27_1_re <= add_temp_156(36 DOWNTO 0);

  add_cast_314 <= polyadd_27_im;
  add_cast_315 <= resize(product_phase4_27_im, 37);
  add_temp_157 <= resize(add_cast_314, 38) + resize(add_cast_315, 38);
  polyadd_27_1_im <= add_temp_157(36 DOWNTO 0);

  add_cast_316 <= resize(product_phase1_28_re, 37);
  add_cast_317 <= resize(product_phase2_28_re, 37);
  add_temp_158 <= resize(add_cast_316, 38) + resize(add_cast_317, 38);
  polyadd_28_re <= add_temp_158(36 DOWNTO 0);

  add_cast_318 <= resize(product_phase1_28_im, 37);
  add_cast_319 <= resize(product_phase2_28_im, 37);
  add_temp_159 <= resize(add_cast_318, 38) + resize(add_cast_319, 38);
  polyadd_28_im <= add_temp_159(36 DOWNTO 0);

  add_cast_320 <= polyadd_28_re;
  add_cast_321 <= resize(product_phase3_28_re, 37);
  add_temp_160 <= resize(add_cast_320, 38) + resize(add_cast_321, 38);
  polyadd_28_1_re <= add_temp_160(36 DOWNTO 0);

  add_cast_322 <= polyadd_28_im;
  add_cast_323 <= resize(product_phase3_28_im, 37);
  add_temp_161 <= resize(add_cast_322, 38) + resize(add_cast_323, 38);
  polyadd_28_1_im <= add_temp_161(36 DOWNTO 0);

  add_cast_324 <= polyadd_28_1_re;
  add_cast_325 <= resize(product_phase4_28_re, 37);
  add_temp_162 <= resize(add_cast_324, 38) + resize(add_cast_325, 38);
  polyadd_28_2_re <= add_temp_162(36 DOWNTO 0);

  add_cast_326 <= polyadd_28_1_im;
  add_cast_327 <= resize(product_phase4_28_im, 37);
  add_temp_163 <= resize(add_cast_326, 38) + resize(add_cast_327, 38);
  polyadd_28_2_im <= add_temp_163(36 DOWNTO 0);

  add_cast_328 <= resize(product_phase1_29_re, 37);
  add_cast_329 <= resize(product_phase2_29_re, 37);
  add_temp_164 <= resize(add_cast_328, 38) + resize(add_cast_329, 38);
  polyadd_29_re <= add_temp_164(36 DOWNTO 0);

  add_cast_330 <= resize(product_phase1_29_im, 37);
  add_cast_331 <= resize(product_phase2_29_im, 37);
  add_temp_165 <= resize(add_cast_330, 38) + resize(add_cast_331, 38);
  polyadd_29_im <= add_temp_165(36 DOWNTO 0);

  Delay_Pipeline_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        delay_pipeline_re <= (OTHERS => (OTHERS => '0'));
        delay_pipeline_im <= (OTHERS => (OTHERS => '0'));
      ELSIF phase_0 = '1' THEN
        delay_pipeline_re(0 TO 27) <= sumvector_re(0 TO 27);
        delay_pipeline_im(0 TO 27) <= sumvector_im(0 TO 27);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_process;

  add_cast_332 <= polyadd_1_2_re;
  add_cast_333 <= delay_pipeline_re(0);
  add_temp_166 <= resize(add_cast_332, 38) + resize(add_cast_333, 38);
  finalsum_re <= add_temp_166(36 DOWNTO 0);

  add_cast_334 <= polyadd_1_2_im;
  add_cast_335 <= delay_pipeline_im(0);
  add_temp_167 <= resize(add_cast_334, 38) + resize(add_cast_335, 38);
  finalsum_im <= add_temp_167(36 DOWNTO 0);

  add_cast_336 <= polyadd_2_1_re;
  add_cast_337 <= delay_pipeline_re(1);
  add_temp_168 <= resize(add_cast_336, 38) + resize(add_cast_337, 38);
  sumvector_re(0) <= add_temp_168(36 DOWNTO 0);

  add_cast_338 <= polyadd_2_1_im;
  add_cast_339 <= delay_pipeline_im(1);
  add_temp_169 <= resize(add_cast_338, 38) + resize(add_cast_339, 38);
  sumvector_im(0) <= add_temp_169(36 DOWNTO 0);

  add_cast_340 <= polyadd_3_2_re;
  add_cast_341 <= delay_pipeline_re(2);
  add_temp_170 <= resize(add_cast_340, 38) + resize(add_cast_341, 38);
  sumvector_re(1) <= add_temp_170(36 DOWNTO 0);

  add_cast_342 <= polyadd_3_2_im;
  add_cast_343 <= delay_pipeline_im(2);
  add_temp_171 <= resize(add_cast_342, 38) + resize(add_cast_343, 38);
  sumvector_im(1) <= add_temp_171(36 DOWNTO 0);

  add_cast_344 <= polyadd_4_2_re;
  add_cast_345 <= delay_pipeline_re(3);
  add_temp_172 <= resize(add_cast_344, 38) + resize(add_cast_345, 38);
  sumvector_re(2) <= add_temp_172(36 DOWNTO 0);

  add_cast_346 <= polyadd_4_2_im;
  add_cast_347 <= delay_pipeline_im(3);
  add_temp_173 <= resize(add_cast_346, 38) + resize(add_cast_347, 38);
  sumvector_im(2) <= add_temp_173(36 DOWNTO 0);

  add_cast_348 <= polyadd_5_2_re;
  add_cast_349 <= delay_pipeline_re(4);
  add_temp_174 <= resize(add_cast_348, 38) + resize(add_cast_349, 38);
  sumvector_re(3) <= add_temp_174(36 DOWNTO 0);

  add_cast_350 <= polyadd_5_2_im;
  add_cast_351 <= delay_pipeline_im(4);
  add_temp_175 <= resize(add_cast_350, 38) + resize(add_cast_351, 38);
  sumvector_im(3) <= add_temp_175(36 DOWNTO 0);

  add_cast_352 <= polyadd_6_2_re;
  add_cast_353 <= delay_pipeline_re(5);
  add_temp_176 <= resize(add_cast_352, 38) + resize(add_cast_353, 38);
  sumvector_re(4) <= add_temp_176(36 DOWNTO 0);

  add_cast_354 <= polyadd_6_2_im;
  add_cast_355 <= delay_pipeline_im(5);
  add_temp_177 <= resize(add_cast_354, 38) + resize(add_cast_355, 38);
  sumvector_im(4) <= add_temp_177(36 DOWNTO 0);

  add_cast_356 <= polyadd_7_2_re;
  add_cast_357 <= delay_pipeline_re(6);
  add_temp_178 <= resize(add_cast_356, 38) + resize(add_cast_357, 38);
  sumvector_re(5) <= add_temp_178(36 DOWNTO 0);

  add_cast_358 <= polyadd_7_2_im;
  add_cast_359 <= delay_pipeline_im(6);
  add_temp_179 <= resize(add_cast_358, 38) + resize(add_cast_359, 38);
  sumvector_im(5) <= add_temp_179(36 DOWNTO 0);

  add_cast_360 <= polyadd_8_2_re;
  add_cast_361 <= delay_pipeline_re(7);
  add_temp_180 <= resize(add_cast_360, 38) + resize(add_cast_361, 38);
  sumvector_re(6) <= add_temp_180(36 DOWNTO 0);

  add_cast_362 <= polyadd_8_2_im;
  add_cast_363 <= delay_pipeline_im(7);
  add_temp_181 <= resize(add_cast_362, 38) + resize(add_cast_363, 38);
  sumvector_im(6) <= add_temp_181(36 DOWNTO 0);

  add_cast_364 <= polyadd_9_2_re;
  add_cast_365 <= delay_pipeline_re(8);
  add_temp_182 <= resize(add_cast_364, 38) + resize(add_cast_365, 38);
  sumvector_re(7) <= add_temp_182(36 DOWNTO 0);

  add_cast_366 <= polyadd_9_2_im;
  add_cast_367 <= delay_pipeline_im(8);
  add_temp_183 <= resize(add_cast_366, 38) + resize(add_cast_367, 38);
  sumvector_im(7) <= add_temp_183(36 DOWNTO 0);

  add_cast_368 <= polyadd_10_2_re;
  add_cast_369 <= delay_pipeline_re(9);
  add_temp_184 <= resize(add_cast_368, 38) + resize(add_cast_369, 38);
  sumvector_re(8) <= add_temp_184(36 DOWNTO 0);

  add_cast_370 <= polyadd_10_2_im;
  add_cast_371 <= delay_pipeline_im(9);
  add_temp_185 <= resize(add_cast_370, 38) + resize(add_cast_371, 38);
  sumvector_im(8) <= add_temp_185(36 DOWNTO 0);

  add_cast_372 <= polyadd_11_2_re;
  add_cast_373 <= delay_pipeline_re(10);
  add_temp_186 <= resize(add_cast_372, 38) + resize(add_cast_373, 38);
  sumvector_re(9) <= add_temp_186(36 DOWNTO 0);

  add_cast_374 <= polyadd_11_2_im;
  add_cast_375 <= delay_pipeline_im(10);
  add_temp_187 <= resize(add_cast_374, 38) + resize(add_cast_375, 38);
  sumvector_im(9) <= add_temp_187(36 DOWNTO 0);

  add_cast_376 <= polyadd_12_2_re;
  add_cast_377 <= delay_pipeline_re(11);
  add_temp_188 <= resize(add_cast_376, 38) + resize(add_cast_377, 38);
  sumvector_re(10) <= add_temp_188(36 DOWNTO 0);

  add_cast_378 <= polyadd_12_2_im;
  add_cast_379 <= delay_pipeline_im(11);
  add_temp_189 <= resize(add_cast_378, 38) + resize(add_cast_379, 38);
  sumvector_im(10) <= add_temp_189(36 DOWNTO 0);

  add_cast_380 <= polyadd_13_2_re;
  add_cast_381 <= delay_pipeline_re(12);
  add_temp_190 <= resize(add_cast_380, 38) + resize(add_cast_381, 38);
  sumvector_re(11) <= add_temp_190(36 DOWNTO 0);

  add_cast_382 <= polyadd_13_2_im;
  add_cast_383 <= delay_pipeline_im(12);
  add_temp_191 <= resize(add_cast_382, 38) + resize(add_cast_383, 38);
  sumvector_im(11) <= add_temp_191(36 DOWNTO 0);

  add_cast_384 <= polyadd_14_2_re;
  add_cast_385 <= delay_pipeline_re(13);
  add_temp_192 <= resize(add_cast_384, 38) + resize(add_cast_385, 38);
  sumvector_re(12) <= add_temp_192(36 DOWNTO 0);

  add_cast_386 <= polyadd_14_2_im;
  add_cast_387 <= delay_pipeline_im(13);
  add_temp_193 <= resize(add_cast_386, 38) + resize(add_cast_387, 38);
  sumvector_im(12) <= add_temp_193(36 DOWNTO 0);

  add_cast_388 <= polyadd_15_2_re;
  add_cast_389 <= delay_pipeline_re(14);
  add_temp_194 <= resize(add_cast_388, 38) + resize(add_cast_389, 38);
  sumvector_re(13) <= add_temp_194(36 DOWNTO 0);

  add_cast_390 <= polyadd_15_2_im;
  add_cast_391 <= delay_pipeline_im(14);
  add_temp_195 <= resize(add_cast_390, 38) + resize(add_cast_391, 38);
  sumvector_im(13) <= add_temp_195(36 DOWNTO 0);

  add_cast_392 <= polyadd_16_2_re;
  add_cast_393 <= delay_pipeline_re(15);
  add_temp_196 <= resize(add_cast_392, 38) + resize(add_cast_393, 38);
  sumvector_re(14) <= add_temp_196(36 DOWNTO 0);

  add_cast_394 <= polyadd_16_2_im;
  add_cast_395 <= delay_pipeline_im(15);
  add_temp_197 <= resize(add_cast_394, 38) + resize(add_cast_395, 38);
  sumvector_im(14) <= add_temp_197(36 DOWNTO 0);

  add_cast_396 <= polyadd_17_2_re;
  add_cast_397 <= delay_pipeline_re(16);
  add_temp_198 <= resize(add_cast_396, 38) + resize(add_cast_397, 38);
  sumvector_re(15) <= add_temp_198(36 DOWNTO 0);

  add_cast_398 <= polyadd_17_2_im;
  add_cast_399 <= delay_pipeline_im(16);
  add_temp_199 <= resize(add_cast_398, 38) + resize(add_cast_399, 38);
  sumvector_im(15) <= add_temp_199(36 DOWNTO 0);

  add_cast_400 <= polyadd_18_2_re;
  add_cast_401 <= delay_pipeline_re(17);
  add_temp_200 <= resize(add_cast_400, 38) + resize(add_cast_401, 38);
  sumvector_re(16) <= add_temp_200(36 DOWNTO 0);

  add_cast_402 <= polyadd_18_2_im;
  add_cast_403 <= delay_pipeline_im(17);
  add_temp_201 <= resize(add_cast_402, 38) + resize(add_cast_403, 38);
  sumvector_im(16) <= add_temp_201(36 DOWNTO 0);

  add_cast_404 <= polyadd_19_2_re;
  add_cast_405 <= delay_pipeline_re(18);
  add_temp_202 <= resize(add_cast_404, 38) + resize(add_cast_405, 38);
  sumvector_re(17) <= add_temp_202(36 DOWNTO 0);

  add_cast_406 <= polyadd_19_2_im;
  add_cast_407 <= delay_pipeline_im(18);
  add_temp_203 <= resize(add_cast_406, 38) + resize(add_cast_407, 38);
  sumvector_im(17) <= add_temp_203(36 DOWNTO 0);

  add_cast_408 <= polyadd_20_2_re;
  add_cast_409 <= delay_pipeline_re(19);
  add_temp_204 <= resize(add_cast_408, 38) + resize(add_cast_409, 38);
  sumvector_re(18) <= add_temp_204(36 DOWNTO 0);

  add_cast_410 <= polyadd_20_2_im;
  add_cast_411 <= delay_pipeline_im(19);
  add_temp_205 <= resize(add_cast_410, 38) + resize(add_cast_411, 38);
  sumvector_im(18) <= add_temp_205(36 DOWNTO 0);

  add_cast_412 <= polyadd_21_2_re;
  add_cast_413 <= delay_pipeline_re(20);
  add_temp_206 <= resize(add_cast_412, 38) + resize(add_cast_413, 38);
  sumvector_re(19) <= add_temp_206(36 DOWNTO 0);

  add_cast_414 <= polyadd_21_2_im;
  add_cast_415 <= delay_pipeline_im(20);
  add_temp_207 <= resize(add_cast_414, 38) + resize(add_cast_415, 38);
  sumvector_im(19) <= add_temp_207(36 DOWNTO 0);

  add_cast_416 <= polyadd_22_2_re;
  add_cast_417 <= delay_pipeline_re(21);
  add_temp_208 <= resize(add_cast_416, 38) + resize(add_cast_417, 38);
  sumvector_re(20) <= add_temp_208(36 DOWNTO 0);

  add_cast_418 <= polyadd_22_2_im;
  add_cast_419 <= delay_pipeline_im(21);
  add_temp_209 <= resize(add_cast_418, 38) + resize(add_cast_419, 38);
  sumvector_im(20) <= add_temp_209(36 DOWNTO 0);

  add_cast_420 <= polyadd_23_2_re;
  add_cast_421 <= delay_pipeline_re(22);
  add_temp_210 <= resize(add_cast_420, 38) + resize(add_cast_421, 38);
  sumvector_re(21) <= add_temp_210(36 DOWNTO 0);

  add_cast_422 <= polyadd_23_2_im;
  add_cast_423 <= delay_pipeline_im(22);
  add_temp_211 <= resize(add_cast_422, 38) + resize(add_cast_423, 38);
  sumvector_im(21) <= add_temp_211(36 DOWNTO 0);

  add_cast_424 <= polyadd_24_2_re;
  add_cast_425 <= delay_pipeline_re(23);
  add_temp_212 <= resize(add_cast_424, 38) + resize(add_cast_425, 38);
  sumvector_re(22) <= add_temp_212(36 DOWNTO 0);

  add_cast_426 <= polyadd_24_2_im;
  add_cast_427 <= delay_pipeline_im(23);
  add_temp_213 <= resize(add_cast_426, 38) + resize(add_cast_427, 38);
  sumvector_im(22) <= add_temp_213(36 DOWNTO 0);

  add_cast_428 <= polyadd_25_2_re;
  add_cast_429 <= delay_pipeline_re(24);
  add_temp_214 <= resize(add_cast_428, 38) + resize(add_cast_429, 38);
  sumvector_re(23) <= add_temp_214(36 DOWNTO 0);

  add_cast_430 <= polyadd_25_2_im;
  add_cast_431 <= delay_pipeline_im(24);
  add_temp_215 <= resize(add_cast_430, 38) + resize(add_cast_431, 38);
  sumvector_im(23) <= add_temp_215(36 DOWNTO 0);

  add_cast_432 <= polyadd_26_2_re;
  add_cast_433 <= delay_pipeline_re(25);
  add_temp_216 <= resize(add_cast_432, 38) + resize(add_cast_433, 38);
  sumvector_re(24) <= add_temp_216(36 DOWNTO 0);

  add_cast_434 <= polyadd_26_2_im;
  add_cast_435 <= delay_pipeline_im(25);
  add_temp_217 <= resize(add_cast_434, 38) + resize(add_cast_435, 38);
  sumvector_im(24) <= add_temp_217(36 DOWNTO 0);

  add_cast_436 <= polyadd_27_1_re;
  add_cast_437 <= delay_pipeline_re(26);
  add_temp_218 <= resize(add_cast_436, 38) + resize(add_cast_437, 38);
  sumvector_re(25) <= add_temp_218(36 DOWNTO 0);

  add_cast_438 <= polyadd_27_1_im;
  add_cast_439 <= delay_pipeline_im(26);
  add_temp_219 <= resize(add_cast_438, 38) + resize(add_cast_439, 38);
  sumvector_im(25) <= add_temp_219(36 DOWNTO 0);

  add_cast_440 <= polyadd_28_2_re;
  add_cast_441 <= delay_pipeline_re(27);
  add_temp_220 <= resize(add_cast_440, 38) + resize(add_cast_441, 38);
  sumvector_re(26) <= add_temp_220(36 DOWNTO 0);

  add_cast_442 <= polyadd_28_2_im;
  add_cast_443 <= delay_pipeline_im(27);
  add_temp_221 <= resize(add_cast_442, 38) + resize(add_cast_443, 38);
  sumvector_im(26) <= add_temp_221(36 DOWNTO 0);

  sumvector_re(27) <= polyadd_29_re;
  sumvector_im(27) <= polyadd_29_im;

  output_typeconvert_re <= finalsum_re(32 DOWNTO 17);
  output_typeconvert_im <= finalsum_im(32 DOWNTO 17);

  DataHoldRegister_process : PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF reset_x = '1' THEN
        regout_re <= (OTHERS => '0');
        regout_im <= (OTHERS => '0');
      ELSIF phase_0 = '1' THEN
        regout_re <= output_typeconvert_re;
        regout_im <= output_typeconvert_im;
      END IF;
    END IF; 
  END PROCESS DataHoldRegister_process;

  muxout_re <= output_typeconvert_re WHEN ( phase_0 = '1' ) ELSE
               regout_re;
  muxout_im <= output_typeconvert_im WHEN ( phase_0 = '1' ) ELSE
               regout_im;
  -- Assignment Statements
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_out_re <= std_logic_vector(muxout_re);
  LTE_DOWNS_ip_src_Front_End_FIR_Decimation2_out_im <= std_logic_vector(muxout_im);
END rtl;
