<stg><name>exp<32, 10></name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2 %x_l_int = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 22, i32 26

]]></Node>
<StgValue><ssdm name="x_l_int"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="22" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %trunc_ln594 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln594"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
entry_ifconv:4 %x_l_fract = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln594, i1 0

]]></Node>
<StgValue><ssdm name="x_l_fract"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:5 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:6 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 26

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:7 %overf = xor i1 %p_Result_s, i1 %p_Result_82

]]></Node>
<StgValue><ssdm name="overf"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 27

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_83

]]></Node>
<StgValue><ssdm name="xor_ln176"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:10 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 28

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:11 %xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_84

]]></Node>
<StgValue><ssdm name="xor_ln176_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:12 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 29

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:13 %xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_85

]]></Node>
<StgValue><ssdm name="xor_ln176_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:14 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 30

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %xor_ln176_3 = xor i1 %p_Result_s, i1 %p_Result_86

]]></Node>
<StgValue><ssdm name="xor_ln176_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:16 %icmp_ln1653 = icmp_eq  i5 %x_l_int, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln1653"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:17 %icmp_ln1651 = icmp_ugt  i23 %x_l_fract, i23 7905299

]]></Node>
<StgValue><ssdm name="icmp_ln1651"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %and_ln300 = and i1 %icmp_ln1653, i1 %icmp_ln1651

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_read, i32 19, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %x_read, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %x_msb_ind_3_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %x_read, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="x_msb_ind_3_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %x_msb_ind_4_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %x_read, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="x_msb_ind_4_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32">
<![CDATA[
entry_ifconv:26 %trunc_ln594_1 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln594_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry_ifconv:27 %x_lsb_ind_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln594_1, i1 0

]]></Node>
<StgValue><ssdm name="x_lsb_ind_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="3">
<![CDATA[
entry_ifconv:36 %zext_ln1271 = zext i3 %x_msb_ind_4_V

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="4">
<![CDATA[
entry_ifconv:37 %zext_ln1273 = zext i4 %x_lsb_ind_V

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:38 %r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_552"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32">
<![CDATA[
entry_ifconv:44 %trunc_ln594_2 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln594_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %or_ln300 = or i1 %overf, i1 %xor_ln176_1

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %or_ln300_1 = or i1 %or_ln300, i1 %xor_ln176

]]></Node>
<StgValue><ssdm name="or_ln300_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %or_ln300_2 = or i1 %xor_ln176_3, i1 %and_ln300

]]></Node>
<StgValue><ssdm name="or_ln300_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln176_2

]]></Node>
<StgValue><ssdm name="or_ln300_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="3">
<![CDATA[
entry_ifconv:28 %zext_ln541 = zext i3 %x_msb_ind_4_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:29 %f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_table_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="3">
<![CDATA[
entry_ifconv:30 %f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:31 %f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_table_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="3">
<![CDATA[
entry_ifconv:32 %f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:33 %zext_ln541_2 = zext i4 %x_lsb_ind_V

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:34 %f_x_lsb_table_V_addr = getelementptr i8 %f_x_lsb_table_V, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="f_x_lsb_table_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:35 %f_x_lsb_V = load i4 %f_x_lsb_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:38 %r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_552"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="3">
<![CDATA[
entry_ifconv:30 %f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_h_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="3">
<![CDATA[
entry_ifconv:32 %f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_4_l_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
entry_ifconv:35 %f_x_lsb_V = load i4 %f_x_lsb_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:38 %r_V_552 = mul i7 %zext_ln1271, i7 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_552"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:39 %tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %f_x_lsb_V, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry_ifconv:40 %p_Result_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %f_x_msb_4_h_V, i3 %tmp_45

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="9">
<![CDATA[
entry_ifconv:41 %zext_ln294 = zext i9 %p_Result_112

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="7">
<![CDATA[
entry_ifconv:42 %zext_ln813 = zext i7 %r_V_552

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:43 %exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813

]]></Node>
<StgValue><ssdm name="exp_x_msb_4_lsb_m_1_m_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8">
<![CDATA[
entry_ifconv:45 %trunc_ln594_3 = trunc i8 %f_x_lsb_V

]]></Node>
<StgValue><ssdm name="trunc_ln594_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
entry_ifconv:47 %zext_ln541_3 = zext i5 %x_msb_ind_3_V

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:48 %f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="f_x_msb_3_table_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
entry_ifconv:49 %f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:62 %zext_ln541_4 = zext i8 %tmp_470

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="46" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:63 %f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="f_x_msb_2_table_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="46" op_0_bw="8">
<![CDATA[
entry_ifconv:64 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:22 %p_Result_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:43 %exp_x_msb_4_lsb_m_1_m_V = add i10 %zext_ln294, i10 %zext_ln813

]]></Node>
<StgValue><ssdm name="exp_x_msb_4_lsb_m_1_m_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="6" op_2_bw="10" op_3_bw="10" op_4_bw="5" op_5_bw="4" op_6_bw="7">
<![CDATA[
entry_ifconv:46 %p_Result_113 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i6.i10.i10.i5.i4.i7, i6 %trunc_ln594_2, i10 0, i10 %exp_x_msb_4_lsb_m_1_m_V, i5 %trunc_ln594_3, i4 0, i7 %f_x_msb_4_l_V

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
entry_ifconv:49 %f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_3_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="5" op_2_bw="7" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %p_Result_114 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="86" op_0_bw="44">
<![CDATA[
entry_ifconv:51 %zext_ln1271_1 = zext i44 %p_Result_114

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="86" op_0_bw="42">
<![CDATA[
entry_ifconv:52 %zext_ln1273_3 = zext i42 %p_Result_113

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
entry_ifconv:53 %r_V_553 = mul i86 %zext_ln1271_1, i86 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_553"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:54 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_553, i32 55, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="43" op_0_bw="31">
<![CDATA[
entry_ifconv:55 %zext_ln1347 = zext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="47" op_0_bw="47" op_1_bw="5" op_2_bw="7" op_3_bw="32" op_4_bw="3">
<![CDATA[
entry_ifconv:56 %rhs_256 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %x_msb_ind_3_V, i7 0, i32 %f_x_msb_3_V, i3 0

]]></Node>
<StgValue><ssdm name="rhs_256"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="48" op_0_bw="47">
<![CDATA[
entry_ifconv:57 %zext_ln1347_1 = zext i47 %rhs_256

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="43" op_0_bw="42">
<![CDATA[
entry_ifconv:58 %zext_ln813_15 = zext i42 %p_Result_113

]]></Node>
<StgValue><ssdm name="zext_ln813_15"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:59 %add_ln813 = add i43 %zext_ln813_15, i43 %zext_ln1347

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="43">
<![CDATA[
entry_ifconv:60 %zext_ln813_16 = zext i43 %add_ln813

]]></Node>
<StgValue><ssdm name="zext_ln813_16"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:61 %exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln813_16, i48 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="exp_x_msb_3_4_lsb_m_1_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="46" op_0_bw="8">
<![CDATA[
entry_ifconv:64 %f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr

]]></Node>
<StgValue><ssdm name="f_x_msb_2_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %f_x_msb_2_h_V = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45

]]></Node>
<StgValue><ssdm name="f_x_msb_2_h_V"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="5">
<![CDATA[
entry_ifconv:66 %zext_ln813_17 = zext i5 %f_x_msb_2_h_V

]]></Node>
<StgValue><ssdm name="zext_ln813_17"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:67 %zext_ln813_18 = zext i8 %tmp_470

]]></Node>
<StgValue><ssdm name="zext_ln813_18"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:68 %ret_V_254 = add i9 %zext_ln813_18, i9 %zext_ln813_17

]]></Node>
<StgValue><ssdm name="ret_V_254"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="41" op_0_bw="46">
<![CDATA[
entry_ifconv:69 %trunc_ln594_4 = trunc i46 %f_x_msb_2_V

]]></Node>
<StgValue><ssdm name="trunc_ln594_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:81 %zext_ln541_5 = zext i8 %p_Result_111

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="50" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:82 %exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="50" op_0_bw="8">
<![CDATA[
entry_ifconv:83 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="50" op_0_bw="50" op_1_bw="9" op_2_bw="41">
<![CDATA[
entry_ifconv:70 %p_Result_115 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_254, i41 %trunc_ln594_4

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="98" op_0_bw="50">
<![CDATA[
entry_ifconv:71 %zext_ln1271_2 = zext i50 %p_Result_115

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="98" op_0_bw="48">
<![CDATA[
entry_ifconv:72 %zext_ln1273_4 = zext i48 %exp_x_msb_3_4_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:73 %r_V_554 = mul i98 %zext_ln1271_2, i98 %zext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_554"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="46" op_0_bw="46" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74 %trunc_ln1347_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_554, i32 52, i32 97

]]></Node>
<StgValue><ssdm name="trunc_ln1347_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="46">
<![CDATA[
entry_ifconv:75 %zext_ln1347_2 = zext i46 %trunc_ln1347_1

]]></Node>
<StgValue><ssdm name="zext_ln1347_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="56" op_0_bw="56" op_1_bw="9" op_2_bw="41" op_3_bw="6">
<![CDATA[
entry_ifconv:76 %rhs_258 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_254, i41 %trunc_ln594_4, i6 0

]]></Node>
<StgValue><ssdm name="rhs_258"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry_ifconv:77 %add_ln1347 = add i48 %exp_x_msb_3_4_lsb_m_1_V, i48 %zext_ln1347_2

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="56" op_0_bw="48">
<![CDATA[
entry_ifconv:78 %zext_ln1347_3 = zext i48 %add_ln1347

]]></Node>
<StgValue><ssdm name="zext_ln1347_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:79 %ret_V = add i56 %zext_ln1347_3, i56 %rhs_258

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="50" op_0_bw="50" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:80 %exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_3_4_lsb_m_1_V"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="50" op_0_bw="8">
<![CDATA[
entry_ifconv:83 %exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %y_V = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
entry_ifconv:20 %select_ln288 = select i1 %y_V, i46 70368744177663, i46 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="100" op_0_bw="50">
<![CDATA[
entry_ifconv:84 %zext_ln1271_3 = zext i50 %exp_x_msb_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="100" op_0_bw="50">
<![CDATA[
entry_ifconv:85 %zext_ln1273_5 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry_ifconv:86 %r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %trunc_ln813_s = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99

]]></Node>
<StgValue><ssdm name="trunc_ln813_s"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="50" op_0_bw="48">
<![CDATA[
entry_ifconv:88 %zext_ln813_19 = zext i48 %trunc_ln813_s

]]></Node>
<StgValue><ssdm name="zext_ln813_19"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:89 %y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln813_19

]]></Node>
<StgValue><ssdm name="y_l_V"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="46" op_0_bw="46" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:90 %y_V_1 = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49

]]></Node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1

]]></Node>
<StgValue><ssdm name="or_ln300_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="46" op_0_bw="1" op_1_bw="46" op_2_bw="46">
<![CDATA[
entry_ifconv:96 %p_Val2_144 = select i1 %or_ln300_4, i46 %select_ln288, i46 %y_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_144"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_457 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %p_Val2_144, i32 44, i32 45

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:98 %overf_1 = icmp_ne  i2 %tmp_457, i2 0

]]></Node>
<StgValue><ssdm name="overf_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:99 %p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 43

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:100 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 42

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:101 %p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 41

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:102 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 40

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:103 %p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 38

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:105 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 37

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:106 %p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 36

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:107 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 35

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:108 %p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 34

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 33

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
entry_ifconv:110 %p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %p_Val2_144, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:111 %or_ln533 = or i1 %overf_1, i1 %p_Result_100

]]></Node>
<StgValue><ssdm name="or_ln533"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:112 %or_ln533_1 = or i1 %or_ln533, i1 %p_Result_99

]]></Node>
<StgValue><ssdm name="or_ln533_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:113 %or_ln533_2 = or i1 %p_Result_102, i1 %p_Result_103

]]></Node>
<StgValue><ssdm name="or_ln533_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:114 %or_ln533_3 = or i1 %or_ln533_2, i1 %p_Result_101

]]></Node>
<StgValue><ssdm name="or_ln533_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %or_ln533_4 = or i1 %or_ln533_3, i1 %or_ln533_1

]]></Node>
<StgValue><ssdm name="or_ln533_4"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %or_ln533_5 = or i1 %p_Result_105, i1 %p_Result_106

]]></Node>
<StgValue><ssdm name="or_ln533_5"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %or_ln533_6 = or i1 %or_ln533_5, i1 %p_Result_104

]]></Node>
<StgValue><ssdm name="or_ln533_6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %or_ln533_7 = or i1 %p_Result_107, i1 %p_Result_108

]]></Node>
<StgValue><ssdm name="or_ln533_7"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %or_ln533_8 = or i1 %p_Result_109, i1 %p_Result_110

]]></Node>
<StgValue><ssdm name="or_ln533_8"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %or_ln533_9 = or i1 %or_ln533_8, i1 %or_ln533_7

]]></Node>
<StgValue><ssdm name="or_ln533_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %or_ln533_10 = or i1 %or_ln533_9, i1 %or_ln533_6

]]></Node>
<StgValue><ssdm name="or_ln533_10"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %overf_2 = or i1 %or_ln533_10, i1 %or_ln533_4

]]></Node>
<StgValue><ssdm name="overf_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="31" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:123 %tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i46.i32.i32, i46 %p_Val2_144, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry_ifconv:124 %select_ln536 = select i1 %overf_2, i31 2147483647, i31 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln536"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="31">
<![CDATA[
entry_ifconv:125 %ret_ln953 = ret i31 %select_ln536

]]></Node>
<StgValue><ssdm name="ret_ln953"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
