{
  "module_name": "mscc_mac.h",
  "hash_id": "28458ac456cc5707fd777e285d96c884db405efe0eea29a6b55d0059ffd11f9a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/phy/mscc/mscc_mac.h",
  "human_readable_source": " \n \n\n#ifndef _MSCC_PHY_LINE_MAC_H_\n#define _MSCC_PHY_LINE_MAC_H_\n\n#define MSCC_MAC_CFG_ENA_CFG\t\t\t\t\t0x00\n#define MSCC_MAC_CFG_MODE_CFG\t\t\t\t\t0x01\n#define MSCC_MAC_CFG_MAXLEN_CFG\t\t\t\t\t0x02\n#define MSCC_MAC_CFG_NUM_TAGS_CFG\t\t\t\t0x03\n#define MSCC_MAC_CFG_TAGS_CFG\t\t\t\t\t0x04\n#define MSCC_MAC_CFG_ADV_CHK_CFG\t\t\t\t0x07\n#define MSCC_MAC_CFG_LFS_CFG\t\t\t\t\t0x08\n#define MSCC_MAC_CFG_LB_CFG\t\t\t\t\t0x09\n#define MSCC_MAC_CFG_PKTINF_CFG\t\t\t\t\t0x0a\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL\t\t\t0x0b\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_2\t\t\t0x0c\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL\t\t\t0x0d\n#define MSCC_MAC_PAUSE_CFG_STATE\t\t\t\t0x0e\n#define MSCC_MAC_PAUSE_CFG_MAC_ADDRESS_LSB\t\t\t0x0f\n#define MSCC_MAC_PAUSE_CFG_MAC_ADDRESS_MSB\t\t\t0x10\n#define MSCC_MAC_STATUS_RX_LANE_STICKY_0\t\t\t0x11\n#define MSCC_MAC_STATUS_RX_LANE_STICKY_1\t\t\t0x12\n#define MSCC_MAC_STATUS_TX_MONITOR_STICKY\t\t\t0x13\n#define MSCC_MAC_STATUS_TX_MONITOR_STICKY_MASK\t\t\t0x14\n#define MSCC_MAC_STATUS_STICKY\t\t\t\t\t0x15\n#define MSCC_MAC_STATUS_STICKY_MASK\t\t\t\t0x16\n#define MSCC_MAC_STATS_32BIT_RX_HIH_CKSM_ERR_CNT\t\t0x17\n#define MSCC_MAC_STATS_32BIT_RX_XGMII_PROT_ERR_CNT\t\t0x18\n#define MSCC_MAC_STATS_32BIT_RX_SYMBOL_ERR_CNT\t\t\t0x19\n#define MSCC_MAC_STATS_32BIT_RX_PAUSE_CNT\t\t\t0x1a\n#define MSCC_MAC_STATS_32BIT_RX_UNSUP_OPCODE_CNT\t\t0x1b\n#define MSCC_MAC_STATS_32BIT_RX_UC_CNT\t\t\t\t0x1c\n#define MSCC_MAC_STATS_32BIT_RX_MC_CNT\t\t\t\t0x1d\n#define MSCC_MAC_STATS_32BIT_RX_BC_CNT\t\t\t\t0x1e\n#define MSCC_MAC_STATS_32BIT_RX_CRC_ERR_CNT\t\t\t0x1f\n#define MSCC_MAC_STATS_32BIT_RX_UNDERSIZE_CNT\t\t\t0x20\n#define MSCC_MAC_STATS_32BIT_RX_FRAGMENTS_CNT\t\t\t0x21\n#define MSCC_MAC_STATS_32BIT_RX_IN_RANGE_LEN_ERR_CNT\t\t0x22\n#define MSCC_MAC_STATS_32BIT_RX_OUT_OF_RANGE_LEN_ERR_CNT\t0x23\n#define MSCC_MAC_STATS_32BIT_RX_OVERSIZE_CNT\t\t\t0x24\n#define MSCC_MAC_STATS_32BIT_RX_JABBERS_CNT\t\t\t0x25\n#define MSCC_MAC_STATS_32BIT_RX_SIZE64_CNT\t\t\t0x26\n#define MSCC_MAC_STATS_32BIT_RX_SIZE65TO127_CNT\t\t\t0x27\n#define MSCC_MAC_STATS_32BIT_RX_SIZE128TO255_CNT\t\t0x28\n#define MSCC_MAC_STATS_32BIT_RX_SIZE256TO511_CNT\t\t0x29\n#define MSCC_MAC_STATS_32BIT_RX_SIZE512TO1023_CNT\t\t0x2a\n#define MSCC_MAC_STATS_32BIT_RX_SIZE1024TO1518_CNT\t\t0x2b\n#define MSCC_MAC_STATS_32BIT_RX_SIZE1519TOMAX_CNT\t\t0x2c\n#define MSCC_MAC_STATS_32BIT_RX_IPG_SHRINK_CNT\t\t\t0x2d\n#define MSCC_MAC_STATS_32BIT_TX_PAUSE_CNT\t\t\t0x2e\n#define MSCC_MAC_STATS_32BIT_TX_UC_CNT\t\t\t\t0x2f\n#define MSCC_MAC_STATS_32BIT_TX_MC_CNT\t\t\t\t0x30\n#define MSCC_MAC_STATS_32BIT_TX_BC_CNT\t\t\t\t0x31\n#define MSCC_MAC_STATS_32BIT_TX_SIZE64_CNT\t\t\t0x32\n#define MSCC_MAC_STATS_32BIT_TX_SIZE65TO127_CNT\t\t\t0x33\n#define MSCC_MAC_STATS_32BIT_TX_SIZE128TO255_CNT\t\t0x34\n#define MSCC_MAC_STATS_32BIT_TX_SIZE256TO511_CNT\t\t0x35\n#define MSCC_MAC_STATS_32BIT_TX_SIZE512TO1023_CNT\t\t0x36\n#define MSCC_MAC_STATS_32BIT_TX_SIZE1024TO1518_CNT\t\t0x37\n#define MSCC_MAC_STATS_32BIT_TX_SIZE1519TOMAX_CNT\t\t0x38\n#define MSCC_MAC_STATS_40BIT_RX_BAD_BYTES_CNT\t\t\t0x39\n#define MSCC_MAC_STATS_40BIT_RX_BAD_BYTES_MSB_CNT\t\t0x3a\n#define MSCC_MAC_STATS_40BIT_RX_OK_BYTES_CNT\t\t\t0x3b\n#define MSCC_MAC_STATS_40BIT_RX_OK_BYTES_MSB_CNT\t\t0x3c\n#define MSCC_MAC_STATS_40BIT_RX_IN_BYTES_CNT\t\t\t0x3d\n#define MSCC_MAC_STATS_40BIT_RX_IN_BYTES_MSB_CNT\t\t0x3e\n#define MSCC_MAC_STATS_40BIT_TX_OK_BYTES_CNT\t\t\t0x3f\n#define MSCC_MAC_STATS_40BIT_TX_OK_BYTES_MSB_CNT\t\t0x40\n#define MSCC_MAC_STATS_40BIT_TX_OUT_BYTES_CNT\t\t\t0x41\n#define MSCC_MAC_STATS_40BIT_TX_OUT_BYTES_MSB_CNT\t\t0x42\n\n#define MSCC_MAC_CFG_ENA_CFG_RX_CLK_ENA\t\t\t\tBIT(0)\n#define MSCC_MAC_CFG_ENA_CFG_TX_CLK_ENA\t\t\t\tBIT(4)\n#define MSCC_MAC_CFG_ENA_CFG_RX_SW_RST\t\t\t\tBIT(8)\n#define MSCC_MAC_CFG_ENA_CFG_TX_SW_RST\t\t\t\tBIT(12)\n#define MSCC_MAC_CFG_ENA_CFG_RX_ENA\t\t\t\tBIT(16)\n#define MSCC_MAC_CFG_ENA_CFG_TX_ENA\t\t\t\tBIT(20)\n\n#define MSCC_MAC_CFG_MODE_CFG_FORCE_CW_UPDATE_INTERVAL(x)\t((x) << 20)\n#define MSCC_MAC_CFG_MODE_CFG_FORCE_CW_UPDATE_INTERVAL_M\tGENMASK(29, 20)\n#define MSCC_MAC_CFG_MODE_CFG_FORCE_CW_UPDATE\t\t\tBIT(16)\n#define MSCC_MAC_CFG_MODE_CFG_TUNNEL_PAUSE_FRAMES\t\tBIT(14)\n#define MSCC_MAC_CFG_MODE_CFG_MAC_PREAMBLE_CFG(x)\t\t((x) << 10)\n#define MSCC_MAC_CFG_MODE_CFG_MAC_PREAMBLE_CFG_M\t\tGENMASK(12, 10)\n#define MSCC_MAC_CFG_MODE_CFG_MAC_IPG_CFG\t\t\tBIT(6)\n#define MSCC_MAC_CFG_MODE_CFG_XGMII_GEN_MODE_ENA\t\tBIT(4)\n#define MSCC_MAC_CFG_MODE_CFG_HIH_CRC_CHECK\t\t\tBIT(2)\n#define MSCC_MAC_CFG_MODE_CFG_UNDERSIZED_FRAME_DROP_DIS\t\tBIT(1)\n#define MSCC_MAC_CFG_MODE_CFG_DISABLE_DIC\t\t\tBIT(0)\n\n#define MSCC_MAC_CFG_MAXLEN_CFG_MAX_LEN_TAG_CHK\t\t\tBIT(16)\n#define MSCC_MAC_CFG_MAXLEN_CFG_MAX_LEN(x)\t\t\t(x)\n#define MSCC_MAC_CFG_MAXLEN_CFG_MAX_LEN_M\t\t\tGENMASK(15, 0)\n\n#define MSCC_MAC_CFG_TAGS_CFG_RSZ\t\t\t\t0x4\n#define MSCC_MAC_CFG_TAGS_CFG_TAG_ID(x)\t\t\t\t((x) << 16)\n#define MSCC_MAC_CFG_TAGS_CFG_TAG_ID_M\t\t\t\tGENMASK(31, 16)\n#define MSCC_MAC_CFG_TAGS_CFG_TAG_ENA\t\t\t\tBIT(4)\n\n#define MSCC_MAC_CFG_ADV_CHK_CFG_EXT_EOP_CHK_ENA\t\tBIT(24)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_EXT_SOP_CHK_ENA\t\tBIT(20)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_SFD_CHK_ENA\t\t\tBIT(16)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_PRM_SHK_CHK_DIS\t\tBIT(12)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_PRM_CHK_ENA\t\t\tBIT(8)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_OOR_ERR_ENA\t\t\tBIT(4)\n#define MSCC_MAC_CFG_ADV_CHK_CFG_INR_ERR_ENA\t\t\tBIT(0)\n\n#define MSCC_MAC_CFG_LFS_CFG_LFS_INH_TX\t\t\t\tBIT(8)\n#define MSCC_MAC_CFG_LFS_CFG_LFS_DIS_TX\t\t\t\tBIT(4)\n#define MSCC_MAC_CFG_LFS_CFG_LFS_UNIDIR_ENA\t\t\tBIT(3)\n#define MSCC_MAC_CFG_LFS_CFG_USE_LEADING_EDGE_DETECT\t\tBIT(2)\n#define MSCC_MAC_CFG_LFS_CFG_SPURIOUS_Q_DIS\t\t\tBIT(1)\n#define MSCC_MAC_CFG_LFS_CFG_LFS_MODE_ENA\t\t\tBIT(0)\n\n#define MSCC_MAC_CFG_LB_CFG_XGMII_HOST_LB_ENA\t\t\tBIT(4)\n#define MSCC_MAC_CFG_LB_CFG_XGMII_PHY_LB_ENA\t\t\tBIT(0)\n\n#define MSCC_MAC_CFG_PKTINF_CFG_STRIP_FCS_ENA\t\t\tBIT(0)\n#define MSCC_MAC_CFG_PKTINF_CFG_INSERT_FCS_ENA\t\t\tBIT(4)\n#define MSCC_MAC_CFG_PKTINF_CFG_STRIP_PREAMBLE_ENA\t\tBIT(8)\n#define MSCC_MAC_CFG_PKTINF_CFG_INSERT_PREAMBLE_ENA\t\tBIT(12)\n#define MSCC_MAC_CFG_PKTINF_CFG_LPI_RELAY_ENA\t\t\tBIT(16)\n#define MSCC_MAC_CFG_PKTINF_CFG_LF_RELAY_ENA\t\t\tBIT(20)\n#define MSCC_MAC_CFG_PKTINF_CFG_RF_RELAY_ENA\t\t\tBIT(24)\n#define MSCC_MAC_CFG_PKTINF_CFG_ENABLE_TX_PADDING\t\tBIT(25)\n#define MSCC_MAC_CFG_PKTINF_CFG_ENABLE_RX_PADDING\t\tBIT(26)\n#define MSCC_MAC_CFG_PKTINF_CFG_ENABLE_4BYTE_PREAMBLE\t\tBIT(27)\n#define MSCC_MAC_CFG_PKTINF_CFG_MACSEC_BYPASS_NUM_PTP_STALL_CLKS(x)\t((x) << 28)\n#define MSCC_MAC_CFG_PKTINF_CFG_MACSEC_BYPASS_NUM_PTP_STALL_CLKS_M\tGENMASK(30, 28)\n\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_VALUE(x)\t\t((x) << 16)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_VALUE_M\t\tGENMASK(31, 16)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_WAIT_FOR_LPI_LOW\tBIT(12)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_USE_PAUSE_STALL_ENA\tBIT(8)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_REPL_MODE\tBIT(4)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_FRC_FRAME\tBIT(2)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_MODE(x)\t\t(x)\n#define MSCC_MAC_PAUSE_CFG_TX_FRAME_CTRL_PAUSE_MODE_M\t\tGENMASK(1, 0)\n\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_EARLY_PAUSE_DETECT_ENA\tBIT(16)\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_PRE_CRC_MODE\t\tBIT(20)\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_PAUSE_TIMER_ENA\tBIT(12)\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_PAUSE_REACT_ENA\tBIT(8)\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_PAUSE_FRAME_DROP_ENA\tBIT(4)\n#define MSCC_MAC_PAUSE_CFG_RX_FRAME_CTRL_PAUSE_MODE\t\tBIT(0)\n\n#define MSCC_MAC_PAUSE_CFG_STATE_PAUSE_STATE\t\t\tBIT(0)\n#define MSCC_MAC_PAUSE_CFG_STATE_MAC_TX_PAUSE_GEN\t\tBIT(4)\n\n#define MSCC_PROC_IP_1588_TOP_CFG_STAT_MODE_CTL\t\t\t0x2\n#define MSCC_PROC_IP_1588_TOP_CFG_STAT_MODE_CTL_PROTOCOL_MODE(x)\t(x)\n#define MSCC_PROC_IP_1588_TOP_CFG_STAT_MODE_CTL_PROTOCOL_MODE_M\tGENMASK(2, 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}