#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov  9 19:12:31 2023
# Process ID: 21744
# Current directory: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15248 C:\Users\pbartolome\OneDrive - Universidad de Alcala\Todo\vivado\E1\FIFO_XADC\P1_fifo_xadc.xpr
# Log file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/vivado.log
# Journal file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 750.430 ; gain = 39.324
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xadc_wiz_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 781.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 781.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 792.312 ; gain = 10.773
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 792.312 ; gain = 12.738
run all
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155214945 ps  Iteration: 2  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/drp_monitor  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155214945 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 806.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 808.691 ; gain = 1.945
run all
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=3.737000e-01 N=2.260000e+02) for XADC.
Time: 9124635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=2.260000e+02) for XADC.
Time: 9124635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=3.737000e-01 N=6.260000e+02) for XADC.
Time: 11124555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=6.260000e+02) for XADC.
Time: 11124555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 13124475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 13124475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 15124395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 15124395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 17124315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 17124315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 19124235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 19124235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 21124155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 21124155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 23124075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 23124075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 25123995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 25123995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 27123915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 27123915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 29123835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 29123835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 31123755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 31123755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 33123675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 33123675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 35123595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 35123595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 37123515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 37123515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 39123435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 39123435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 41123355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 41123355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 43123275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 43123275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 45123195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 45123195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 47123115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 47123115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 49123035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 49123035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 51122955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 51122955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 53122875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 53122875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 55122795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 55122795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 57122715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 57122715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 59122635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 59122635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 61122555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 61122555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 63122475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 63122475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 65122395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 65122395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 67122315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 67122315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 69122235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 69122235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 71122155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 71122155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 73122075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 73122075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 75121995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 75121995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 77121915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 77121915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 79121835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 79121835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 81121755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 81121755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 83121675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 83121675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 85121595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 85121595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 87121515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 87121515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 89121435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 89121435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 91121355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 91121355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 93121275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 93121275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 95121195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 95121195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 97121115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 97121115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 99121035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 99121035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 101120955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 101120955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 103120875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 103120875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 105120795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 105120795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 107120715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 107120715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 109120635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 109120635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 111120555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 111120555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 113120475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 113120475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 115120395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 115120395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 117120315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 117120315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 119120235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 119120235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 121120155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 121120155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 123120075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 123120075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 125119995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 125119995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 127119915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 127119915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 129119835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 129119835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 131119755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 131119755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 133119675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 133119675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 135119595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 135119595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 137119515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 137119515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 139119435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 139119435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 141119355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 141119355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 143119275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 143119275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 145119195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 145119195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 147119115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 147119115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 149119035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 149119035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 151118955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 151118955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 153118875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 153118875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 155118795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 155118795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155214945 ps  Iteration: 2  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/drp_monitor  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155214945 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 818.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 818.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 818.844 ; gain = 0.000
run all
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=3.737000e-01 N=2.260000e+02) for XADC.
Time: 9124635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=2.260000e+02) for XADC.
Time: 9124635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=3.737000e-01 N=6.260000e+02) for XADC.
Time: 11124555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=6.260000e+02) for XADC.
Time: 11124555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 13124475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 13124475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 15124395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 15124395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 17124315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 17124315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 19124235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 19124235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 21124155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 21124155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 23124075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 23124075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 25123995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 25123995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 27123915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 27123915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 29123835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 29123835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 31123755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 31123755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 33123675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 33123675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 35123595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 35123595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 37123515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 37123515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 39123435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 39123435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 41123355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 41123355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 43123275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 43123275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 45123195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 45123195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 47123115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 47123115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 49123035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 49123035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 51122955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 51122955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 53122875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 53122875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 55122795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 55122795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 57122715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 57122715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 59122635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 59122635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 61122555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 61122555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 63122475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 63122475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 65122395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 65122395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 67122315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 67122315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 69122235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 69122235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 71122155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 71122155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 73122075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 73122075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 75121995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 75121995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 77121915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 77121915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 79121835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 79121835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 81121755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 81121755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 83121675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 83121675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 85121595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 85121595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 87121515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 87121515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 89121435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 89121435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 91121355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 91121355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 93121275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 93121275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 95121195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 95121195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 97121115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 97121115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 99121035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 99121035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 101120955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 101120955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 103120875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 103120875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 105120795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 105120795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 107120715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 107120715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 109120635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 109120635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 111120555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 111120555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 113120475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 113120475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 115120395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 115120395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 117120315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 117120315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 119120235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 119120235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 121120155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 121120155 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 123120075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 123120075 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 125119995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 125119995 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 127119915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 127119915 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 129119835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 129119835 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 131119755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 131119755 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 133119675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 133119675 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 135119595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 135119595 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 137119515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 137119515 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 139119435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 139119435 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 141119355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 141119355 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 143119275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 143119275 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 145119195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 145119195 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 147119115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 147119115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 149119035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 149119035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 151118955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 151118955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 153118875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 153118875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=5.830000e-01 N=8.000000e+02) for XADC.
Time: 155118795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 should be between 0V to 0.5V when in unipolar mode (N=8.000000e+02) for XADC.
Time: 155118795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155214945 ps  Iteration: 2  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/drp_monitor  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155214945 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 819.586 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 819.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 819.586 ; gain = 0.000
run all
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 47123115 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 49123035 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 51122955 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 53122875 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-5.960000e-01 N=0.000000e+00) for XADC.
Time: 55122795 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-5.960000e-01 N=0.000000e+00) for XADC.
Time: 57122715 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-5.960000e-01 N=0.000000e+00) for XADC.
Time: 59122635 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-5.960000e-01 N=0.000000e+00) for XADC.
Time: 61122555 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 63122475 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 65122395 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 67122315 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Warning: Input File Warning: The N input for external channel 3 must be smaller than P input when in unipolar mode (P=-2.980000e-01 N=0.000000e+00) for XADC.
Time: 69122235 ps  Iteration: 10  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/CHEK_COMM_P  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155214945 ps  Iteration: 2  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/drp_monitor  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155214945 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 819.586 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 819.984 ; gain = 0.398
run all
Failure: DRC Error : DEN is high for more than 1 DCLK.
Time: 155214945 ps  Iteration: 2  Process: /prueba_xadc_tb/uut/xadc_wiz_0/U0/drp_monitor  File: C:\Xilinx\Vivado\2017.4\data/vhdl/src/unisims/primitive/XADC.vhd
$finish called at time : 155214945 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 826.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 826.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 826.762 ; gain = 0.000
run all
Failure: Fin simulacion
Time: 12002818045 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 12002818045 ps : File "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 204
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 826.762 ; gain = 0.000
open_bd_design {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_in_0(rst) and /fifo_generator_0/rst(undef)
Successfully read diagram <design_1> from BD file <C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 912.090 ; gain = 82.793
startgroup
create_bd_port -dir O prog_full
connect_bd_net [get_bd_pins /fifo_generator_0/prog_full] [get_bd_ports prog_full]
endgroup
generate_target all [get_files  {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_dclk_in_0 
Wrote  : <C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
Exporting to file C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files} -ipstatic_source_dir {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/modelsim} {questa=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/questa} {riviera=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/riviera} {activehdl=C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1008.191 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.551 ; gain = 0.539
save_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.629 ; gain = 0.000
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
Failure: Fin simulacion
Time: 403282045 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 403282045 ps : File "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 207
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.441 ; gain = 2.098
run all
Failure: Fin simulacion
Time: 403282045 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 403282045 ps : File "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 207
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.598 ; gain = 1.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.586 ; gain = 0.746
run all
Failure: Fin simulacion
Time: 43296445 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 43296445 ps : File "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 207
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 20:46:21 2023...
