/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  wire [8:0] _07_;
  wire [9:0] _08_;
  wire [6:0] _09_;
  wire [3:0] _10_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [25:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [21:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [15:0] celloutsig_0_43z;
  wire [16:0] celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [9:0] celloutsig_0_58z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [11:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_78z;
  wire [5:0] celloutsig_0_7z;
  wire [27:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = !(celloutsig_0_19z ? celloutsig_0_47z : celloutsig_0_17z);
  assign celloutsig_0_29z = !(celloutsig_0_14z ? celloutsig_0_12z : celloutsig_0_27z);
  assign celloutsig_0_50z = ~(celloutsig_0_18z[14] | celloutsig_0_24z[1]);
  assign celloutsig_0_17z = ~(in_data[72] | celloutsig_0_2z);
  assign celloutsig_0_30z = ~celloutsig_0_8z[0];
  assign celloutsig_0_35z = ~celloutsig_0_13z;
  assign celloutsig_0_38z = ~celloutsig_0_8z[1];
  assign celloutsig_0_78z = ~_00_;
  assign celloutsig_0_88z = ~celloutsig_0_71z;
  assign celloutsig_1_0z = ~in_data[169];
  assign celloutsig_1_5z = ~celloutsig_1_1z;
  assign celloutsig_1_8z = ~in_data[156];
  assign celloutsig_0_15z = ~celloutsig_0_12z;
  assign celloutsig_0_32z = ~((celloutsig_0_15z | celloutsig_0_28z[0]) & (celloutsig_0_7z[0] | in_data[73]));
  assign celloutsig_0_42z = ~((celloutsig_0_41z[1] | celloutsig_0_34z[1]) & (celloutsig_0_33z[14] | celloutsig_0_37z[3]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | _03_) & (in_data[36] | in_data[90]));
  assign celloutsig_1_19z = ~((celloutsig_1_14z[5] | celloutsig_1_11z[0]) & (celloutsig_1_7z | celloutsig_1_7z));
  assign celloutsig_0_49z = celloutsig_0_45z[3] | ~(celloutsig_0_36z);
  assign celloutsig_0_6z = in_data[52] | ~(celloutsig_0_2z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_9z = _04_ | ~(celloutsig_1_7z);
  assign celloutsig_0_14z = celloutsig_0_11z[5] | ~(celloutsig_0_8z[1]);
  assign celloutsig_0_21z = celloutsig_0_9z | ~(_01_);
  assign celloutsig_0_23z = _05_ | ~(celloutsig_0_13z);
  assign celloutsig_0_51z = celloutsig_0_30z | in_data[65];
  assign celloutsig_0_33z = { celloutsig_0_10z[11:0], celloutsig_0_26z, celloutsig_0_26z } + { in_data[75:59], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_45z = { celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_12z } + { _06_[10:7], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_35z };
  reg [9:0] _38_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _38_ <= 10'h000;
    else _38_ <= { _07_[8:6], _03_, _07_[4:1], celloutsig_0_0z, celloutsig_0_0z };
  assign { _08_[9:8], _06_[10:7], _02_, _08_[2:0] } = _38_;
  reg [6:0] _39_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _39_ <= 7'h00;
    else _39_ <= { in_data[113:110], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _09_[6:5], _04_, _09_[3:0] } = _39_;
  reg [3:0] _40_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _40_ <= 4'h0;
    else _40_ <= { _07_[6], _03_, _07_[4], celloutsig_0_9z };
  assign { _10_[3], _01_, _00_, _05_ } = _40_;
  reg [8:0] _41_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _41_ <= 9'h000;
    else _41_ <= { in_data[60:53], celloutsig_0_2z };
  assign { _07_[8:6], _03_, _07_[4:0] } = _41_;
  assign celloutsig_0_31z = { celloutsig_0_18z[24:5], celloutsig_0_19z, celloutsig_0_8z } & { _08_[9:8], _06_[10:7], _02_, _08_[2:0], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_63z = { celloutsig_0_45z[7:3], celloutsig_0_25z, celloutsig_0_61z, celloutsig_0_8z, celloutsig_0_38z, celloutsig_0_39z } & { celloutsig_0_58z[9:5], celloutsig_0_19z, celloutsig_0_55z, celloutsig_0_53z };
  assign celloutsig_0_24z = { celloutsig_0_11z[1], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_6z } & { celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_58z = { celloutsig_0_49z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_18z[14:9], celloutsig_0_22z };
  assign celloutsig_0_40z = { celloutsig_0_20z[3:2], celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_22z } > celloutsig_0_10z[9:0];
  assign celloutsig_1_18z = celloutsig_1_12z[7:3] > { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[73:67] <= in_data[44:38];
  assign celloutsig_0_2z = in_data[53:44] <= { in_data[13:9], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_24z } <= { celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_47z = celloutsig_0_33z[19:16] && { in_data[0], celloutsig_0_35z, celloutsig_0_40z, celloutsig_0_2z };
  assign celloutsig_0_62z = { celloutsig_0_44z[9:0], celloutsig_0_20z, celloutsig_0_6z } && { celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_61z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_0_12z = { celloutsig_0_10z[11:0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z } < { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, _07_[8:6], _03_, _07_[4:0] };
  assign celloutsig_0_9z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_37z = { celloutsig_0_18z[14:11], celloutsig_0_25z } % { 1'h1, celloutsig_0_18z[13:10] };
  assign celloutsig_0_8z = { _06_[8:7], _02_ } % { 1'h1, celloutsig_0_7z[0], celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_6z[1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[5:4], celloutsig_1_6z };
  assign celloutsig_0_22z = { _06_[10:9], celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[1:0] };
  assign celloutsig_0_43z = { celloutsig_0_28z[4:1], celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_7z } % { 1'h1, celloutsig_0_10z[10:3], celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_53z = celloutsig_0_28z % { 1'h1, celloutsig_0_43z[5:4], celloutsig_0_6z, celloutsig_0_49z };
  assign celloutsig_0_87z = { celloutsig_0_31z[23:12], celloutsig_0_54z, celloutsig_0_61z, celloutsig_0_78z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_47z, _08_[9:8], _06_[10:7], _02_, _08_[2:0] } % { 1'h1, celloutsig_0_63z[10:1], celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_62z, celloutsig_0_14z, celloutsig_0_42z, celloutsig_0_46z };
  assign celloutsig_1_2z = { in_data[138], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[146], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_4z = in_data[111:104] % { 1'h1, in_data[168:166], celloutsig_1_2z };
  assign celloutsig_0_34z = _05_ ? { celloutsig_0_18z[14:13], celloutsig_0_23z } : { _06_[7], _02_, _08_[2] };
  assign celloutsig_0_46z = celloutsig_0_25z ? { celloutsig_0_33z[14:8], celloutsig_0_23z } : { _07_[7:6], _03_, _07_[4:0] };
  assign celloutsig_0_18z = _06_[9] ? { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, _08_[9:8], _06_[10], 1'h1, _06_[8:7], _02_, _08_[2:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, _10_[3], _01_, _00_, _05_, celloutsig_0_6z } : { in_data[93:74], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_26z = celloutsig_0_10z[11] ? { _07_[7:6], _03_, _07_[4], celloutsig_0_12z } : celloutsig_0_18z[13:9];
  assign celloutsig_1_6z = - celloutsig_1_4z[7:5];
  assign celloutsig_0_52z = { celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_46z, celloutsig_0_30z } !== celloutsig_0_31z[18:8];
  assign celloutsig_0_61z = { celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_52z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_51z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_55z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_17z, _07_[8:6], _03_, _07_[4:0], celloutsig_0_11z, celloutsig_0_13z } !== in_data[74:44];
  assign celloutsig_1_7z = in_data[146:144] !== celloutsig_1_2z[3:1];
  assign celloutsig_0_27z = { _10_[3], _01_, _00_, celloutsig_0_15z } !== { _03_, _07_[4:2] };
  assign celloutsig_0_71z = celloutsig_0_39z & celloutsig_0_50z;
  assign celloutsig_0_36z = ~^ { celloutsig_0_11z[3:0], celloutsig_0_21z };
  assign celloutsig_0_55z = ~^ { celloutsig_0_26z[4:2], celloutsig_0_17z };
  assign celloutsig_0_1z = ~^ in_data[38:33];
  assign celloutsig_0_44z = { celloutsig_0_11z[2:0], celloutsig_0_10z } >> { celloutsig_0_0z, celloutsig_0_43z };
  assign celloutsig_0_7z = { _06_[8:7], _02_, _08_[2:0] } >> { _03_, _07_[4:2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_4z[6], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z } >> { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_10z = { _07_[4:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z } >> { in_data[17:16], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, _07_[8:6], _03_, _07_[4:0] };
  assign celloutsig_0_20z = { celloutsig_0_7z[5:3], celloutsig_0_0z } >> { celloutsig_0_11z[3], celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_11z[5:2], celloutsig_0_1z } >>> { _03_, _07_[4:1] };
  assign celloutsig_1_11z = { _09_[1], celloutsig_1_4z, celloutsig_1_9z } - { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_41z = { celloutsig_0_28z[2:0], celloutsig_0_21z } ~^ { _02_, _08_[2:0] };
  assign celloutsig_0_11z = { in_data[9:6], celloutsig_0_2z, celloutsig_0_4z } ~^ { _02_, _08_[2], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_39z = ~((celloutsig_0_34z[1] & celloutsig_0_24z[0]) | celloutsig_0_12z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z[0] & _07_[7]) | celloutsig_0_14z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_4z & celloutsig_0_8z[1]));
  assign _06_[6:0] = { celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_35z };
  assign _07_[5] = _03_;
  assign _08_[7:3] = { _06_[10:7], _02_ };
  assign _09_[4] = _04_;
  assign _10_[2:0] = { _01_, _00_, _05_ };
  assign { out_data[128], out_data[96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
