Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Fibo_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Fibo_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Fibo_Test"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Fibo_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Mux2.vhd" into library work
Parsing entity <Mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Mux1.vhd" into library work
Parsing entity <Mux1>.
Parsing architecture <Behavioral> of entity <mux1>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <Behavioral> of entity <full_adder>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Basic_ALU_Pack.vhd" into library work
Parsing package <Basic_ALU_Pack>.
Parsing package body <Basic_ALU_Pack>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Regs.vhd" into library work
Parsing entity <Regs>.
Parsing architecture <Behavioral> of entity <regs>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Register_File_Pack.vhd" into library work
Parsing package <Register_File_Pack>.
Parsing package body <Register_File_Pack>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\ALU_Pack.vhd" into library work
Parsing package <ALU_Pack>.
Parsing package body <ALU_Pack>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\ALU_1bit.vhd" into library work
Parsing entity <ALU_1bit>.
Parsing architecture <Behavioral> of entity <alu_1bit>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\SignExtension.vhd" into library work
Parsing entity <SignExtension>.
Parsing architecture <Behavioral> of entity <signextension>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" into library work
Parsing entity <RegFile>.
Parsing architecture <Behavioral> of entity <regfile>.
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 62: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 63: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 64: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 65: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 66: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 67: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 68: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 69: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 70: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 71: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 72: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 73: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 74: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 75: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 76: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 77: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 78: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 79: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 80: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 81: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 82: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 83: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 84: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 85: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 86: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 87: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 88: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 89: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 90: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 91: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 92: Actual for formal port ld is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\RegFile .vhd" Line 93: Actual for formal port ld is neither a static name nor a globally static expression
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MUX2x1.vhd" into library work
Parsing entity <MUX2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\InstMem.V3.vhd" into library work
Parsing entity <INSTRMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <instrmemory>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Datamem.V4.vhd" into library work
Parsing entity <DATAMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <datamemory>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\CPU_Pack.vhd" into library work
Parsing package <CPU_Pack>.
Parsing package body <CPU_Pack>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Control_Unit.vhd" into library work
Parsing entity <Control_Unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\ALU_Control.vhd" into library work
Parsing entity <ALU_Control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MainModule.vhd" into library work
Parsing entity <MainModule>.
Parsing architecture <Behavioral> of entity <mainmodule>.
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MainModule.vhd" Line 68: Actual for formal port clr is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MainModule.vhd" Line 83: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\MainModule.vhd" Line 107: Actual for formal port loadit is neither a static name nor a globally static expression
Parsing VHDL file "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Fibo_Test .vhd" into library work
Parsing entity <Fibo_Test>.
Parsing architecture <behavior> of entity <fibo_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Fibo_Test> (architecture <behavior>) from library <work>.

Elaborating entity <MainModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <Regs> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux1> (architecture <Behavioral>) from library <work>.

Elaborating entity <full_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegFile> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SignExtension> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <INSTRMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\InstMem.V3.vhd" Line 32: loadit should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\InstMem.V3.vhd" Line 27: Net <ROM_PROCESS.MEMORY[33][31]> does not have a driver.

Elaborating entity <Control_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_Control> (architecture <Behavioral>) from library <work>.

Elaborating entity <DATAMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Datamem.V4.vhd" Line 29: loadit should be on the sensitivity list of the process
ERROR:HDLCompiler:890 - "D:\College\Computer Organisation and Architecture\Final Project\Final Final\Phase (2)\Fibo_Test .vhd" Line 56: wait statement without UNTIL clause not supported for synthesis
Netlist Fibo_Test(behavior) remains a blackbox, due to errors in its contents
--> 

Total memory usage is 4514720 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

