\t (00:03:46) allegro 16.5 P003 (v16-5-13C) i86
\t (00:03:46)     Journal start - Wed Jan 18 15:12:06 2012
\t (00:03:46)         Host=BS-TECRA-M7 User=BS Pid=6484 CPUs=2
\t (00:03:46) 
\d (00:03:46) Database opened: F:/PT8643/PCB/PT8643_Rev_2/PT8643.brd
\i (00:03:47) etchedit 
\i (00:03:51) cmgr 
\i (00:03:52) setwindow cmgr
\i (00:03:52) cm fetch DRC_IS_UPTODATE ( System "System" ) System
\i (00:03:52) cm fetch ONLINE_DRC ( System "System" ) System
\i (00:03:52) setwindow pcb
\i (00:03:52) etchedit 
\i (00:03:56) setwindow cmgr
\i (00:03:56) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:03:56) cm fetch MIN_LINE_WIDTH ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MIN_LINE_WIDTH ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch MAX_LINE_WIDTH ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MAX_LINE_WIDTH ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch MIN_NECK_WIDTH ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MIN_NECK_WIDTH ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch MAXIMUM_NECK_LENGTH ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MAXIMUM_NECK_LENGTH ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch DIFFP_PRIMARY_GAP ( Design "PT8643" ) Design
\i (00:03:56) cm fetch DIFFP_PRIMARY_GAP ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch DIFFP_NECK_GAP ( Design "PT8643" ) Design
\i (00:03:56) cm fetch DIFFP_COUPLED_PLUS ( Design "PT8643" ) Design
\i (00:03:56) cm fetch DIFFP_COUPLED_PLUS ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch DIFFP_COUPLED_MINUS ( Design "PT8643" ) Design
\i (00:03:56) cm fetch DIFFP_COUPLED_MINUS ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch DIFFP_NECK_GAP ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch VIA_LIST ( Design "PT8643" ) Design
\i (00:03:56) cm fetch VIA_LIST ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch MIN_BVIA_STAGGER ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MIN_BVIA_STAGGER ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch MAX_BVIA_STAGGER ( Design "PT8643" ) Design
\i (00:03:56) cm fetch MAX_BVIA_STAGGER ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch PAD_PAD_DIRECT_CONNECT ( Design "PT8643" ) Design
\i (00:03:56) cm fetch PAD_PAD_DIRECT_CONNECT ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch ALLOW_ON_ETCH_SUBCLASS ( Design "PT8643" ) Design
\i (00:03:56) cm fetch ALLOW_ON_ETCH_SUBCLASS ( Design "PT8643" ) "Physical CSet"
\i (00:03:56) cm fetch TS_ALLOWED ( Design "PT8643" ) Design
\i (00:03:56) cm fetch TS_ALLOWED ( Design "PT8643" ) "Physical CSet"
\i (00:04:00) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:04:01) cm fetch TS_ALLOWED ( Design "PT8643" ) "Net Class"
\i (00:04:01) cm fetch VOLTAGE ( Design "PT8643" ) Net
\i (00:04:01) cm fetch VOLTAGE ( Design "PT8643" ) Bus
\i (00:04:01) cm fetch TS_ALLOWED ( Design "PT8643" ) Net
\i (00:04:01) cm fetch TS_ALLOWED ( Design "PT8643" ) XNet
\i (00:04:01) cm fetch TS_ALLOWED ( Design "PT8643" ) "Diff Pair"
\i (00:04:01) cm fetch TS_ALLOWED ( Design "PT8643" ) Bus
\i (00:04:04) cm newView ( worksheet 55:Physical 68:Region "69:All Layers" "70:All Layers" )
\i (00:04:06) cm select ( frame ( workbook 55:Physical 61:Net "62:All Layers" ) )
\i (00:04:33) cm exit
\i (00:04:36) setwindow pcb
\i (00:04:36) exit 
\e (00:04:36) Do you want to save the changes you made to PT8643.brd?
\i (00:04:55) fillin no 
\t (00:04:55)     Journal end - Wed Jan 18 15:13:15 2012
