# HW1.2
2. Write the Verilog models and testbenches of the following logic circuits. Provide your code and
simulation results.

<p >
  <img src="2a.png" title="hover text">
</p>
Simulation results are as follows :
<p align="center">
  <img src="HW1_2a.png" title="hover text" height=120>
</p>

<p >
  <img src="2a.png" title="hover text">
</p>
Simulation results are as follows :
<p align="center">
  <img src="HW1_2b.png" title="hover text" height=120>
</p>
