Analysis & Synthesis report for ifv
Mon May  7 22:26:55 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Registers Packed Into Inferred Megafunctions
 10. Source assignments for altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated
 11. Parameter Settings for Inferred Entity Instance: altsyncram:RAM_rtl_0
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May  7 22:26:55 2012    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; ifv                                      ;
; Top-level Entity Name              ; ramcon                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 4                                        ;
;     Total combinational functions  ; 1                                        ;
;     Dedicated logic registers      ; 4                                        ;
; Total registers                    ; 4                                        ;
; Total pins                         ; 67                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; ramcon             ; ifv                ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; ramcon.vhd                       ; yes             ; User VHDL File               ; /home/user4/spring12/lep2141/4840/romeo-set/src/ramcon.vhd                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/aglobal72.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_bpi1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/user4/spring12/lep2141/4840/romeo-set/src/db/altsyncram_bpi1.tdf      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4     ;
;                                             ;       ;
; Total combinational functions               ; 1     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 1     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 4     ;
;     -- Dedicated logic registers            ; 4     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 67    ;
; Total memory bits                           ; 288   ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 22    ;
; Total fan-out                               ; 231   ;
; Average fan-out                             ; 2.57  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                             ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                         ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+--------------+
; |ramcon                                ; 1 (1)             ; 4 (4)        ; 288         ; 0            ; 0       ; 0         ; 67   ; 0            ; |ramcon                                                     ; work         ;
;    |altsyncram:RAM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ramcon|altsyncram:RAM_rtl_0                                ; work         ;
;       |altsyncram_bpi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ramcon|altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                   ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 18           ; 16           ; 18           ; 288  ; None ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+-------------------+--------------+-----------+
; Register Name     ; Megafunction ; Type      ;
+-------------------+--------------+-----------+
; readdata[0]~reg0  ; RAM~25       ; RAM       ;
; readdata[1]~reg0  ; RAM~25       ; RAM       ;
; readdata[2]~reg0  ; RAM~25       ; RAM       ;
; readdata[3]~reg0  ; RAM~25       ; RAM       ;
; readdata[4]~reg0  ; RAM~25       ; RAM       ;
; readdata[5]~reg0  ; RAM~25       ; RAM       ;
; readdata[6]~reg0  ; RAM~25       ; RAM       ;
; readdata[7]~reg0  ; RAM~25       ; RAM       ;
; readdata[8]~reg0  ; RAM~25       ; RAM       ;
; readdata[9]~reg0  ; RAM~25       ; RAM       ;
; readdata[10]~reg0 ; RAM~25       ; RAM       ;
; readdata[11]~reg0 ; RAM~25       ; RAM       ;
; readdata[12]~reg0 ; RAM~25       ; RAM       ;
; readdata[13]~reg0 ; RAM~25       ; RAM       ;
; readdata[14]~reg0 ; RAM~25       ; RAM       ;
; readdata[15]~reg0 ; RAM~25       ; RAM       ;
; readdata[16]~reg0 ; RAM~25       ; RAM       ;
; readdata[17]~reg0 ; RAM~25       ; RAM       ;
+-------------------+--------------+-----------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:RAM_rtl_0|altsyncram_bpi1:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:RAM_rtl_0      ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 18                   ; Untyped        ;
; WIDTHAD_A                          ; 4                    ; Untyped        ;
; NUMWORDS_A                         ; 16                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 18                   ; Untyped        ;
; WIDTHAD_B                          ; 4                    ; Untyped        ;
; NUMWORDS_B                         ; 16                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bpi1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Mon May  7 22:26:48 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ifv -c ifv
Info: Found 2 design units, including 1 entities, in source file ram.vhd
    Info: Found design unit 1: ram-europa
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd
    Info: Found design unit 1: cpu_jtag_debug_module-europa
    Info: Found entity 1: cpu_jtag_debug_module
Info: Found 4 design units, including 2 entities, in source file sdram.vhd
    Info: Found design unit 1: sdram_input_efifo_module-europa
    Info: Found design unit 2: sdram-europa
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 46 design units, including 23 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_rf_module-europa
    Info: Found design unit 2: cpu_nios2_oci_debug-europa
    Info: Found design unit 3: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 4: cpu_nios2_ocimem-europa
    Info: Found design unit 5: cpu_nios2_avalon_reg-europa
    Info: Found design unit 6: cpu_nios2_oci_break-europa
    Info: Found design unit 7: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 8: cpu_nios2_oci_match_paired-europa
    Info: Found design unit 9: cpu_nios2_oci_match_single-europa
    Info: Found design unit 10: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_itrace-europa
    Info: Found design unit 12: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 13: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 14: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 15: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 16: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 17: cpu_nios2_oci_fifo-europa
    Info: Found design unit 18: cpu_nios2_oci_pib-europa
    Info: Found design unit 19: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 20: cpu_nios2_oci_im-europa
    Info: Found design unit 21: cpu_nios2_performance_monitors-europa
    Info: Found design unit 22: cpu_nios2_oci-europa
    Info: Found design unit 23: cpu-europa
    Info: Found entity 1: cpu_rf_module
    Info: Found entity 2: cpu_nios2_oci_debug
    Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 4: cpu_nios2_ocimem
    Info: Found entity 5: cpu_nios2_avalon_reg
    Info: Found entity 6: cpu_nios2_oci_break
    Info: Found entity 7: cpu_nios2_oci_xbrk
    Info: Found entity 8: cpu_nios2_oci_match_paired
    Info: Found entity 9: cpu_nios2_oci_match_single
    Info: Found entity 10: cpu_nios2_oci_dbrk
    Info: Found entity 11: cpu_nios2_oci_itrace
    Info: Found entity 12: cpu_nios2_oci_td_mode
    Info: Found entity 13: cpu_nios2_oci_dtrace
    Info: Found entity 14: cpu_nios2_oci_compute_tm_count
    Info: Found entity 15: cpu_nios2_oci_fifowp_inc
    Info: Found entity 16: cpu_nios2_oci_fifocount_inc
    Info: Found entity 17: cpu_nios2_oci_fifo
    Info: Found entity 18: cpu_nios2_oci_pib
    Info: Found entity 19: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 20: cpu_nios2_oci_im
    Info: Found entity 21: cpu_nios2_performance_monitors
    Info: Found entity 22: cpu_nios2_oci
    Info: Found entity 23: cpu
Info: Found 2 design units, including 1 entities, in source file Color_LUT.vhd
    Info: Found design unit 1: Color_LUT-imp
    Info: Found entity 1: Color_LUT
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(74)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(483)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(657)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(857)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(1111)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios.vhd(2121)
Info: Found 20 design units, including 10 entities, in source file nios.vhd
    Info: Found design unit 1: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 2: cpu_data_master_arbitrator-europa
    Info: Found design unit 3: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 4: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 5: ram_avalon_slave_0_arbitrator-europa
    Info: Found design unit 6: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa
    Info: Found design unit 7: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa
    Info: Found design unit 8: sdram_s1_arbitrator-europa
    Info: Found design unit 9: nios_reset_clk_domain_synch_module-europa
    Info: Found design unit 10: nios-europa
    Info: Found entity 1: cpu_jtag_debug_module_arbitrator
    Info: Found entity 2: cpu_data_master_arbitrator
    Info: Found entity 3: cpu_instruction_master_arbitrator
    Info: Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 5: ram_avalon_slave_0_arbitrator
    Info: Found entity 6: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 7: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info: Found entity 8: sdram_s1_arbitrator
    Info: Found entity 9: nios_reset_clk_domain_synch_module
    Info: Found entity 10: nios
Info: Found 2 design units, including 1 entities, in source file diff_counter.vhd
    Info: Found design unit 1: diff_counter-dc
    Info: Found entity 1: diff_counter
Info: Found 2 design units, including 1 entities, in source file hook.vhd
    Info: Found design unit 1: hook-first
    Info: Found entity 1: hook
Info: Found 2 design units, including 1 entities, in source file ifmd.vhd
    Info: Found design unit 1: ifmd-first
    Info: Found entity 1: ifmd
Info: Found 2 design units, including 1 entities, in source file ifmunitd.vhd
    Info: Found design unit 1: ifmunitd-qq
    Info: Found entity 1: ifmunitd
Info: Found 2 design units, including 1 entities, in source file ifv.vhd
    Info: Found design unit 1: ifv-datapath
    Info: Found entity 1: ifv
Warning: Entity "mult2" obtained from "/home/user4/spring12/lep2141/4840/romeo-set/src/mult2.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file mult2.vhd
    Info: Found design unit 1: mult2-SYN
    Info: Found entity 1: mult2
Info: Found 2 design units, including 1 entities, in source file pll5025.vhd
    Info: Found design unit 1: pll5025-SYN
    Info: Found entity 1: pll5025
Info: Found 2 design units, including 1 entities, in source file sqr2.vhd
    Info: Found design unit 1: sqr2-SYN
    Info: Found entity 1: sqr2
Info: Found 2 design units, including 1 entities, in source file sram.vhd
    Info: Found design unit 1: sram-sram_arch
    Info: Found entity 1: sram
Info: Found 2 design units, including 1 entities, in source file vga.vhd
    Info: Found design unit 1: vga-rtl
    Info: Found entity 1: vga
Info: Found 2 design units, including 1 entities, in source file vga_mod.vhd
    Info: Found design unit 1: vga_mod-imp
    Info: Found entity 1: vga_mod
Info: Found 2 design units, including 1 entities, in source file window_gen.vhd
    Info: Found design unit 1: window_gen-wg
    Info: Found entity 1: window_gen
Info: Found 2 design units, including 1 entities, in source file rammer.vhd
    Info: Found design unit 1: rammer-compute
    Info: Found entity 1: rammer
Info: Found 2 design units, including 1 entities, in source file ramcon.vhd
    Info: Found design unit 1: ramcon-ramarch
    Info: Found entity 1: ramcon
Warning: Can't analyze file -- file /home/user4/spring12/lep2141/4840/romeo-set/src/altera_europa_support.vhd is missing
Info: Elaborating entity "ramcon" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ramcon.vhd(25): object "read_addr" assigned a value but never read
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "RAM~25" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborated megafunction instantiation "altsyncram:RAM_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf
    Info: Found entity 1: altsyncram_bpi1
Warning: Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "read"
    Warning (15610): No output dependent on input pin "writedata[18]"
    Warning (15610): No output dependent on input pin "writedata[19]"
    Warning (15610): No output dependent on input pin "writedata[20]"
    Warning (15610): No output dependent on input pin "writedata[21]"
    Warning (15610): No output dependent on input pin "writedata[22]"
    Warning (15610): No output dependent on input pin "writedata[23]"
    Warning (15610): No output dependent on input pin "writedata[24]"
    Warning (15610): No output dependent on input pin "writedata[25]"
    Warning (15610): No output dependent on input pin "writedata[26]"
    Warning (15610): No output dependent on input pin "writedata[27]"
    Warning (15610): No output dependent on input pin "writedata[28]"
    Warning (15610): No output dependent on input pin "writedata[29]"
    Warning (15610): No output dependent on input pin "writedata[30]"
    Warning (15610): No output dependent on input pin "writedata[31]"
Info: Implemented 90 device resources after synthesis - the final resource count might be different
    Info: Implemented 45 input pins
    Info: Implemented 22 output pins
    Info: Implemented 5 logic cells
    Info: Implemented 18 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Processing ended: Mon May  7 22:26:55 2012
    Info: Elapsed time: 00:00:07


