
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 19:55:33 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#                        timing(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         13
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         13
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                 Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../rtl/SYSTEM_TOP.v                                                                  15      2     Module SYSTEM_TOP is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[8]      Info_Case_Analysis      showSimVal              Info        ../rtl/SYSTEM_TOP.v                                                                  15      10    Information for set_case_analysis value propagation for design 'SYSTEM_TOP' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                      Alias    Severity    File                        Line    Wt    Message
======================================================================================
[6]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    7       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'input' constraint for port(s) RX_IN has not been specified as a clock via 'clock' constraint
[7]      SGDC_clockreset02                  Warning     ../cons/constraints.sgdc    8       2     Signal SYSTEM_TOP.TX_CLK in -clock field in 'output' constraint for port(s) TX_OUT has not been specified as a clock via 'clock' constraint
[2]      SGDC_generated_clock06             Warning     ../cons/constraints.sgdc    5       10    Parameter 'enable_generated_clocks' not set to yes. Ignoring  'generated_clock' constraints
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/clock_reset_integrity ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                  Alias    Severity    File                    Line    Wt    Message
======================================================================================
[3]      Clock_converge01               Warning     ../rtl/SYS_CTRL.v       122     2     Clock 'SYSTEM_TOP.REF_CLK' with multiple fanout converges on 'SYSTEM_TOP.Addr[0]'
[B]      Clock_glitch04                 Warning     ../rtl/serializer.v     19      2     Flop SYSTEM_TOP.TX_CLK_DIV.div_clk and Flop SYSTEM_TOP.U0_REG_FILE.regfile[3][1] are converging through combinational logic to clock of Flop P_DATA_Valid[0]
[A]      Clock_glitch04                 Warning     ../rtl/uart_rx_fsm.v    39      2     Flop SYSTEM_TOP.RX_CLK_DIV.div_clk and Flop SYSTEM_TOP.U0_REG_FILE.regfile[2][3] are converging through combinational logic to clock of Flop cs[0]
[C]      Clock_Reset_info01             Info        N.A.                    0       2     Clock-Reset Matrix information generated for Clock-Reset-Summary report
[4]      Propagate_Clocks               Info        ../rtl/SYSTEM_TOP.v     17      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.REF_CLK' of domain 'REF_CLK' propagated
[5]      Propagate_Clocks               Info        ../rtl/SYSTEM_TOP.v     18      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.UART_CLK' of domain 'UART_CLK' propagated
[9]      Propagate_Resets               Info        ../rtl/SYSTEM_TOP.v     19      2     For SYSTEM_TOP, reset 'SYSTEM_TOP.RST' propagated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
