Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 11:58:01 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              89 |           27 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |          151 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | display/D_sclk_d1_out             | display/D_sclk_q_i_1_n_0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_state_q0                |                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_rgb_data_0_d            | reset_cond/Q[0]                           |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | display/D_rgb_data_1_d            | reset_cond/Q[0]                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                   | sm/AS[0]                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                   | reset_cond/M_reset_cond_in                |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | sr3/ram/M_ram_write_enable        |                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sr2/ram/M_ram_write_enable        |                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sm/M_ram_write_enable             |                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sm/D_states_q[7]_i_1_n_0          | reset_cond/Q[0]                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | display/D_pixel_idx_q[10]_i_1_n_0 | reset_cond/Q[0]                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                   | reset_cond/Q[0]                           |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG |                                   | aseg_driver/ctr/D_ctr_q[0]_i_1_n_0        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                   | bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                   | timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                   | fifo_reset_cond/SR[0]                     |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | sm/E[0]                           | reset_cond/Q[0]                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[1]_4[0]         | reset_cond/Q[0]                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[7]_2[0]         | reset_cond/Q[0]                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[1]_2[0]         | reset_cond/Q[0]                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[1]_3[0]         | reset_cond/Q[0]                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[3]_5[0]         | reset_cond/Q[0]                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[1]_5[0]         | reset_cond/Q[0]                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[7]_3[0]         | reset_cond/Q[0]                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG |                                   |                                           |               14 |             39 |         2.79 |
+----------------+-----------------------------------+-------------------------------------------+------------------+----------------+--------------+


