

================================================================
== Vivado HLS Report for 'FSRCNN'
================================================================
* Date:           Fri Dec 15 20:47:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |    min   |    max   |    min   |    max   |   Type   |
    +----------+----------+----------+----------+----------+
    |  20473506|  55373730|  20472578|  55372682| dataflow |
    +----------+----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%corr1_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 21 'alloca' 'corr1_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%corr1_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 22 'alloca' 'corr1_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%corr1_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 23 'alloca' 'corr1_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%corr1_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 24 'alloca' 'corr1_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%corr1_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 25 'alloca' 'corr1_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%corr1_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 26 'alloca' 'corr1_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%corr1_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1277]   --->   Operation 27 'alloca' 'corr1_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%corr2_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 28 'alloca' 'corr2_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%corr2_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 29 'alloca' 'corr2_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%corr2_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 30 'alloca' 'corr2_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%corr2_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 31 'alloca' 'corr2_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%corr2_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 32 'alloca' 'corr2_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%corr2_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 33 'alloca' 'corr2_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%corr2_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1278]   --->   Operation 34 'alloca' 'corr2_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%corr3_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 35 'alloca' 'corr3_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%corr3_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 36 'alloca' 'corr3_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%corr3_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 37 'alloca' 'corr3_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%corr3_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 38 'alloca' 'corr3_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%corr3_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 39 'alloca' 'corr3_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%corr3_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 40 'alloca' 'corr3_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%corr3_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1279]   --->   Operation 41 'alloca' 'corr3_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%corr4_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 42 'alloca' 'corr4_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%corr4_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 43 'alloca' 'corr4_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%corr4_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 44 'alloca' 'corr4_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%corr4_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 45 'alloca' 'corr4_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%corr4_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 46 'alloca' 'corr4_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%corr4_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 47 'alloca' 'corr4_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%corr4_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1280]   --->   Operation 48 'alloca' 'corr4_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%corr5_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 49 'alloca' 'corr5_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%corr5_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 50 'alloca' 'corr5_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%corr5_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 51 'alloca' 'corr5_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%corr5_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 52 'alloca' 'corr5_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%corr5_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 53 'alloca' 'corr5_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%corr5_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 54 'alloca' 'corr5_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%corr5_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1281]   --->   Operation 55 'alloca' 'corr5_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%corr6_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 56 'alloca' 'corr6_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%corr6_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 57 'alloca' 'corr6_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%corr6_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 58 'alloca' 'corr6_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%corr6_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 59 'alloca' 'corr6_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%corr6_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 60 'alloca' 'corr6_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%corr6_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 61 'alloca' 'corr6_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%corr6_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1282]   --->   Operation 62 'alloca' 'corr6_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%corr7_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 63 'alloca' 'corr7_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%corr7_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 64 'alloca' 'corr7_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%corr7_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 65 'alloca' 'corr7_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%corr7_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 66 'alloca' 'corr7_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%corr7_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 67 'alloca' 'corr7_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%corr7_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 68 'alloca' 'corr7_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%corr7_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1283]   --->   Operation 69 'alloca' 'corr7_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%corr8_out_V_valid_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 70 'alloca' 'corr8_out_V_valid_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%corr8_out_V_data_V = alloca i12, align 2" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 71 'alloca' 'corr8_out_V_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%corr8_out_V_keep_V = alloca i4, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 72 'alloca' 'corr8_out_V_keep_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%corr8_out_V_user_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 73 'alloca' 'corr8_out_V_user_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%corr8_out_V_last_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 74 'alloca' 'corr8_out_V_last_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%corr8_out_V_id_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 75 'alloca' 'corr8_out_V_id_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%corr8_out_V_dest_V = alloca i1, align 1" [FSRCNN_V1/FSRCNN.cpp:1284]   --->   Operation 76 'alloca' 'corr8_out_V_dest_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @layer1(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1291]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @layer1(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1291]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @layer2(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V, i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1292]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @layer2(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V, i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1292]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (0.00ns)   --->   "call fastcc void @layer3(i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V, i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1293]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @layer3(i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V, i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1293]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @layer4(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V, i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1294]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @layer4(i1* %corr3_out_V_valid_V, i12* %corr3_out_V_data_V, i4* %corr3_out_V_keep_V, i1* %corr3_out_V_user_V, i1* %corr3_out_V_last_V, i1* %corr3_out_V_id_V, i1* %corr3_out_V_dest_V, i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1294]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @layer5(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V, i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1295]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @layer5(i1* %corr4_out_V_valid_V, i12* %corr4_out_V_data_V, i4* %corr4_out_V_keep_V, i1* %corr4_out_V_user_V, i1* %corr4_out_V_last_V, i1* %corr4_out_V_id_V, i1* %corr4_out_V_dest_V, i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1295]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @layer6(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V, i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1296]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @layer6(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V, i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1296]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @layer7(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V, i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1297]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @layer7(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V, i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1297]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (0.00ns)   --->   "call fastcc void @layer8(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V, i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1298]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @layer8(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V, i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1298]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc221(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V)"   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc221(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V)"   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1290]   --->   Operation 95 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_V_data_V), !map !199"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_keep_V), !map !203"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_strb_V), !map !207"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_user_V), !map !211"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !215"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_id_V), !map !219"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_dest_V), !map !223"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_V_data_V), !map !227"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_keep_V), !map !231"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_strb_V), !map !235"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_user_V), !map !239"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !243"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_id_V), !map !247"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_dest_V), !map !251"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %height_V), !map !255"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %width_V), !map !261"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %scale_factor_V), !map !265"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @FSRCNN_str) nounwind"   --->   Operation 113 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr1_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str222, [1 x i8]* @p_str222, i32 2, i32 2, i1* %corr1_out_V_valid_V, i1* %corr1_out_V_valid_V)"   --->   Operation 114 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr1_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str229, [1 x i8]* @p_str229, i32 2, i32 2, i12* %corr1_out_V_data_V, i12* %corr1_out_V_data_V)"   --->   Operation 116 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr1_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str236, [1 x i8]* @p_str236, i32 2, i32 2, i4* %corr1_out_V_keep_V, i4* %corr1_out_V_keep_V)"   --->   Operation 118 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr1_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str243, [1 x i8]* @p_str243, i32 2, i32 2, i1* %corr1_out_V_user_V, i1* %corr1_out_V_user_V)"   --->   Operation 120 'specchannel' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr1_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str250, [1 x i8]* @p_str250, i32 2, i32 2, i1* %corr1_out_V_last_V, i1* %corr1_out_V_last_V)"   --->   Operation 122 'specchannel' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr1_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str257, [1 x i8]* @p_str257, i32 2, i32 2, i1* %corr1_out_V_id_V, i1* %corr1_out_V_id_V)"   --->   Operation 124 'specchannel' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr1_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str264, [1 x i8]* @p_str264, i32 2, i32 2, i1* %corr1_out_V_dest_V, i1* %corr1_out_V_dest_V)"   --->   Operation 126 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr2_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str271, [1 x i8]* @p_str271, i32 2, i32 2, i1* %corr2_out_V_valid_V, i1* %corr2_out_V_valid_V)"   --->   Operation 128 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str272, i32 0, i32 0, [1 x i8]* @p_str273, [1 x i8]* @p_str274, [1 x i8]* @p_str275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str276, [1 x i8]* @p_str277)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr2_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str278, [1 x i8]* @p_str278, i32 2, i32 2, i12* %corr2_out_V_data_V, i12* %corr2_out_V_data_V)"   --->   Operation 130 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr2_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr2_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str285, [1 x i8]* @p_str285, i32 2, i32 2, i4* %corr2_out_V_keep_V, i4* %corr2_out_V_keep_V)"   --->   Operation 132 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr2_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr2_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str292, [1 x i8]* @p_str292, i32 2, i32 2, i1* %corr2_out_V_user_V, i1* %corr2_out_V_user_V)"   --->   Operation 134 'specchannel' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str293, i32 0, i32 0, [1 x i8]* @p_str294, [1 x i8]* @p_str295, [1 x i8]* @p_str296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str297, [1 x i8]* @p_str298)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr2_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str299, [1 x i8]* @p_str299, i32 2, i32 2, i1* %corr2_out_V_last_V, i1* %corr2_out_V_last_V)"   --->   Operation 136 'specchannel' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr2_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str306, [1 x i8]* @p_str306, i32 2, i32 2, i1* %corr2_out_V_id_V, i1* %corr2_out_V_id_V)"   --->   Operation 138 'specchannel' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr2_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str313, [1 x i8]* @p_str313, i32 2, i32 2, i1* %corr2_out_V_dest_V, i1* %corr2_out_V_dest_V)"   --->   Operation 140 'specchannel' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [1 x i8]* @p_str319)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr3_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str320, [1 x i8]* @p_str320, i32 2, i32 2, i1* %corr3_out_V_valid_V, i1* %corr3_out_V_valid_V)"   --->   Operation 142 'specchannel' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str325, [1 x i8]* @p_str326)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr3_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str327, [1 x i8]* @p_str327, i32 2, i32 2, i12* %corr3_out_V_data_V, i12* %corr3_out_V_data_V)"   --->   Operation 144 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr3_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str328, i32 0, i32 0, [1 x i8]* @p_str329, [1 x i8]* @p_str330, [1 x i8]* @p_str331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str332, [1 x i8]* @p_str333)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr3_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str334, [1 x i8]* @p_str334, i32 2, i32 2, i4* %corr3_out_V_keep_V, i4* %corr3_out_V_keep_V)"   --->   Operation 146 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr3_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str335, i32 0, i32 0, [1 x i8]* @p_str336, [1 x i8]* @p_str337, [1 x i8]* @p_str338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str339, [1 x i8]* @p_str340)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr3_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str341, [1 x i8]* @p_str341, i32 2, i32 2, i1* %corr3_out_V_user_V, i1* %corr3_out_V_user_V)"   --->   Operation 148 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr3_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str348, [1 x i8]* @p_str348, i32 2, i32 2, i1* %corr3_out_V_last_V, i1* %corr3_out_V_last_V)"   --->   Operation 150 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr3_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str355, [1 x i8]* @p_str355, i32 2, i32 2, i1* %corr3_out_V_id_V, i1* %corr3_out_V_id_V)"   --->   Operation 152 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [1 x i8]* @p_str361)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr3_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str362, [1 x i8]* @p_str362, i32 2, i32 2, i1* %corr3_out_V_dest_V, i1* %corr3_out_V_dest_V)"   --->   Operation 154 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr3_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str363, i32 0, i32 0, [1 x i8]* @p_str364, [1 x i8]* @p_str365, [1 x i8]* @p_str366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str367, [1 x i8]* @p_str368)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr4_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str369, [1 x i8]* @p_str369, i32 2, i32 2, i1* %corr4_out_V_valid_V, i1* %corr4_out_V_valid_V)"   --->   Operation 156 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [1 x i8]* @p_str375)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr4_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str376, [1 x i8]* @p_str376, i32 2, i32 2, i12* %corr4_out_V_data_V, i12* %corr4_out_V_data_V)"   --->   Operation 158 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr4_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str377, i32 0, i32 0, [1 x i8]* @p_str378, [1 x i8]* @p_str379, [1 x i8]* @p_str380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str381, [1 x i8]* @p_str382)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr4_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str383, [1 x i8]* @p_str383, i32 2, i32 2, i4* %corr4_out_V_keep_V, i4* %corr4_out_V_keep_V)"   --->   Operation 160 'specchannel' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr4_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str384, i32 0, i32 0, [1 x i8]* @p_str385, [1 x i8]* @p_str386, [1 x i8]* @p_str387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str388, [1 x i8]* @p_str389)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr4_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str390, [1 x i8]* @p_str390, i32 2, i32 2, i1* %corr4_out_V_user_V, i1* %corr4_out_V_user_V)"   --->   Operation 162 'specchannel' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str391, i32 0, i32 0, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str395, [1 x i8]* @p_str396)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr4_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str397, [1 x i8]* @p_str397, i32 2, i32 2, i1* %corr4_out_V_last_V, i1* %corr4_out_V_last_V)"   --->   Operation 164 'specchannel' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr4_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str404, [1 x i8]* @p_str404, i32 2, i32 2, i1* %corr4_out_V_id_V, i1* %corr4_out_V_id_V)"   --->   Operation 166 'specchannel' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str405, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str409, [1 x i8]* @p_str410)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr4_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str411, [1 x i8]* @p_str411, i32 2, i32 2, i1* %corr4_out_V_dest_V, i1* %corr4_out_V_dest_V)"   --->   Operation 168 'specchannel' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr4_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str412, i32 0, i32 0, [1 x i8]* @p_str413, [1 x i8]* @p_str414, [1 x i8]* @p_str415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str416, [1 x i8]* @p_str417)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr5_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 2, i32 2, i1* %corr5_out_V_valid_V, i1* %corr5_out_V_valid_V)"   --->   Operation 170 'specchannel' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str420, [1 x i8]* @p_str421, [1 x i8]* @p_str422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str423, [1 x i8]* @p_str424)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr5_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str425, [1 x i8]* @p_str425, i32 2, i32 2, i12* %corr5_out_V_data_V, i12* %corr5_out_V_data_V)"   --->   Operation 172 'specchannel' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr5_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str426, i32 0, i32 0, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str430, [1 x i8]* @p_str431)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr5_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str432, [1 x i8]* @p_str432, i32 2, i32 2, i4* %corr5_out_V_keep_V, i4* %corr5_out_V_keep_V)"   --->   Operation 174 'specchannel' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr5_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str433, i32 0, i32 0, [1 x i8]* @p_str434, [1 x i8]* @p_str435, [1 x i8]* @p_str436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str437, [1 x i8]* @p_str438)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr5_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str439, [1 x i8]* @p_str439, i32 2, i32 2, i1* %corr5_out_V_user_V, i1* %corr5_out_V_user_V)"   --->   Operation 176 'specchannel' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str440, i32 0, i32 0, [1 x i8]* @p_str441, [1 x i8]* @p_str442, [1 x i8]* @p_str443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str444, [1 x i8]* @p_str445)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr5_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str446, [1 x i8]* @p_str446, i32 2, i32 2, i1* %corr5_out_V_last_V, i1* %corr5_out_V_last_V)"   --->   Operation 178 'specchannel' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str447, i32 0, i32 0, [1 x i8]* @p_str448, [1 x i8]* @p_str449, [1 x i8]* @p_str450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str451, [1 x i8]* @p_str452)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr5_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str453, [1 x i8]* @p_str453, i32 2, i32 2, i1* %corr5_out_V_id_V, i1* %corr5_out_V_id_V)"   --->   Operation 180 'specchannel' 'empty_314' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr5_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str460, [1 x i8]* @p_str460, i32 2, i32 2, i1* %corr5_out_V_dest_V, i1* %corr5_out_V_dest_V)"   --->   Operation 182 'specchannel' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr6_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str467, [1 x i8]* @p_str467, i32 2, i32 2, i1* %corr6_out_V_valid_V, i1* %corr6_out_V_valid_V)"   --->   Operation 184 'specchannel' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr6_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str474, [1 x i8]* @p_str474, i32 2, i32 2, i12* %corr6_out_V_data_V, i12* %corr6_out_V_data_V)"   --->   Operation 186 'specchannel' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr6_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr6_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str481, [1 x i8]* @p_str481, i32 2, i32 2, i4* %corr6_out_V_keep_V, i4* %corr6_out_V_keep_V)"   --->   Operation 188 'specchannel' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr6_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr6_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str488, [1 x i8]* @p_str488, i32 2, i32 2, i1* %corr6_out_V_user_V, i1* %corr6_out_V_user_V)"   --->   Operation 190 'specchannel' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr6_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str495, [1 x i8]* @p_str495, i32 2, i32 2, i1* %corr6_out_V_last_V, i1* %corr6_out_V_last_V)"   --->   Operation 192 'specchannel' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr6_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str502, [1 x i8]* @p_str502, i32 2, i32 2, i1* %corr6_out_V_id_V, i1* %corr6_out_V_id_V)"   --->   Operation 194 'specchannel' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr6_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str509, [1 x i8]* @p_str509, i32 2, i32 2, i1* %corr6_out_V_dest_V, i1* %corr6_out_V_dest_V)"   --->   Operation 196 'specchannel' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr7_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str516, [1 x i8]* @p_str516, i32 2, i32 2, i1* %corr7_out_V_valid_V, i1* %corr7_out_V_valid_V)"   --->   Operation 198 'specchannel' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr7_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str523, [1 x i8]* @p_str523, i32 2, i32 2, i12* %corr7_out_V_data_V, i12* %corr7_out_V_data_V)"   --->   Operation 200 'specchannel' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr7_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr7_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str530, [1 x i8]* @p_str530, i32 2, i32 2, i4* %corr7_out_V_keep_V, i4* %corr7_out_V_keep_V)"   --->   Operation 202 'specchannel' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr7_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr7_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str537, [1 x i8]* @p_str537, i32 2, i32 2, i1* %corr7_out_V_user_V, i1* %corr7_out_V_user_V)"   --->   Operation 204 'specchannel' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr7_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str544, [1 x i8]* @p_str544, i32 2, i32 2, i1* %corr7_out_V_last_V, i1* %corr7_out_V_last_V)"   --->   Operation 206 'specchannel' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr7_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str551, [1 x i8]* @p_str551, i32 2, i32 2, i1* %corr7_out_V_id_V, i1* %corr7_out_V_id_V)"   --->   Operation 208 'specchannel' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr7_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str558, [1 x i8]* @p_str558, i32 2, i32 2, i1* %corr7_out_V_dest_V, i1* %corr7_out_V_dest_V)"   --->   Operation 210 'specchannel' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @corr8_out_OC_V_OC_va, i32 1, [1 x i8]* @p_str565, [1 x i8]* @p_str565, i32 2, i32 2, i1* %corr8_out_V_valid_V, i1* %corr8_out_V_valid_V)"   --->   Operation 212 'specchannel' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr8_out_OC_V_OC_da, i32 1, [1 x i8]* @p_str572, [1 x i8]* @p_str572, i32 2, i32 2, i12* %corr8_out_V_data_V, i12* %corr8_out_V_data_V)"   --->   Operation 214 'specchannel' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr8_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr8_out_OC_V_OC_ke, i32 1, [1 x i8]* @p_str579, [1 x i8]* @p_str579, i32 2, i32 2, i4* %corr8_out_V_keep_V, i4* %corr8_out_V_keep_V)"   --->   Operation 216 'specchannel' 'empty_332' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr8_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr8_out_OC_V_OC_us, i32 1, [1 x i8]* @p_str586, [1 x i8]* @p_str586, i32 2, i32 2, i1* %corr8_out_V_user_V, i1* %corr8_out_V_user_V)"   --->   Operation 218 'specchannel' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)"   --->   Operation 219 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr8_out_OC_V_OC_la, i32 1, [1 x i8]* @p_str593, [1 x i8]* @p_str593, i32 2, i32 2, i1* %corr8_out_V_last_V, i1* %corr8_out_V_last_V)"   --->   Operation 220 'specchannel' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)"   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @corr8_out_OC_V_OC_id, i32 1, [1 x i8]* @p_str600, [1 x i8]* @p_str600, i32 2, i32 2, i1* %corr8_out_V_id_V, i1* %corr8_out_V_id_V)"   --->   Operation 222 'specchannel' 'empty_335' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)"   --->   Operation 223 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @corr8_out_OC_V_OC_de, i32 1, [1 x i8]* @p_str607, [1 x i8]* @p_str607, i32 2, i32 2, i1* %corr8_out_V_dest_V, i1* %corr8_out_V_dest_V)"   --->   Operation 224 'specchannel' 'empty_336' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)"   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %height_V, [10 x i8]* @p_str52, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [18 x i8]* @p_str53, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1267]   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %width_V, [10 x i8]* @p_str52, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [18 x i8]* @p_str53, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1268]   --->   Operation 227 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %scale_factor_V, [10 x i8]* @p_str52, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [18 x i8]* @p_str53, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1269]   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str54, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1272]   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1274]   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1275]   --->   Operation 231 'specinterface' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:1318]   --->   Operation 232 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
