
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029243    0.000797    0.514757 v _205_/A (sg13g2_nand2_1)
     1    0.004162    0.028172    0.034938    0.549695 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.028173    0.000322    0.550017 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006082    0.047291    0.055004    0.605021 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.047310    0.000248    0.605269 v _211_/A (sg13g2_xnor2_1)
     1    0.001764    0.026604    0.062355    0.667623 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026604    0.000065    0.667688 v _299_/D (sg13g2_dfrbpq_1)
                                              0.667688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023145    0.000617    0.151405 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401405   clock uncertainty
                                  0.000000    0.401405   clock reconvergence pessimism
                                 -0.035821    0.365584   library hold time
                                              0.365584   data required time
---------------------------------------------------------------------------------------------
                                              0.365584   data required time
                                             -0.667688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302104   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029324    0.001596    0.515557 v _206_/A (sg13g2_xnor2_1)
     2    0.010021    0.070082    0.091035    0.606593 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070082    0.000333    0.606925 v _208_/A (sg13g2_xor2_1)
     1    0.001668    0.024295    0.066399    0.673324 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024296    0.000121    0.673445 v _298_/D (sg13g2_dfrbpq_1)
                                              0.673445   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401204   clock uncertainty
                                  0.000000    0.401204   clock reconvergence pessimism
                                 -0.035090    0.366114   library hold time
                                              0.366114   data required time
---------------------------------------------------------------------------------------------
                                              0.366114   data required time
                                             -0.673445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307331   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003282    0.020427    0.161998    0.313197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020427    0.000232    0.313429 v fanout71/A (sg13g2_buf_2)
     4    0.036813    0.069453    0.107081    0.420510 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.069558    0.001976    0.422486 v fanout69/A (sg13g2_buf_8)
     8    0.036941    0.030000    0.099511    0.521997 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030011    0.000864    0.522861 v _202_/A (sg13g2_xor2_1)
     2    0.011292    0.050356    0.092196    0.615057 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.050367    0.000736    0.615793 v _204_/A (sg13g2_xor2_1)
     1    0.002436    0.026139    0.062356    0.678150 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026139    0.000093    0.678242 v _297_/D (sg13g2_dfrbpq_1)
                                              0.678242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401199   clock uncertainty
                                  0.000000    0.401199   clock reconvergence pessimism
                                 -0.035674    0.365525   library hold time
                                              0.365525   data required time
---------------------------------------------------------------------------------------------
                                              0.365525   data required time
                                             -0.678242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312718   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029562    0.002889    0.516850 v _182_/A (sg13g2_nand2_1)
     1    0.004692    0.030170    0.036675    0.553525 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.030170    0.000186    0.553710 ^ _217_/A (sg13g2_nor3_1)
     1    0.004537    0.026905    0.040759    0.594470 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.026906    0.000318    0.594787 v _218_/A2 (sg13g2_o21ai_1)
     1    0.005025    0.056926    0.090014    0.684801 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056926    0.000325    0.685126 ^ _219_/A (sg13g2_inv_1)
     1    0.001780    0.019646    0.031865    0.716992 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019646    0.000067    0.717059 v _301_/D (sg13g2_dfrbpq_1)
                                              0.717059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024226    0.000774    0.152439 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402439   clock uncertainty
                                  0.000000    0.402439   clock reconvergence pessimism
                                 -0.033390    0.369049   library hold time
                                              0.369049   data required time
---------------------------------------------------------------------------------------------
                                              0.369049   data required time
                                             -0.717059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348009   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000700    0.152366 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001703    0.019672    0.161057    0.313422 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019672    0.000066    0.313488 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009306    0.057038    0.374106    0.687594 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057038    0.000753    0.688347 ^ fanout79/A (sg13g2_buf_8)
     7    0.046685    0.036607    0.091595    0.779942 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.036903    0.002360    0.782302 ^ _128_/A (sg13g2_inv_2)
     5    0.025731    0.048106    0.052954    0.835257 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048106    0.000062    0.835319 v _293_/D (sg13g2_dfrbpq_1)
                                              0.835319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000700    0.152366 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402366   clock uncertainty
                                  0.000000    0.402366   clock reconvergence pessimism
                                 -0.042411    0.359954   library hold time
                                              0.359954   data required time
---------------------------------------------------------------------------------------------
                                              0.359954   data required time
                                             -0.835319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475365   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000700    0.152366 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001703    0.019672    0.161057    0.313422 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.019672    0.000066    0.313488 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009306    0.057038    0.374106    0.687594 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057038    0.000753    0.688347 ^ fanout79/A (sg13g2_buf_8)
     7    0.046685    0.036607    0.091595    0.779942 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.036895    0.002315    0.782257 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002369    0.030232    0.061105    0.843362 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030232    0.000084    0.843446 v _294_/D (sg13g2_dfrbpq_1)
                                              0.843446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000671    0.152336 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402336   clock uncertainty
                                  0.000000    0.402336   clock reconvergence pessimism
                                 -0.036746    0.365590   library hold time
                                              0.365590   data required time
---------------------------------------------------------------------------------------------
                                              0.365590   data required time
                                             -0.843446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477856   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024226    0.000774    0.152439 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001791    0.019989    0.161314    0.313753 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019989    0.000068    0.313821 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.012973    0.071478    0.386869    0.700691 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.071490    0.000938    0.701629 ^ fanout57/A (sg13g2_buf_8)
     8    0.043596    0.035697    0.097033    0.798662 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.036130    0.002872    0.801534 ^ _195_/B (sg13g2_xor2_1)
     2    0.010045    0.046603    0.085022    0.886556 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.046604    0.000319    0.886875 v _196_/B (sg13g2_xor2_1)
     1    0.001631    0.024252    0.052385    0.939260 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024252    0.000063    0.939323 v _295_/D (sg13g2_dfrbpq_2)
                                              0.939323   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024223    0.000646    0.152311 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402311   clock uncertainty
                                  0.000000    0.402311   clock reconvergence pessimism
                                 -0.034879    0.367432   library hold time
                                              0.367432   data required time
---------------------------------------------------------------------------------------------
                                              0.367432   data required time
                                             -0.939323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571891   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024223    0.000646    0.152311 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.003842    0.024167    0.174619    0.326930 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024167    0.000116    0.327046 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009221    0.056714    0.376172    0.703218 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.056714    0.000729    0.703947 ^ fanout74/A (sg13g2_buf_8)
     8    0.049820    0.038069    0.092131    0.796078 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.038311    0.002239    0.798317 ^ _194_/A (sg13g2_and2_1)
     1    0.004749    0.032505    0.085890    0.884206 ^ _194_/X (sg13g2_and2_1)
                                                         _027_ (net)
                      0.032506    0.000313    0.884520 ^ _197_/B1 (sg13g2_a21oi_1)
     2    0.010496    0.041124    0.049108    0.933628 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.041140    0.000657    0.934285 v _200_/A (sg13g2_xor2_1)
     1    0.002417    0.025969    0.058767    0.993052 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025970    0.000145    0.993197 v _296_/D (sg13g2_dfrbpq_1)
                                              0.993197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402414   clock uncertainty
                                  0.000000    0.402414   clock reconvergence pessimism
                                 -0.035395    0.367020   library hold time
                                              0.367020   data required time
---------------------------------------------------------------------------------------------
                                              0.367020   data required time
                                             -0.993197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626178   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000465    0.151253 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009538    0.048312    0.183210    0.334464 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048312    0.000238    0.334701 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.007073    0.048734    0.381439    0.716140 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.048734    0.000526    0.716666 ^ _214_/A (sg13g2_xnor2_1)
     1    0.002224    0.029883    0.064889    0.781556 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029883    0.000143    0.781699 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001754    0.033499    0.367791    1.149490 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033499    0.000066    1.149556 v _300_/D (sg13g2_dfrbpq_1)
                                              1.149556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000465    0.151253 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401253   clock uncertainty
                                  0.000000    0.401253   clock reconvergence pessimism
                                 -0.038007    0.363247   library hold time
                                              0.363247   data required time
---------------------------------------------------------------------------------------------
                                              0.363247   data required time
                                             -1.149556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786309   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050874    0.000535    1.085814 v _292_/A (sg13g2_inv_1)
     1    0.006145    0.037772    0.045400    1.131214 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.037788    0.000256    1.131469 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.131469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024226    0.000774    0.152439 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402439   clock uncertainty
                                  0.000000    0.402439   clock reconvergence pessimism
                                 -0.105289    0.297150   library removal time
                                              0.297150   data required time
---------------------------------------------------------------------------------------------
                                              0.297150   data required time
                                             -1.131469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834319   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.031012    0.003245    1.180027 v _285_/A (sg13g2_inv_1)
     1    0.005527    0.031734    0.037273    1.217299 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031747    0.000226    1.217525 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000671    0.152336 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402336   clock uncertainty
                                  0.000000    0.402336   clock reconvergence pessimism
                                 -0.103481    0.298855   library removal time
                                              0.298855   data required time
---------------------------------------------------------------------------------------------
                                              0.298855   data required time
                                             -1.217525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918670   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030967    0.003088    1.179870 v _287_/A (sg13g2_inv_1)
     1    0.005714    0.032429    0.037820    1.217690 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032443    0.000234    1.217925 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402414   clock uncertainty
                                  0.000000    0.402414   clock reconvergence pessimism
                                 -0.103689    0.298725   library removal time
                                              0.298725   data required time
---------------------------------------------------------------------------------------------
                                              0.298725   data required time
                                             -1.217925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919200   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.031027    0.003295    1.180077 v _129_/A (sg13g2_inv_1)
     1    0.005676    0.032298    0.037723    1.217801 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032312    0.000232    1.218032 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000700    0.152366 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.402366   clock uncertainty
                                  0.000000    0.402366   clock reconvergence pessimism
                                 -0.103650    0.298715   library removal time
                                              0.298715   data required time
---------------------------------------------------------------------------------------------
                                              0.298715   data required time
                                             -1.218032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919317   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030927    0.002947    1.179729 v _290_/A (sg13g2_inv_1)
     1    0.005514    0.031666    0.037204    1.216933 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031679    0.000225    1.217159 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023145    0.000617    0.151405 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401405   clock uncertainty
                                  0.000000    0.401405   clock reconvergence pessimism
                                 -0.103597    0.297809   library removal time
                                              0.297809   data required time
---------------------------------------------------------------------------------------------
                                              0.297809   data required time
                                             -1.217159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919350   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030839    0.002614    1.179397 v _288_/A (sg13g2_inv_1)
     1    0.005664    0.032216    0.037629    1.217026 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032230    0.000229    1.217255 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.217255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401199   clock uncertainty
                                  0.000000    0.401199   clock reconvergence pessimism
                                 -0.103762    0.297437   library removal time
                                              0.297437   data required time
---------------------------------------------------------------------------------------------
                                              0.297437   data required time
                                             -1.217255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919819   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030978    0.003129    1.179911 v _286_/A (sg13g2_inv_1)
     1    0.005865    0.033005    0.038277    1.218188 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.033019    0.000241    1.218429 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.218429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024223    0.000646    0.152311 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.402311   clock uncertainty
                                  0.000000    0.402311   clock reconvergence pessimism
                                 -0.103791    0.298520   library removal time
                                              0.298520   data required time
---------------------------------------------------------------------------------------------
                                              0.298520   data required time
                                             -1.218429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919909   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030885    0.002794    1.179576 v _291_/A (sg13g2_inv_1)
     1    0.006321    0.034736    0.039619    1.219195 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034740    0.000263    1.219458 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000465    0.151253 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401253   clock uncertainty
                                  0.000000    0.401253   clock reconvergence pessimism
                                 -0.104513    0.296740   library removal time
                                              0.296740   data required time
---------------------------------------------------------------------------------------------
                                              0.296740   data required time
                                             -1.219458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.922718   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002970    0.017169    0.002159    1.002159 v rst (in)
                                                         rst (net)
                      0.017170    0.000000    1.002159 v input1/A (sg13g2_buf_1)
     2    0.013733    0.050869    0.083120    1.085279 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.050873    0.000484    1.085763 v fanout80/A (sg13g2_buf_8)
     8    0.039984    0.030401    0.091020    1.176782 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.030853    0.002671    1.179453 v _289_/A (sg13g2_inv_1)
     1    0.006467    0.035282    0.040047    1.219501 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.035285    0.000267    1.219768 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.401204   clock uncertainty
                                  0.000000    0.401204   clock reconvergence pessimism
                                 -0.104676    0.296527   library removal time
                                              0.296527   data required time
---------------------------------------------------------------------------------------------
                                              0.296527   data required time
                                             -1.219768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.923240   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000465    0.151253 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009413    0.037622    0.176888    0.328141 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037623    0.000293    0.328434 v output2/A (sg13g2_buf_1)
     1    0.006565    0.030002    0.074363    0.402798 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030004    0.000274    0.403072 v sign (out)
                                              0.403072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.403072   data arrival time
---------------------------------------------------------------------------------------------
                                              1.153072   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000465    0.151253 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009413    0.037622    0.176888    0.328141 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037626    0.000395    0.328536 v _127_/A (sg13g2_inv_1)
     1    0.003973    0.027296    0.034465    0.363001 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.027297    0.000275    0.363276 ^ output3/A (sg13g2_buf_1)
     1    0.007100    0.037901    0.071157    0.434434 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.037903    0.000303    0.434736 ^ signB (out)
                                              0.434736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.434736   data arrival time
---------------------------------------------------------------------------------------------
                                              1.184736   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076597    0.001939    0.427051 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003762    0.029878    0.046213    0.473264 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.029879    0.000287    0.473550 v _179_/B (sg13g2_nand2_1)
     2    0.007088    0.042398    0.048124    0.521675 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042398    0.000225    0.521900 ^ _281_/B (sg13g2_nor2_1)
     1    0.005253    0.027282    0.039438    0.561338 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.027324    0.000675    0.562013 v output35/A (sg13g2_buf_1)
     1    0.008300    0.034751    0.074126    0.636139 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034760    0.000536    0.636675 v sine_out[8] (out)
                                              0.636675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.636675   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386675   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076595    0.001907    0.427019 ^ fanout65/A (sg13g2_buf_8)
     8    0.035628    0.032438    0.096828    0.523847 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032710    0.002747    0.526594 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003851    0.021645    0.057065    0.583659 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.021646    0.000240    0.583899 v output13/A (sg13g2_buf_1)
     1    0.007544    0.032420    0.070020    0.653919 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.032420    0.000195    0.654114 v sine_out[18] (out)
                                              0.654114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654114   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404114   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076596    0.001923    0.427035 ^ _135_/A (sg13g2_nor2_1)
     1    0.003426    0.031607    0.051875    0.478911 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.031607    0.000136    0.479047 v _174_/A (sg13g2_nand2_1)
     1    0.003892    0.027688    0.034866    0.513913 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.027689    0.000293    0.514206 ^ _175_/B (sg13g2_nand2_1)
     1    0.006077    0.045261    0.059174    0.573381 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.045285    0.000435    0.573816 v output22/A (sg13g2_buf_1)
     1    0.007582    0.033137    0.080198    0.654014 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.033138    0.000162    0.654176 v sine_out[26] (out)
                                              0.654176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654176   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404176   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033069    0.002142    0.538438 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002794    0.031681    0.052655    0.591093 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031681    0.000107    0.591200 v output36/A (sg13g2_buf_1)
     1    0.008274    0.034780    0.075932    0.667132 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.034789    0.000529    0.667660 v sine_out[9] (out)
                                              0.667660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.667660   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417660   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076597    0.001939    0.427051 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003762    0.029878    0.046213    0.473264 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.029879    0.000287    0.473550 v _179_/B (sg13g2_nand2_1)
     2    0.007088    0.042398    0.048124    0.521675 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042398    0.000213    0.521887 ^ _180_/B (sg13g2_nand2_1)
     1    0.005993    0.046331    0.063961    0.585848 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.046335    0.000450    0.586298 v output24/A (sg13g2_buf_1)
     1    0.007886    0.034027    0.081222    0.667520 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.034035    0.000512    0.668032 v sine_out[28] (out)
                                              0.668032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.668032   data arrival time
---------------------------------------------------------------------------------------------
                                              1.418032   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076595    0.001907    0.427019 ^ fanout65/A (sg13g2_buf_8)
     8    0.035628    0.032438    0.096828    0.523847 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032594    0.002097    0.525945 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004474    0.039713    0.066043    0.591988 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.039715    0.000317    0.592305 v output23/A (sg13g2_buf_1)
     1    0.007540    0.032878    0.077707    0.670012 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.032879    0.000195    0.670207 v sine_out[27] (out)
                                              0.670207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.670207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.420207   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076595    0.001907    0.427019 ^ fanout65/A (sg13g2_buf_8)
     8    0.035628    0.032438    0.096828    0.523847 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032764    0.003003    0.526850 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004664    0.026919    0.072073    0.598924 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.026920    0.000281    0.599204 v output12/A (sg13g2_buf_1)
     1    0.007544    0.032556    0.072266    0.671471 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.032557    0.000195    0.671666 v sine_out[17] (out)
                                              0.671666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.671666   data arrival time
---------------------------------------------------------------------------------------------
                                              1.421666   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033091    0.002288    0.538584 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004536    0.036039    0.060170    0.598754 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036040    0.000275    0.599029 v output5/A (sg13g2_buf_1)
     1    0.008312    0.035029    0.078034    0.677064 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.035030    0.000230    0.677293 v sine_out[10] (out)
                                              0.677293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.677293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427293   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033064    0.002109    0.538406 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005069    0.037372    0.062450    0.600856 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037374    0.000324    0.601180 v output8/A (sg13g2_buf_1)
     1    0.007589    0.032955    0.076843    0.678023 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.032955    0.000170    0.678193 v sine_out[13] (out)
                                              0.678193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.678193   data arrival time
---------------------------------------------------------------------------------------------
                                              1.428192   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033118    0.002453    0.538749 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004948    0.037064    0.061953    0.600703 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.037064    0.000311    0.601013 v output6/A (sg13g2_buf_1)
     1    0.007745    0.033401    0.077082    0.678096 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033402    0.000200    0.678296 v sine_out[11] (out)
                                              0.678296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.678296   data arrival time
---------------------------------------------------------------------------------------------
                                              1.428295   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014766    0.068232    0.198560    0.350975 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.068252    0.001112    0.352087 ^ fanout72/A (sg13g2_buf_8)
     8    0.039095    0.033447    0.093292    0.445379 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034214    0.003580    0.448959 ^ _158_/A (sg13g2_nor2_1)
     3    0.014302    0.053122    0.063031    0.511990 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.053127    0.000431    0.512421 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003545    0.045711    0.082573    0.594994 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045711    0.000140    0.595134 ^ _160_/B (sg13g2_nor2_1)
     1    0.008661    0.037826    0.049718    0.644853 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.037838    0.000552    0.645405 v output14/A (sg13g2_buf_1)
     1    0.007544    0.032839    0.076916    0.722321 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032840    0.000195    0.722516 v sine_out[19] (out)
                                              0.722516   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.722516   data arrival time
---------------------------------------------------------------------------------------------
                                              1.472516   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076611    0.002114    0.427226 ^ fanout64/A (sg13g2_buf_8)
     8    0.050478    0.039114    0.102076    0.529302 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.039484    0.002813    0.532115 ^ fanout63/A (sg13g2_buf_8)
     8    0.042639    0.033917    0.081451    0.613566 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.034219    0.001723    0.615289 ^ _275_/A (sg13g2_nor2_1)
     1    0.004237    0.024755    0.038381    0.653670 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024756    0.000255    0.653924 v output30/A (sg13g2_buf_1)
     1    0.008349    0.034830    0.073145    0.727069 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.034839    0.000542    0.727611 v sine_out[3] (out)
                                              0.727611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.727611   data arrival time
---------------------------------------------------------------------------------------------
                                              1.477611   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033102    0.002355    0.538652 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014175    0.042070    0.094729    0.633381 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042082    0.000575    0.633956 ^ _277_/A (sg13g2_nor2_1)
     1    0.003875    0.026941    0.040393    0.674349 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026941    0.000255    0.674604 v output32/A (sg13g2_buf_1)
     1    0.008487    0.035320    0.074584    0.749187 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.035321    0.000235    0.749422 v sine_out[5] (out)
                                              0.749422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.749422   data arrival time
---------------------------------------------------------------------------------------------
                                              1.499422   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014517    0.052663    0.189463    0.341878 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.052689    0.001086    0.342964 v fanout72/A (sg13g2_buf_8)
     8    0.038378    0.029916    0.090915    0.433879 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030768    0.003696    0.437574 v _257_/B2 (sg13g2_a22oi_1)
     1    0.004129    0.059821    0.062420    0.499994 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.059821    0.000256    0.500251 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.004569    0.031588    0.080136    0.580387 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.031589    0.000183    0.580570 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.007838    0.059730    0.079089    0.659659 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059744    0.000724    0.660383 v output15/A (sg13g2_buf_1)
     1    0.008619    0.036485    0.088738    0.749121 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.036494    0.000557    0.749678 v sine_out[1] (out)
                                              0.749678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.749678   data arrival time
---------------------------------------------------------------------------------------------
                                              1.499678   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033102    0.002355    0.538652 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014175    0.042070    0.094729    0.633381 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042082    0.000560    0.633941 ^ _276_/A (sg13g2_nor2_1)
     1    0.004654    0.028999    0.042382    0.676322 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.029000    0.000289    0.676611 v output31/A (sg13g2_buf_1)
     1    0.008180    0.034467    0.074709    0.751320 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.034467    0.000219    0.751539 v sine_out[4] (out)
                                              0.751539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.751539   data arrival time
---------------------------------------------------------------------------------------------
                                              1.501539   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033102    0.002355    0.538652 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014175    0.042070    0.094729    0.633381 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042075    0.000373    0.633754 ^ _278_/A (sg13g2_nor2_1)
     1    0.005994    0.032536    0.045792    0.679545 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.032545    0.000352    0.679897 v output33/A (sg13g2_buf_1)
     1    0.008520    0.035523    0.076915    0.756813 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.035531    0.000513    0.757326 v sine_out[6] (out)
                                              0.757326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.757326   data arrival time
---------------------------------------------------------------------------------------------
                                              1.507326   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086724    0.004592    0.434417 ^ fanout68/A (sg13g2_buf_8)
     8    0.035662    0.032921    0.101879    0.536297 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033102    0.002355    0.538652 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014175    0.042070    0.094729    0.633381 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042075    0.000363    0.633744 ^ _279_/A (sg13g2_nor2_1)
     1    0.006176    0.033026    0.046230    0.679973 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.033036    0.000419    0.680392 v output34/A (sg13g2_buf_1)
     1    0.008445    0.035317    0.076942    0.757334 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.035324    0.000499    0.757833 v sine_out[7] (out)
                                              0.757833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.757833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.507833   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076611    0.002114    0.427226 ^ fanout64/A (sg13g2_buf_8)
     8    0.050478    0.039114    0.102076    0.529302 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.039484    0.002813    0.532115 ^ fanout63/A (sg13g2_buf_8)
     8    0.042639    0.033917    0.081451    0.613566 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.034316    0.002259    0.615825 ^ _212_/A (sg13g2_nor2_1)
     2    0.012646    0.050394    0.058962    0.674787 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.050413    0.000810    0.675597 v output26/A (sg13g2_buf_1)
     1    0.008294    0.035334    0.084120    0.759717 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.035335    0.000224    0.759940 v sine_out[2] (out)
                                              0.759940   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.759940   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509940   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003282    0.020427    0.161998    0.313197 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020427    0.000232    0.313429 v fanout71/A (sg13g2_buf_2)
     4    0.036813    0.069453    0.107081    0.420510 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.069558    0.001976    0.422486 v fanout69/A (sg13g2_buf_8)
     8    0.036941    0.030000    0.099511    0.521997 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030139    0.001927    0.523924 v _215_/A (sg13g2_nand3_1)
     2    0.010178    0.054076    0.056209    0.580133 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.054082    0.000482    0.580615 ^ _284_/B (sg13g2_and2_1)
     1    0.006303    0.038448    0.101176    0.681791 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038452    0.000389    0.682180 ^ output7/A (sg13g2_buf_1)
     1    0.007685    0.040535    0.077706    0.759886 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.040535    0.000200    0.760085 ^ sine_out[12] (out)
                                              0.760085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.760085   data arrival time
---------------------------------------------------------------------------------------------
                                              1.510085   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029574    0.002941    0.516902 v _150_/A (sg13g2_and2_1)
     3    0.012125    0.046573    0.088513    0.605415 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.046586    0.000731    0.606146 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004431    0.041790    0.076614    0.682760 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.041796    0.000281    0.683041 ^ output18/A (sg13g2_buf_1)
     1    0.007544    0.040090    0.078726    0.761767 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.040090    0.000195    0.761963 ^ sine_out[22] (out)
                                              0.761963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.761963   data arrival time
---------------------------------------------------------------------------------------------
                                              1.511963   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029574    0.002941    0.516902 v _150_/A (sg13g2_and2_1)
     3    0.012125    0.046573    0.088513    0.605415 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.046584    0.000671    0.606085 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004759    0.043631    0.078565    0.684650 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.043633    0.000301    0.684951 ^ output16/A (sg13g2_buf_1)
     1    0.007544    0.040145    0.079515    0.764466 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040145    0.000195    0.764661 ^ sine_out[20] (out)
                                              0.764661   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.764661   data arrival time
---------------------------------------------------------------------------------------------
                                              1.514661   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029574    0.002941    0.516902 v _150_/A (sg13g2_and2_1)
     3    0.012125    0.046573    0.088513    0.605415 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.046585    0.000714    0.606129 v _164_/A1 (sg13g2_a21oi_1)
     1    0.006024    0.050878    0.086106    0.692235 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.050883    0.000370    0.692605 ^ output17/A (sg13g2_buf_1)
     1    0.007544    0.040362    0.082625    0.775230 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.040362    0.000195    0.775425 ^ sine_out[21] (out)
                                              0.775425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.775425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.525425   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076611    0.002114    0.427226 ^ fanout64/A (sg13g2_buf_8)
     8    0.050478    0.039114    0.102076    0.529302 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.039484    0.002813    0.532115 ^ fanout63/A (sg13g2_buf_8)
     8    0.042639    0.033917    0.081451    0.613566 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.034114    0.000975    0.614541 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.009686    0.038778    0.082678    0.697219 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.038800    0.000749    0.697968 v output11/A (sg13g2_buf_1)
     1    0.007575    0.032952    0.077418    0.775385 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.032953    0.000168    0.775554 v sine_out[16] (out)
                                              0.775554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.775554   data arrival time
---------------------------------------------------------------------------------------------
                                              1.525554   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014517    0.052663    0.189463    0.341878 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.052689    0.001086    0.342964 v fanout72/A (sg13g2_buf_8)
     8    0.038378    0.029916    0.090915    0.433879 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030414    0.002603    0.436482 v _137_/A (sg13g2_nand3_1)
     5    0.025976    0.114896    0.102070    0.538552 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.114930    0.001632    0.540183 ^ _166_/A (sg13g2_nor2_1)
     1    0.003398    0.024355    0.063181    0.603364 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.024355    0.000135    0.603499 v _167_/B (sg13g2_nor2_1)
     1    0.007709    0.079274    0.076860    0.680360 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.079279    0.000506    0.680865 ^ output19/A (sg13g2_buf_1)
     1    0.007543    0.041184    0.094809    0.775674 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.041184    0.000195    0.775870 ^ sine_out[23] (out)
                                              0.775870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.775870   data arrival time
---------------------------------------------------------------------------------------------
                                              1.525870   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029564    0.002897    0.516857 v _181_/A (sg13g2_and2_1)
     4    0.015533    0.056713    0.096782    0.613639 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056741    0.001171    0.614810 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007728    0.065431    0.071435    0.686245 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.065440    0.000595    0.686840 ^ output27/A (sg13g2_buf_1)
     1    0.009066    0.046549    0.093178    0.780018 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.046556    0.000563    0.780581 ^ sine_out[30] (out)
                                              0.780581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.780581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.530581   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029564    0.002897    0.516857 v _181_/A (sg13g2_and2_1)
     4    0.015533    0.056713    0.096782    0.613639 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056733    0.001006    0.614645 v _184_/B1 (sg13g2_a21oi_1)
     1    0.008213    0.068100    0.073709    0.688354 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.068110    0.000649    0.689003 ^ output25/A (sg13g2_buf_1)
     1    0.009132    0.046871    0.094508    0.783511 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.046878    0.000582    0.784093 ^ sine_out[29] (out)
                                              0.784093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.784093   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534093   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000410    0.151199 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003370    0.025551    0.165340    0.316539 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025551    0.000240    0.316779 ^ fanout71/A (sg13g2_buf_2)
     4    0.037730    0.086357    0.113047    0.429825 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.086593    0.003712    0.433538 ^ fanout70/A (sg13g2_buf_1)
     5    0.020318    0.090866    0.134937    0.568475 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.090883    0.001242    0.569717 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.010959    0.081085    0.116482    0.686199 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.081099    0.000885    0.687084 v output29/A (sg13g2_buf_1)
     1    0.008202    0.035817    0.096824    0.783908 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.035825    0.000533    0.784440 v sine_out[32] (out)
                                              0.784440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.784440   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534440   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003473    0.020875    0.162461    0.313665 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021031    0.000241    0.313906 v fanout66/A (sg13g2_buf_2)
     4    0.032498    0.062077    0.103051    0.416958 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062148    0.001862    0.418819 v fanout65/A (sg13g2_buf_8)
     8    0.035309    0.029238    0.095142    0.513961 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029564    0.002897    0.516857 v _181_/A (sg13g2_and2_1)
     4    0.015533    0.056713    0.096782    0.613639 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056735    0.001044    0.614684 v _187_/B1 (sg13g2_o21ai_1)
     1    0.010837    0.067828    0.075631    0.690314 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.067852    0.001030    0.691345 ^ output28/A (sg13g2_buf_1)
     1    0.008633    0.044958    0.092955    0.784300 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.044964    0.000544    0.784844 ^ sine_out[31] (out)
                                              0.784844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.784844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534843   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024224    0.000671    0.152336 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.005705    0.026980    0.168428    0.320764 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026980    0.000273    0.321037 v _236_/B (sg13g2_nand3_1)
     2    0.008726    0.048501    0.054861    0.375898 ^ _236_/Y (sg13g2_nand3_1)
                                                         _061_ (net)
                      0.048504    0.000274    0.376172 ^ _237_/B (sg13g2_nand2_1)
     1    0.004713    0.040334    0.060607    0.436779 v _237_/Y (sg13g2_nand2_1)
                                                         _062_ (net)
                      0.040335    0.000305    0.437085 v _238_/C (sg13g2_nand3_1)
     1    0.005791    0.038417    0.054221    0.491306 ^ _238_/Y (sg13g2_nand3_1)
                                                         _063_ (net)
                      0.038440    0.000802    0.492108 ^ _239_/C (sg13g2_and3_1)
     1    0.003790    0.034522    0.119714    0.611822 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.034522    0.000151    0.611972 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008454    0.062697    0.086426    0.698398 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.062706    0.000597    0.698996 v output4/A (sg13g2_buf_1)
     1    0.008148    0.035197    0.088846    0.787841 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.035205    0.000526    0.788367 v sine_out[0] (out)
                                              0.788367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.788367   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538367   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076611    0.002114    0.427226 ^ fanout64/A (sg13g2_buf_8)
     8    0.050478    0.039114    0.102076    0.529302 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.039425    0.002551    0.531853 ^ _168_/A (sg13g2_nor2_1)
     2    0.007550    0.036350    0.048601    0.580453 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036374    0.000480    0.580934 v _169_/B (sg13g2_nand2_1)
     1    0.003675    0.028812    0.040399    0.621332 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028812    0.000145    0.621477 ^ _170_/B (sg13g2_nand2_1)
     1    0.011495    0.074874    0.082170    0.703647 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.074889    0.000877    0.704524 v output20/A (sg13g2_buf_1)
     1    0.007532    0.033769    0.092663    0.797188 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.033769    0.000195    0.797383 v sine_out[24] (out)
                                              0.797383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.797383   data arrival time
---------------------------------------------------------------------------------------------
                                              1.547382   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025041    0.001453    0.084661 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019498    0.023143    0.066127    0.150788 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023144    0.000416    0.151204 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003561    0.026294    0.165893    0.317097 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026294    0.000249    0.317345 ^ fanout66/A (sg13g2_buf_2)
     4    0.033154    0.076498    0.107767    0.425112 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.076611    0.002114    0.427226 ^ fanout64/A (sg13g2_buf_8)
     8    0.050478    0.039114    0.102076    0.529302 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.039425    0.002551    0.531853 ^ _168_/A (sg13g2_nor2_1)
     2    0.007550    0.036350    0.048601    0.580453 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.036372    0.000422    0.580876 v _171_/B (sg13g2_nand2_1)
     1    0.003457    0.030370    0.039742    0.620617 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030371    0.000136    0.620753 ^ _172_/B (sg13g2_nand2_1)
     1    0.015171    0.095355    0.098001    0.718754 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.095381    0.001314    0.720068 v output21/A (sg13g2_buf_1)
     1    0.007562    0.034389    0.101465    0.821533 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.034390    0.000196    0.821729 v sine_out[25] (out)
                                              0.821729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.821729   data arrival time
---------------------------------------------------------------------------------------------
                                              1.571729   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014766    0.068232    0.198560    0.350975 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.068252    0.001112    0.352087 ^ fanout72/A (sg13g2_buf_8)
     8    0.039095    0.033447    0.093292    0.445379 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034625    0.004727    0.450106 ^ _142_/B (sg13g2_or2_1)
     7    0.035707    0.149606    0.157755    0.607861 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.149689    0.002903    0.610764 ^ _143_/B (sg13g2_nor2_1)
     2    0.007158    0.034051    0.076153    0.686917 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034073    0.000425    0.687342 v _147_/A (sg13g2_nand2_1)
     2    0.007997    0.043500    0.047846    0.735188 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.043524    0.000804    0.735992 ^ _149_/B (sg13g2_nand2_1)
     1    0.005422    0.043451    0.061792    0.797783 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043488    0.000708    0.798492 v output10/A (sg13g2_buf_1)
     1    0.007567    0.033053    0.079379    0.877871 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033054    0.000196    0.878067 v sine_out[15] (out)
                                              0.878067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.878067   data arrival time
---------------------------------------------------------------------------------------------
                                              1.628067   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014974    0.030885    0.013117    0.013117 ^ clk (in)
                                                         clk (net)
                      0.030903    0.000000    0.013117 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023134    0.025014    0.070091    0.083208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.025042    0.001467    0.084676 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021901    0.024218    0.066990    0.151665 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024225    0.000749    0.152414 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014766    0.068232    0.198560    0.350975 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.068252    0.001112    0.352087 ^ fanout72/A (sg13g2_buf_8)
     8    0.039095    0.033447    0.093292    0.445379 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034625    0.004727    0.450106 ^ _142_/B (sg13g2_or2_1)
     7    0.035707    0.149606    0.157755    0.607861 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.149689    0.002903    0.610764 ^ _143_/B (sg13g2_nor2_1)
     2    0.007158    0.034051    0.076153    0.686917 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034073    0.000421    0.687338 v _144_/B (sg13g2_nand2_1)
     2    0.010298    0.053455    0.059180    0.746518 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.053464    0.000571    0.747088 ^ _145_/B (sg13g2_nand2_1)
     1    0.005946    0.047276    0.067700    0.814789 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.047277    0.000364    0.815153 v output9/A (sg13g2_buf_1)
     1    0.007565    0.033147    0.080989    0.896142 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033148    0.000197    0.896339 v sine_out[14] (out)
                                              0.896339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.896339   data arrival time
---------------------------------------------------------------------------------------------
                                              1.646339   slack (MET)



