INFO: [VRFC 10-163] Analyzing VHDL file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_1_ex/axi_vip_1_ex.ip_user_files/bd/ex_sim/sim/ex_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_sim'
