{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701625742422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701625742422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 13:49:02 2023 " "Processing started: Sun Dec 03 13:49:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701625742422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625742422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625742422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701625742775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701625742775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deal DEAL blackJackController.v(18) " "Verilog HDL Declaration information at blackJackController.v(18): object \"deal\" differs only in case from object \"DEAL\" in the same scope" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701625751787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjackcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file blackjackcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 blackJackController " "Found entity 1: blackJackController" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701625751789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625751789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "millis.v 1 1 " "Found 1 design units, including 1 entities, in source file millis.v" { { "Info" "ISGN_ENTITY_NAME" "1 millis " "Found entity 1: millis" {  } { { "millis.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/millis.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701625751790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625751790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shuffle.v(29) " "Verilog HDL information at shuffle.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "shuffle.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/shuffle.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701625751791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle " "Found entity 1: shuffle" {  } { { "shuffle.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/shuffle.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701625751791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625751791 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "feedback shuffle.v(26) " "Verilog HDL Continuous Assignment error at shuffle.v(26): object \"feedback\" on left-hand side of assignment must have a net type" {  } { { "shuffle.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/shuffle.v" 26 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1701625751791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg " "Generated suppressed messages file C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625751808 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701625751853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 13:49:11 2023 " "Processing ended: Sun Dec 03 13:49:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701625751853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701625751853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701625751853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701625751853 ""}
