<root><simulation><result_generated_time />2023-05-12 16:24:36<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 200704, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />50/60</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [128, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 4), ('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 4)], [('C', 16)]], [[('K', 8)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 14), ('K', 8), ('OY', 7)], [('C', 16), ('K', 4)], []]<I />[[('OX', 14), ('K', 8)], [('OY', 7), ('C', 16), ('K', 4)], []]<O />[[], [('OX', 14), ('K', 8), ('OY', 7), ('C', 16), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 98, 1, 1], 'I': [8.0, 8.0, 4.0, 1.0], 'O': [64.0, 1, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2097152, 2097152], 'I': [112, 1605632, 1605632], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.12, 0.06, 0.0], 'I': [0.22, 0.05, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.12, 0.0], 'I': [0.22, 0.12, 0.0], 'O': [0.02, 0.12, 0.0]}<effective_mem_size_bit />{'W': [64, 131072, 2097152], 'I': [112, 1605632, 1605632], 'O': [8, 100352, 401408], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [128, 128, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1835008, 262144], [262144, 262144], [262144, 0]]<I />[[6422528, 802816], [802816, 200704], [200704, 0]]<O />[[(752640, 802816), (802816, 752640)], [(752640, 802816), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(752640, 802816), (802816, 752640)], [(752640, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[229376, 32768], [4096, 4096], [1024, 0]]<I />[[802816, 100352], [12544, 3136], [784, 0]]<O />[[(94080, 100352), (100352, 94080)], [(11760, 12544), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([94080, 100352], [100352, 94080]), ([11760, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112325280.1<mem_energy_breakdown><W />[89.0, 811.8, 1363.8]<I />[306.4, 1612.0, 1044.2]<O />[136.2, 2486.1, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8736<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8736<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />57436<latency_cycle_without_data_loading />50176<ideal_computing_cycle />50176<data_loading><load_cycle_total />7260<load_cycle_individual />{'W': [64, 4096, 0], 'I': [28, 3136, 0]}<load_cycle_combined />{'W': 4096, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-50175], [-49329, -45360], [-50176, -50176]], 'I': [[-50175], [-49170, -37548], [-50176, -50176]], 'O': [[-50176], [-50176, -50176], [-49392, -49980]]}<mem_stall_cycle_shared />{'W': [[-50175], [-49329, 0], [0, 0]], 'I': [[-50175], [-49170, 0], [0, 0]], 'O': [[-50176], [-50176, -50176], [-49392, -49980]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2097152, 2097152], 'I': [112, 1605632, 1605632], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [32768, 2097152, 2097152], 'I': [14336, 1605632, 1605632], 'O': [128, 401408, 401408]}<loop_cycles_each_level />{'W': [784, 50176, 50176], 'I': [112, 50176, 50176], 'O': [1, 50176, 50176]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [8, 4, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 1.0], [128.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [128.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [1024.0, 128.0], [128.0, 32.0]], 'O': [[8.0, 8.0], [128.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 1.0], [128.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [128.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [305.8, 201.8], [73.8, 8.0]], 'I': [[8.0, 1.0], [305.8, 201.8], [73.8, 8.0]], 'O': [[8.0, 8.0], [305.8, 201.8], [73.8, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [784, 784, 64], [50176, 50176, 1]], 'I': [[1, 1, 50176], [112, 112, 448], [50176, 50176, 1]], 'O': [[1, 1, 50176], [1, 1, 50176], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[1, 784, 64], [64, 784, 64]], [[4096, 50176, 1], [1024, 50176, 1]]], 'I': [[0, 1, 50176], [[2, 112, 448], [28, 112, 448]], [[3136, 50176, 1], [784, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 1, 50176], [0, 1, 50176]], [[784, 50176, 1], [196, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-783, -720], [-46080, -49152]], 'I': [[-1], [-110, -84], [-47040, -49392]], 'O': [[-1], [-1, -1], [-49392, -49980]]}<single_stall_count />{'W': [50175, 63, 0], 'I': [50175, 447, 0], 'O': [50176, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4032, 0], 'I': [12516, 0], 'O': [0, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-33628, -50176], [-50176, -49392]], 1: [[-50176, -50176], [-49392, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>