============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Feb 28 2025  01:47:24 pm
  Module:                 aes
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin core/keymem/prev_key0_reg_reg[78]/CLK->D
          Group: clk
     Startpoint: (R) keylen_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) core/keymem/prev_key0_reg_reg[78]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-       8                  
     Required Time:=     492                  
      Launch Clock:-       0                  
         Data Path:-     490                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  keylen_reg_reg/CLK                  -       -      R     (arrival)    2987     -     0     0       0    (-,-) 
  keylen_reg_reg/Q                    -       CLK->Q R     SDFFRNQ_X1      2   4.1     8    14      14    (-,-) 
  drc_bufs3390/Z                      -       I->Z   R     BUF_X4        129 198.5    69    40      54    (-,-) 
  core/keymem/g102099/ZN              -       I->ZN  F     INV_X4        129 198.5    69    50     103    (-,-) 
  core/keymem/g101979/ZN              -       A2->ZN R     NOR2_X2       123 189.4   226   121     225    (-,-) 
  core/keymem/g101755/ZN              -       A2->ZN F     NAND2_X2       52  79.3   112    76     301    (-,-) 
  core/keymem/g101619/ZN              -       I->ZN  R     INV_X2        127 191.1   141    97     398    (-,-) 
  core/keymem/g101617/ZN              -       I->ZN  F     INV_X2         80 119.6    97    72     470    (-,-) 
  core/keymem/g100887/ZN              -       A1->ZN R     AOI21_X1        1   2.0    22    14     484    (-,-) 
  core/keymem/g100756/ZN              -       A2->ZN F     NAND2_X1        1   1.5     8     5     490    (-,-) 
  core/keymem/prev_key0_reg_reg[78]/D <<<     -      F     DFFRNQ_X1       1     -     -     0     490    (-,-) 
#---------------------------------------------------------------------------------------------------------------

