// Seed: 2476608662
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3
    , id_7,
    input tri0 id_4
    , id_8,
    output supply1 id_5
);
  assign id_7 = 1;
  wire id_9;
  assign id_5 = 1 | 1;
  wire id_10, id_11;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1
);
  supply0 id_3 = id_3;
  assign id_3 = 1;
  assign id_0 = id_3;
  wire id_4;
  wire id_5;
  module_0(
      id_3, id_3, id_3, id_1, id_3, id_3
  );
endmodule
