{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 21:30:26 2019 " "Info: Processing started: Tue Feb 26 21:30:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_F-STRUCTURAL " "Info: Found design unit 1: I_F-STRUCTURAL" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F " "Info: Found entity 1: I_F" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_f_ram-SYN " "Info: Found design unit 1: i_f_ram-SYN" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F_RAM " "Info: Found entity 1: I_F_RAM" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_f_memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_F_MEMTEST " "Info: Found entity 1: I_F_MEMTEST" {  } { { "I_F_MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOOLBOX " "Info: Found design unit 1: TOOLBOX" {  } { { "TOOLBOX.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/TOOLBOX.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-RTL " "Info: Found design unit 1: MUX2X1-RTL" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Info: Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1TEST " "Info: Found entity 1: MUX2X1TEST" {  } { { "MUX2X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X1-RTL " "Info: Found design unit 1: MUX8X1-RTL" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1 " "Info: Found entity 1: MUX8X1" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1TEST " "Info: Found entity 1: MUX8X1TEST" {  } { { "MUX8X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32X1-RTL " "Info: Found design unit 1: MUX32X1-RTL" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1 " "Info: Found entity 1: MUX32X1" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1TEST " "Info: Found entity 1: MUX32X1TEST" {  } { { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flipper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIPPER-RTL " "Info: Found design unit 1: REG_FLIPPER-RTL" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPER " "Info: Found entity 1: REG_FLIPPER" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flippertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_flippertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPERTEST " "Info: Found entity 1: REG_FLIPPERTEST" {  } { { "REG_FLIPPERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_DECODER-STRUCTURAL " "Info: Found design unit 1: ID_DECODER-STRUCTURAL" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODER " "Info: Found entity 1: ID_DECODER" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ID_DECODER " "Info: Elaborating entity \"ID_DECODER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CONTROL_WORD ID_DECODER.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(17): used implicit default value for signal \"CONTROL_WORD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_LB ID_DECODER.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(25): used implicit default value for signal \"L_LB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_LH ID_DECODER.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(26): used implicit default value for signal \"L_LH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_LW ID_DECODER.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(27): used implicit default value for signal \"L_LW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_LBU ID_DECODER.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(28): used implicit default value for signal \"L_LBU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_LHU ID_DECODER.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(29): used implicit default value for signal \"L_LHU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_ADDI ID_DECODER.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(31): used implicit default value for signal \"I_ADDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_SLLI ID_DECODER.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(32): used implicit default value for signal \"I_SLLI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_SLTI ID_DECODER.vhd(33) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(33): used implicit default value for signal \"I_SLTI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_SLTIU ID_DECODER.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(34): used implicit default value for signal \"I_SLTIU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_XORI ID_DECODER.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(35): used implicit default value for signal \"I_XORI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_SRLI ID_DECODER.vhd(36) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(36): used implicit default value for signal \"I_SRLI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_SRAI ID_DECODER.vhd(37) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(37): used implicit default value for signal \"I_SRAI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_ORI ID_DECODER.vhd(38) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(38): used implicit default value for signal \"I_ORI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_ANDI ID_DECODER.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(39): used implicit default value for signal \"I_ANDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_ADD ID_DECODER.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(45): used implicit default value for signal \"R_ADD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_SUB ID_DECODER.vhd(46) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(46): used implicit default value for signal \"R_SUB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_SRL ID_DECODER.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(51): used implicit default value for signal \"R_SRL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_SRA ID_DECODER.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at ID_DECODER.vhd(52): used implicit default value for signal \"R_SRA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUF_2B ID_DECODER.vhd(69) " "Warning (10036): Verilog HDL or VHDL warning at ID_DECODER.vhd(69): object \"BUF_2B\" assigned a value but never read" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUF_2C ID_DECODER.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at ID_DECODER.vhd(70): object \"BUF_2C\" assigned a value but never read" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUF_8A ID_DECODER.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at ID_DECODER.vhd(72): object \"BUF_8A\" assigned a value but never read" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUF_8B ID_DECODER.vhd(73) " "Warning (10036): Verilog HDL or VHDL warning at ID_DECODER.vhd(73): object \"BUF_8B\" assigned a value but never read" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X1 MUX2X1:MUX_2X1_A " "Info: Elaborating entity \"MUX2X1\" for hierarchy \"MUX2X1:MUX_2X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_2X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8X1 MUX8X1:MUX_8X1_A " "Info: Elaborating entity \"MUX8X1\" for hierarchy \"MUX8X1:MUX_8X1_A\"" {  } { { "ID_DECODER.vhd" "MUX_8X1_A" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX8X1.vhd(33) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(33): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX8X1.vhd(34) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(34): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX8X1.vhd(35) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(35): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX8X1.vhd(36) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(36): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX8X1.vhd(37) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(37): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX8X1.vhd(38) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(38): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX8X1.vhd(39) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(39): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX8X1.vhd(40) " "Warning (10492): VHDL Process Statement warning at MUX8X1.vhd(40): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[0\] GND " "Warning (13410): Pin \"CONTROL_WORD\[0\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[1\] GND " "Warning (13410): Pin \"CONTROL_WORD\[1\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[2\] GND " "Warning (13410): Pin \"CONTROL_WORD\[2\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[3\] GND " "Warning (13410): Pin \"CONTROL_WORD\[3\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[4\] GND " "Warning (13410): Pin \"CONTROL_WORD\[4\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[5\] GND " "Warning (13410): Pin \"CONTROL_WORD\[5\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[6\] GND " "Warning (13410): Pin \"CONTROL_WORD\[6\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[7\] GND " "Warning (13410): Pin \"CONTROL_WORD\[7\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[8\] GND " "Warning (13410): Pin \"CONTROL_WORD\[8\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CONTROL_WORD\[9\] GND " "Warning (13410): Pin \"CONTROL_WORD\[9\]\" is stuck at GND" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32IM " "Warning: Ignored assignments for entity \"RV32IM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_2X1_SEL " "Warning (15610): No output dependent on input pin \"MUX_2X1_SEL\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_8X1_SEL\[0\] " "Warning (15610): No output dependent on input pin \"MUX_8X1_SEL\[0\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_8X1_SEL\[1\] " "Warning (15610): No output dependent on input pin \"MUX_8X1_SEL\[1\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_8X1_SEL\[2\] " "Warning (15610): No output dependent on input pin \"MUX_8X1_SEL\[2\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_32X1_SEL\[0\] " "Warning (15610): No output dependent on input pin \"MUX_32X1_SEL\[0\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_32X1_SEL\[1\] " "Warning (15610): No output dependent on input pin \"MUX_32X1_SEL\[1\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_32X1_SEL\[2\] " "Warning (15610): No output dependent on input pin \"MUX_32X1_SEL\[2\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_32X1_SEL\[3\] " "Warning (15610): No output dependent on input pin \"MUX_32X1_SEL\[3\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MUX_32X1_SEL\[4\] " "Warning (15610): No output dependent on input pin \"MUX_32X1_SEL\[4\]\"" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 21:30:27 2019 " "Info: Processing ended: Tue Feb 26 21:30:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
