// Seed: 772738656
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri0 id_3
);
  logic [7:0] id_5;
  assign id_5[-1'b0]  = 1;
  assign {1'd0, (-1)} = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_2 = 32'd27,
    parameter id_4 = 32'd78
) (
    input uwire id_0,
    output tri1 _id_1,
    output supply1 _id_2,
    input wand id_3,
    input uwire _id_4,
    output tri0 id_5,
    input supply1 id_6
);
  logic ["" +  -1 : id_2] id_8;
  ;
  logic [-1 'b0 : 1 'h0 |  id_1  |  id_4] id_9;
  ;
  always @(posedge -1'b0);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic id_10 = 1;
  wire id_11[1 'b0 : -1];
  localparam id_12 = 1;
endmodule
