// Seed: 3862752313
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  type_13(
      1, 1, (1'b0), id_1
  );
  assign id_4 = 1;
endmodule
