#for MX53 SMD TO2.0 Feb.2011
#ddr clk may not exist with a usage, but test it with usage is 0
ddr_clk-0	0	400MHz
#
asrc_clk-0  1  66MHz
ldb_di1_clk-1  1  64MHz
pll4-0  1  454MHz
gpt-0  1  8MHz
mxc_rtc.0-0  1  32KHz
#changed at ER1109, from 19->23.
ssi_ext1_clk-0  1  23MHz
mxc_pwm.1-1  1  8MHz
#uart is 66MHz now
mxcintuart.0-0  2  66MHz
ipu_di1_clk-1  1  64MHz
#ahb_clk-0 is 133MHz before in real test
ahb_clk-0  1  50MHz
main_bus_clk-0  2  400MHz
#delete cpu checking for it's always the biggest when cat, before: cpu_clk-0  1  160MHz
lp_apm-0  1  24MHz
pll3-0  1  216MHz
pll2-0  2  400MHz
pll1_sw_clk-0  1  1000MHz
pll1_main_clk-0  1  1000MHz
ckil-0  1  32KHz
osc-0  5  24MHz
#changed at ER1109, from 133->400.
axi_a_clk-0  0  400MHz
axi_b_clk-0  0  50MHz
