{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7185, "design__instance__area": 103350, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 151, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.01102254819124937, "power__switching__total": 0.006820520386099815, "power__leakage__total": 1.7330287391814636e-06, "power__total": 0.017844799906015396, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.36317638813131586, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.36317638813131586, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6163753015782154, "timing__setup__ws__corner:nom_tt_025C_5v00": 47.63789142440397, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 36, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 151, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.6425229419267855, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.6425229419267855, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3668850882499655, "timing__setup__ws__corner:nom_ss_125C_4v50": 37.59151674122, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 151, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.23806124412261792, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.23806124412261792, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.28506875444852503, "timing__setup__ws__corner:nom_ff_n40C_5v50": 52.10596901434064, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 36, "design__max_fanout_violation__count": 151, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": 0.6602674149866123, "clock__skew__worst_setup": 0.23181840436743986, "timing__hold__ws": 0.28270675489683306, "timing__setup__ws": 37.153591477217276, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.53 570.45", "design__core__bbox": "6.72 15.68 545.44 552.72", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 315191, "design__core__area": 289314, "design__instance__count__stdcell": 7185, "design__instance__area__stdcell": 103350, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.357224, "design__instance__utilization__stdcell": 0.357224, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28747009, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 22314.3, "design__instance__displacement__mean": 3.1055, "design__instance__displacement__max": 54.88, "route__wirelength__estimated": 133637, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3357, "route__net__special": 2, "route__drc_errors__iter:1": 1447, "route__wirelength__iter:1": 160492, "route__drc_errors__iter:2": 135, "route__wirelength__iter:2": 158888, "route__drc_errors__iter:3": 112, "route__wirelength__iter:3": 158690, "route__drc_errors__iter:4": 4, "route__wirelength__iter:4": 158575, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 158572, "route__drc_errors": 0, "route__wirelength": 158572, "route__vias": 25429, "route__vias__singlecut": 25429, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 982.38, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 151, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3543039295567912, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3543039295567912, "timing__hold__ws__corner:min_tt_025C_5v00": 0.612739987203569, "timing__setup__ws__corner:min_tt_025C_5v00": 47.84492226717762, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 151, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.6278810982193244, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.6278810982193244, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3605663647489081, "timing__setup__ws__corner:min_ss_125C_4v50": 37.95752797290256, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 151, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.23181840436743986, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.23181840436743986, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.28270675489683306, "timing__setup__ws__corner:min_ff_n40C_5v50": 52.239060777939955, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 151, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3740042825744163, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3740042825744163, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6206670908458889, "timing__setup__ws__corner:max_tt_025C_5v00": 47.39066162521778, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 36, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 151, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.6602674149866123, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.6602674149866123, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3742669613494718, "timing__setup__ws__corner:max_ss_125C_4v50": 37.153591477217276, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 151, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.24573405117395541, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.24573405117395541, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.28785719067603593, "timing__setup__ws__corner:max_ff_n40C_5v50": 51.94714139212423, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 82, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99974, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99995, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000260196, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000281816, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 5.06003e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000281816, "ir__voltage__worst": 5, "ir__drop__avg": 4.89e-05, "ir__drop__worst": 0.00026, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}