[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-19T23:43:51+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1itkcfw/exintel_executives_raise_215_million_for_riscv/\"> <img src=\"https://external-preview.redd.it/aEu3HPoYrSFDXuhGMytx_6u5DAKTMrZP9ErV_n1Pjyw.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=fbaa397c6ee914ac7138e6f0e8f072b698ba5f40\" alt=\"Ex-Intel executives raise $21.5 million for RISC-V chip startup\" title=\"Ex-Intel executives raise $21.5 million for RISC-V chip startup\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.reuters.com/technology/ex-intel-executives-raise-215-million-risc-v-chip-startup-2025-02-19/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1itkcfw/exintel_executives_raise_215_million_for_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2152612,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1itkcfw/exintel_executives_raise_215_million_for_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/aEu3HPoYrSFDXuhGMytx_6u5DAKTMrZP9ErV_n1Pjyw.jpg?width=640&crop=smart&auto=webp&s=fbaa397c6ee914ac7138e6f0e8f072b698ba5f40",
        "title": "Ex-Intel executives raise $21.5 million for RISC-V chip startup",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-19T22:34:05+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1itiqym/fedora_rolling_out_more_riscv/\"> <img src=\"https://external-preview.redd.it/Elt_pINieH2r4XrQXrD1AWUqe96wKWajQdTbnuFxHxA.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=b2e2047ff282080bfcedfdb0724191587df5ddfd\" alt=\"Fedora Rolling Out More RISC-V\" title=\"Fedora Rolling Out More RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jacko10101010101\"> /u/Jacko10101010101 </a> <br/> <span><a href=\"https://www.phoronix.com/news/Fedora-RISC-V-Steps-Up\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1itiqym/fedora_rolling_out_more_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2152203,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1itiqym/fedora_rolling_out_more_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Elt_pINieH2r4XrQXrD1AWUqe96wKWajQdTbnuFxHxA.jpg?width=640&crop=smart&auto=webp&s=b2e2047ff282080bfcedfdb0724191587df5ddfd",
        "title": "Fedora Rolling Out More RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-19T09:55:12+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>If someone wants the submission for works on RISC-V are open for RESCUER: the first workshop on REliable and SeCUrE RISC-V architectures organized within the European Test Symposium 2025</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Competitive-War-2335\"> /u/Competitive-War-2335 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1it1x9n/rescuer_riscv_workshop/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1it1x9n/rescuer_riscv_workshop/\">[comments]</a></span>",
        "id": 2146565,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1it1x9n/rescuer_riscv_workshop",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RESCUER RISC-V Workshop",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-19T05:03:27+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Something caught my eye in the AheadComputing blog / press release two weeks ago, which I forgot about for a bit, and I haven&#39;t seen remarked on anywhere:</p> <blockquote> <p>In the microcontroller market, ARM is encountering significant competition from the RISC-V ecosystem. This market is characterized by low margins and costs but operates at very high volumes. The RISC-V architecture, with its royalty-free instruction set, has captured a substantial portion of the microcontroller market from ARM. <strong>ARM has essentially conceded, as they are no longer intending to create new microcontrollers</strong>.</p> </blockquote> <p>What? Really? Has anyone else seen anything along those lines?</p> <p><a href=\"https://www.aheadcomputing.com/post/a-seismic-shift-in-the-computing-ecosystem-brings-opportunity\">https://www.aheadcomputing.com/post/a-seismic-shift-in-the-computing-ecosystem-brings-opportunity</a></p> </div><!-- SC_ON --> &#32; submitted by",
        "id": 2145262,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1isxl8g/arm_not_creating_any_new_microcontrollers",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Arm not creating any new microcontrollers?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-19T01:27:57+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>As its been asked a few times how prevalent RISC-V is in AI hardware, I came across the following about Andes RISCV cores and technology being used in RAIN&#39;s AI designs. Additionally Meta&#39;s AI chips are based off of numerous RISCV cores.</p> <p><a href=\"https://rain.ai/blog/partnering-with-andes-technology-on-risc-v-to-accelerate-roadmap\">https://rain.ai/blog/partnering-with-andes-technology-on-risc-v-to-accelerate-roadmap</a></p> <p>&quot;<strong>Rain AI Licenses Andes AX45MPV and Taps Andes Custom Computing BU to Accelerate Its Launch of Groundbreaking Compute-In-Memory (CIM) Generative AI Solutions</strong></p> <p>Andes Technology, a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International announces that Rain AI, a pioneer in compute-in-memory (CIM) technology, licensed Andes\u2019 AX45MPV RISC-V vector processor. Rain AI designs novel accelerator solutions, and the two ",
        "id": 2144570,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1istb1y/riscv_use_in_rainais_chips_as_is_meta_and_others",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V use in RAIN.AI's chips.. as is Meta and others...",
        "vote": 0
    }
]