$date
	Mon Dec  9 20:03:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux16_test $end
$scope module mux16 $end
$var wire 16 ! a [15:0] $end
$var wire 16 " b [15:0] $end
$var wire 16 # out [15:0] $end
$var wire 16 $ sel [15:0] $end
$scope module mux0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' out $end
$var wire 1 ( sel $end
$var wire 1 ) w0 $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$scope module not0 $end
$var wire 1 ( in $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$scope module mux1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . out $end
$var wire 1 / sel $end
$var wire 1 0 w0 $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$scope module not0 $end
$var wire 1 / in $end
$var wire 1 0 out $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 out $end
$var wire 1 6 sel $end
$var wire 1 7 w0 $end
$var wire 1 8 w1 $end
$var wire 1 9 w2 $end
$scope module not0 $end
$var wire 1 6 in $end
$var wire 1 7 out $end
$upscope $end
$upscope $end
$scope module mux3 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 < out $end
$var wire 1 = sel $end
$var wire 1 > w0 $end
$var wire 1 ? w1 $end
$var wire 1 @ w2 $end
$scope module not0 $end
$var wire 1 = in $end
$var wire 1 > out $end
$upscope $end
$upscope $end
$scope module mux4 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 C out $end
$var wire 1 D sel $end
$var wire 1 E w0 $end
$var wire 1 F w1 $end
$var wire 1 G w2 $end
$scope module not0 $end
$var wire 1 D in $end
$var wire 1 E out $end
$upscope $end
$upscope $end
$scope module mux5 $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 J out $end
$var wire 1 K sel $end
$var wire 1 L w0 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$scope module not0 $end
$var wire 1 K in $end
$var wire 1 L out $end
$upscope $end
$upscope $end
$scope module mux6 $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 Q out $end
$var wire 1 R sel $end
$var wire 1 S w0 $end
$var wire 1 T w1 $end
$var wire 1 U w2 $end
$scope module not0 $end
$var wire 1 R in $end
$var wire 1 S out $end
$upscope $end
$upscope $end
$scope module mux7 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 X out $end
$var wire 1 Y sel $end
$var wire 1 Z w0 $end
$var wire 1 [ w1 $end
$var wire 1 \ w2 $end
$scope module not0 $end
$var wire 1 Y in $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$scope module mux8 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ out $end
$var wire 1 ` sel $end
$var wire 1 a w0 $end
$var wire 1 b w1 $end
$var wire 1 c w2 $end
$scope module not0 $end
$var wire 1 ` in $end
$var wire 1 a out $end
$upscope $end
$upscope $end
$scope module mux9 $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 f out $end
$var wire 1 g sel $end
$var wire 1 h w0 $end
$var wire 1 i w1 $end
$var wire 1 j w2 $end
$scope module not0 $end
$var wire 1 g in $end
$var wire 1 h out $end
$upscope $end
$upscope $end
$scope module mux10 $end
$var wire 1 k a $end
$var wire 1 l b $end
$var wire 1 m out $end
$var wire 1 n sel $end
$var wire 1 o w0 $end
$var wire 1 p w1 $end
$var wire 1 q w2 $end
$scope module not0 $end
$var wire 1 n in $end
$var wire 1 o out $end
$upscope $end
$upscope $end
$scope module mux11 $end
$var wire 1 r a $end
$var wire 1 s b $end
$var wire 1 t out $end
$var wire 1 u sel $end
$var wire 1 v w0 $end
$var wire 1 w w1 $end
$var wire 1 x w2 $end
$scope module not0 $end
$var wire 1 u in $end
$var wire 1 v out $end
$upscope $end
$upscope $end
$scope module mux12 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 { out $end
$var wire 1 | sel $end
$var wire 1 } w0 $end
$var wire 1 ~ w1 $end
$var wire 1 !" w2 $end
$scope module not0 $end
$var wire 1 | in $end
$var wire 1 } out $end
$upscope $end
$upscope $end
$scope module mux13 $end
$var wire 1 "" a $end
$var wire 1 #" b $end
$var wire 1 $" out $end
$var wire 1 %" sel $end
$var wire 1 &" w0 $end
$var wire 1 '" w1 $end
$var wire 1 (" w2 $end
$scope module not0 $end
$var wire 1 %" in $end
$var wire 1 &" out $end
$upscope $end
$upscope $end
$scope module mux14 $end
$var wire 1 )" a $end
$var wire 1 *" b $end
$var wire 1 +" out $end
$var wire 1 ," sel $end
$var wire 1 -" w0 $end
$var wire 1 ." w1 $end
$var wire 1 /" w2 $end
$scope module not0 $end
$var wire 1 ," in $end
$var wire 1 -" out $end
$upscope $end
$upscope $end
$scope module mux15 $end
$var wire 1 0" a $end
$var wire 1 1" b $end
$var wire 1 2" out $end
$var wire 1 3" sel $end
$var wire 1 4" w0 $end
$var wire 1 5" w1 $end
$var wire 1 6" w2 $end
$scope module not0 $end
$var wire 1 3" in $end
$var wire 1 4" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
bx !
$end
#1
0'
0.
05
0<
0C
0J
0Q
0X
0_
0f
0m
0t
0{
0$"
0+"
02"
b0 #
1*
11
18
1?
1F
1M
1T
1[
1b
1i
1p
1w
1~
1'"
1."
15"
1+
1)
12
10
19
17
1@
1>
1G
1E
1N
1L
1U
1S
1\
1Z
1c
1a
1j
1h
1q
1o
1x
1v
1!"
1}
1("
1&"
1/"
1-"
16"
14"
1&
1-
14
1;
1B
1I
1P
1W
1^
1e
1l
1s
1z
1#"
1*"
11"
0%
0,
03
0:
0A
0H
0O
0V
0]
0d
0k
0r
0y
0""
0)"
00"
0(
0/
06
0=
0D
0K
0R
0Y
0`
0g
0n
0u
0|
0%"
0,"
03"
b1111111111111111 "
b0 !
b0 $
#2
1C
1J
1Q
1X
1{
1$"
1+"
12"
b1111000011110000 #
0F
0M
0T
0[
0~
0'"
0."
05"
0)
00
07
0>
0a
0h
0o
0v
0&
0-
04
0;
0B
0I
0P
0W
0^
0e
0l
0s
0z
0#"
0*"
01"
1%
1,
13
1:
1A
1H
1O
1V
1]
1d
1k
1r
1y
1""
1)"
10"
1(
1/
16
1=
1`
1g
1n
1u
b0 "
b1111111111111111 !
b111100001111 $
#3
0C
0{
1'
1_
1f
0Q
0X
0$"
02"
b100001100100001 #
1F
1M
1~
0+
0c
0j
1T
1[
1'"
1."
15"
0E
0N
0L
0S
0Z
0}
0&"
0/"
0-"
04"
1&
1I
1^
1e
1*"
0%
0,
0:
0O
0V
0]
0k
0r
0""
0)"
00"
1D
1K
1R
1Y
1|
1%"
1,"
13"
b100001100100001 "
b1001000110100 !
b1111111111111111 $
#4
0'
0_
0+"
b1000100000 #
1+
1)
10
1>
1S
1Z
1c
1a
1o
1v
1&"
1/"
1-"
14"
0(
0/
0=
0R
0Y
0`
0n
0u
0%"
0,"
03"
b1001000110100 $
#5
1'
0M
1_
0i
1+"
b100001100100001 #
0+
0)
1N
1L
0S
0c
0a
1j
1h
0o
0/"
0-"
1(
0K
1R
1`
0g
1n
1,"
b101010101010101 $
#6
