strict digraph "" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aa3cc310>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc410>",
		fillcolor=cadetblue,
		label="24:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc410>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:CA" -> "24:BS"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe7aa3f7150>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aa3cc9d0>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aa3ccc50>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aa3cccd0>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aa3ccd90>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc7d0>",
		fillcolor=cadetblue,
		label="23:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc7d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"23:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cca50>",
		fillcolor=cadetblue,
		label="22:BS
next_state = (x)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cca50>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc590>",
		fillcolor=cadetblue,
		label="21:BS
next_state = (x)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cc590>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:CA" -> "21:BS"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:BS"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cce10>",
		fillcolor=cadetblue,
		label="20:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aa3cce10>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"22:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe7aa3e7ad0>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['x', 'IDLE']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"18:AL" -> "19:CS"	[cond="[]",
		lineno=None];
	"21:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
