// Seed: 2406556596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  wire id_8;
  assign id_1 = -1;
  parameter id_9 = -1;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output logic id_4,
    output wor id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    id_17,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15
);
  always $display(id_6, 1, id_15 | id_14);
  always_latch if (id_7) id_4 <= 1;
  wire id_18;
  assign id_1 = id_7;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18
  );
  wire id_19;
endmodule
