2-3-3-input AND-OR-OR-AND-Invert gate
.cell AOOAI233
.origin AOOAI232
.inputs C2 C1 C B2 B1 B A1 A 
.outputs Y 
pmos C2 N6 vdd vdd g 3 3 3
pmos C1 N5 N6 vdd g 2 3 2
pmos C N4 N5 vdd g 1 3 1
pmos B2 N3 vdd vdd g 4 2 4
pmos B1 N2 N3 vdd g 3 2 3
pmos B N1 N2 vdd g 2 2 2
pmos A1 Y N1 vdd g 1 2 1
pmos A Y N1 vdd g 1 1 1
nmos C2 N4 gnd gnd 1 2 6 -2
nmos C1 N4 gnd gnd 1 2 5 -2
nmos C N4 gnd gnd 1 2 4 -2
nmos B2 N1 N4 gnd 1 1 4 -1
nmos B1 N1 N4 gnd 1 1 3 -1
nmos B N1 N4 gnd 1 1 2 -1
nmos A1 N N4 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end