m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/ISM/OneDrive/Verilog_modules/_ModelSim
vcalc_new_parameters
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1580928360
!i10b 1
!s100 TzGF<VYhGQbRBRgo=DOA[0
I2^cKWk?lLiS85FihC89C80
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 calc_new_parameters_sv_unit
S1
Z3 dD:/GitHub/FQW/FPGA/ModelSim
w1580924911
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_new_parameters.sv
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_new_parameters.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1580928360.000000
!s107 D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_new_parameters.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_new_parameters.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vcalc_time
R0
Z8 !s110 1580928361
!i10b 1
!s100 H]3Y_C4>[3Bj_cWI6CnC@0
I7hCIUJGkO1Qao6[h1fWeo0
R2
!s105 calc_time_sv_unit
S1
R3
w1580927862
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_time.sv
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_time.sv
L0 1
R4
r1
!s85 0
31
Z9 !s108 1580928361.000000
!s107 D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_time.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/calc_time.sv|
!i113 1
R6
R7
vdivider
!s110 1577109685
!i10b 1
!s100 =:>>;OdJRRS4mTAP^WcJS2
Ia2RzN;n21B[9fzBj4TQo30
R2
R3
w1575309263
8D:/GitHub/FQW/FPGA/source/floatALU/divider.v
FD:/GitHub/FQW/FPGA/source/floatALU/divider.v
Z10 L0 39
R4
r1
!s85 0
31
!s108 1577109685.000000
!s107 D:/GitHub/FQW/FPGA/source/floatALU/divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/floatALU/divider.v|
!i113 1
Z11 o-work work
R7
vfixed_point_number
R1
!i10b 1
!s100 n:EX2JkRE2LZJ955XEIdV2
IZ38>MC^RNHS^:dSkGJIQ93
R2
R3
w1577110904
8D:/GitHub/FQW/FPGA/source/floatALU/fixed_point_number.v
FD:/GitHub/FQW/FPGA/source/floatALU/fixed_point_number.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:\GitHub\FQW\FPGA\source\floatALU\..\configuration.vh|D:/GitHub/FQW/FPGA/source/floatALU/fixed_point_number.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/floatALU/fixed_point_number.v|
!i113 1
R11
R7
vjas_constrol
R0
R8
!i10b 1
!s100 `LkGz?7FBLfL:[UXL]:J02
I0=Wne`Z6cb=[PHz`i7oKT2
R2
!s105 jas_constrol_sv_unit
S1
R3
w1580917538
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.sv
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 D:\GitHub\FQW\FPGA\source\speed-jerk-acc\..\configuration.vh|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jas_constrol.sv|
!i113 1
R6
R7
vjerk_acc_speed
R0
R8
!i10b 1
!s100 V<cJ1^WdXV5@[Eo=fWLPJ1
I5FhFelF[CF8k6a]nQ5jiG2
R2
!s105 jerk_acc_speed_sv_unit
S1
R3
w1580928290
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.sv
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 D:\GitHub\FQW\FPGA\source\speed-jerk-acc\..\configuration.vh|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/jerk_acc_speed.sv|
!i113 1
R6
R7
vminSteps
!s110 1580924448
!i10b 1
!s100 PEfgWfWghaz]ej1Kk@8Zo2
IJMP?16P1Tj3UzlFR_=>Oj0
R2
R3
w1577110992
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/minSteps.v
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/minSteps.v
L0 1
R4
r1
!s85 0
31
!s108 1580924447.000000
!s107 D:/GitHub/FQW/FPGA/source/speed-jerk-acc/minSteps.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/minSteps.v|
!i113 1
R11
R7
nmin@steps
vmult
!s110 1577109686
!i10b 1
!s100 FVNdbm:705lj;n`UeV<:`3
Imn81m@>GWdBzA1=<P;dOO3
R2
R3
w1575309374
8D:/GitHub/FQW/FPGA/source/floatALU/mult.v
FD:/GitHub/FQW/FPGA/source/floatALU/mult.v
R10
R4
r1
!s85 0
31
!s108 1577109686.000000
!s107 D:/GitHub/FQW/FPGA/source/floatALU/mult.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/floatALU/mult.v|
!i113 1
R11
R7
vspeed_to_timing
R0
!s110 1580928362
!i10b 1
!s100 JBcYHfQ;c8K_4nRjhjAa83
IT>I<CM<2AS7RoTWkW2W>X0
R2
!s105 speed_to_timing_sv_unit
S1
R3
w1580925776
8D:/GitHub/FQW/FPGA/source/speed-jerk-acc/speed_to_timing.sv
FD:/GitHub/FQW/FPGA/source/speed-jerk-acc/speed_to_timing.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 D:\GitHub\FQW\FPGA\source\speed-jerk-acc\..\configuration.vh|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/speed_to_timing.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/GitHub/FQW/FPGA/source/speed-jerk-acc/speed_to_timing.sv|
!i113 1
R6
R7
vtestbench_jas_control
R1
!i10b 1
!s100 HS0JZ9KddYSXjSWEEaz4`2
IN`XYWN^emNVjEV?ajW_o<1
R2
R3
w1578242192
8D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v
FD:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:\GitHub\FQW\FPGA\source\testbench\..\configuration.vh|D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHub/FQW/FPGA/source/testbench/testbench_jas_control.v|
!i113 1
R11
R7
