<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3558" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3558{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3558{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3558{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3558{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t5_3558{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t6_3558{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3558{left:509px;bottom:1054px;}
#t8_3558{left:513px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3558{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3558{left:554px;bottom:1037px;}
#tb_3558{left:557px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3558{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_3558{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3558{left:285px;bottom:998px;}
#tf_3558{left:288px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_3558{left:69px;bottom:948px;letter-spacing:-0.09px;}
#th_3558{left:155px;bottom:948px;letter-spacing:-0.11px;}
#ti_3558{left:69px;bottom:925px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3558{left:69px;bottom:908px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_3558{left:69px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_3558{left:69px;bottom:875px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tm_3558{left:69px;bottom:488px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_3558{left:69px;bottom:471px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3558{left:69px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_3558{left:96px;bottom:833px;letter-spacing:0.11px;word-spacing:0.03px;}
#tq_3558{left:182px;bottom:833px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tr_3558{left:77px;bottom:813px;letter-spacing:-0.17px;}
#ts_3558{left:263px;bottom:813px;letter-spacing:-0.13px;}
#tt_3558{left:359px;bottom:813px;letter-spacing:-0.12px;}
#tu_3558{left:77px;bottom:790px;letter-spacing:-0.15px;}
#tv_3558{left:263px;bottom:790px;letter-spacing:-0.17px;}
#tw_3558{left:359px;bottom:790px;letter-spacing:-0.11px;}
#tx_3558{left:77px;bottom:768px;letter-spacing:-0.15px;}
#ty_3558{left:263px;bottom:768px;letter-spacing:-0.16px;}
#tz_3558{left:359px;bottom:768px;letter-spacing:-0.11px;}
#t10_3558{left:77px;bottom:745px;letter-spacing:-0.15px;}
#t11_3558{left:263px;bottom:745px;letter-spacing:-0.16px;}
#t12_3558{left:359px;bottom:745px;letter-spacing:-0.12px;}
#t13_3558{left:77px;bottom:722px;letter-spacing:-0.15px;}
#t14_3558{left:263px;bottom:722px;letter-spacing:-0.17px;}
#t15_3558{left:359px;bottom:722px;letter-spacing:-0.11px;}
#t16_3558{left:77px;bottom:699px;letter-spacing:-0.15px;}
#t17_3558{left:263px;bottom:699px;letter-spacing:-0.16px;}
#t18_3558{left:359px;bottom:699px;letter-spacing:-0.11px;}
#t19_3558{left:77px;bottom:676px;letter-spacing:-0.14px;}
#t1a_3558{left:263px;bottom:676px;letter-spacing:-0.17px;}
#t1b_3558{left:359px;bottom:676px;letter-spacing:-0.11px;}
#t1c_3558{left:77px;bottom:653px;letter-spacing:-0.15px;}
#t1d_3558{left:263px;bottom:653px;letter-spacing:-0.16px;}
#t1e_3558{left:359px;bottom:653px;letter-spacing:-0.11px;}
#t1f_3558{left:77px;bottom:630px;letter-spacing:-0.14px;}
#t1g_3558{left:263px;bottom:630px;letter-spacing:-0.16px;}
#t1h_3558{left:359px;bottom:630px;letter-spacing:-0.11px;}
#t1i_3558{left:77px;bottom:607px;letter-spacing:-0.14px;}
#t1j_3558{left:263px;bottom:607px;letter-spacing:-0.16px;}
#t1k_3558{left:359px;bottom:607px;letter-spacing:-0.11px;}
#t1l_3558{left:77px;bottom:584px;letter-spacing:-0.14px;}
#t1m_3558{left:263px;bottom:584px;letter-spacing:-0.16px;}
#t1n_3558{left:359px;bottom:584px;letter-spacing:-0.11px;}
#t1o_3558{left:77px;bottom:561px;letter-spacing:-0.15px;}
#t1p_3558{left:263px;bottom:561px;letter-spacing:-0.15px;}
#t1q_3558{left:359px;bottom:561px;letter-spacing:-0.11px;}
#t1r_3558{left:359px;bottom:545px;letter-spacing:-0.12px;}
#t1s_3558{left:106px;bottom:413px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1t_3558{left:192px;bottom:413px;letter-spacing:0.13px;}
#t1u_3558{left:75px;bottom:393px;letter-spacing:-0.17px;}
#t1v_3558{left:253px;bottom:393px;letter-spacing:-0.13px;}
#t1w_3558{left:349px;bottom:393px;letter-spacing:-0.12px;}
#t1x_3558{left:75px;bottom:370px;letter-spacing:-0.14px;}
#t1y_3558{left:253px;bottom:370px;letter-spacing:-0.16px;}
#t1z_3558{left:349px;bottom:370px;letter-spacing:-0.12px;}
#t20_3558{left:75px;bottom:347px;letter-spacing:-0.14px;}
#t21_3558{left:253px;bottom:347px;letter-spacing:-0.16px;}
#t22_3558{left:349px;bottom:347px;letter-spacing:-0.12px;}
#t23_3558{left:75px;bottom:325px;letter-spacing:-0.15px;}
#t24_3558{left:253px;bottom:325px;letter-spacing:-0.16px;}
#t25_3558{left:349px;bottom:325px;letter-spacing:-0.11px;}
#t26_3558{left:75px;bottom:302px;letter-spacing:-0.14px;}
#t27_3558{left:253px;bottom:302px;letter-spacing:-0.16px;}
#t28_3558{left:349px;bottom:302px;letter-spacing:-0.11px;}
#t29_3558{left:75px;bottom:279px;letter-spacing:-0.13px;}
#t2a_3558{left:253px;bottom:279px;letter-spacing:-0.16px;}
#t2b_3558{left:349px;bottom:279px;letter-spacing:-0.11px;}
#t2c_3558{left:75px;bottom:256px;letter-spacing:-0.14px;}
#t2d_3558{left:253px;bottom:256px;letter-spacing:-0.17px;}
#t2e_3558{left:349px;bottom:256px;letter-spacing:-0.11px;}
#t2f_3558{left:75px;bottom:233px;letter-spacing:-0.14px;}
#t2g_3558{left:253px;bottom:233px;letter-spacing:-0.16px;}
#t2h_3558{left:349px;bottom:233px;letter-spacing:-0.12px;}
#t2i_3558{left:75px;bottom:210px;letter-spacing:-0.14px;}
#t2j_3558{left:253px;bottom:210px;letter-spacing:-0.16px;}
#t2k_3558{left:349px;bottom:210px;letter-spacing:-0.11px;}
#t2l_3558{left:75px;bottom:187px;letter-spacing:-0.15px;}
#t2m_3558{left:253px;bottom:187px;letter-spacing:-0.17px;}
#t2n_3558{left:349px;bottom:187px;letter-spacing:-0.12px;}
#t2o_3558{left:75px;bottom:164px;letter-spacing:-0.14px;}
#t2p_3558{left:253px;bottom:164px;letter-spacing:-0.16px;}
#t2q_3558{left:349px;bottom:164px;letter-spacing:-0.11px;}
#t2r_3558{left:75px;bottom:141px;letter-spacing:-0.14px;}
#t2s_3558{left:253px;bottom:141px;letter-spacing:-0.15px;}
#t2t_3558{left:349px;bottom:141px;letter-spacing:-0.11px;}
#t2u_3558{left:349px;bottom:124px;letter-spacing:-0.12px;}

.s1_3558{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3558{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3558{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3558{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3558{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3558{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3558{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3558{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3558" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3558Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3558" style="-webkit-user-select: none;"><object width="935" height="1210" data="3558/3558.svg" type="image/svg+xml" id="pdf3558" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3558" class="t s1_3558">16-12 </span><span id="t2_3558" class="t s1_3558">Vol. 3B </span>
<span id="t3_3558" class="t s2_3558">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3558" class="t s3_3558">Some microarchitectural sub-systems that are the source of corrected MC errors may be shared by more than one </span>
<span id="t5_3558" class="t s3_3558">logical processors. Consequently, the facilities for reporting MC errors and controlling mechanisms may be shared </span>
<span id="t6_3558" class="t s3_3558">by more than one logical processors. For example, the IA32_MC</span><span id="t7_3558" class="t s4_3558">i</span><span id="t8_3558" class="t s3_3558">_CTL2 MSR is shared between logical processors </span>
<span id="t9_3558" class="t s3_3558">sharing a processor core. Software is responsible to program IA32_MC</span><span id="ta_3558" class="t s4_3558">i</span><span id="tb_3558" class="t s3_3558">_CTL2 MSR in a consistent manner with </span>
<span id="tc_3558" class="t s3_3558">CMCI delivery and usage. </span>
<span id="td_3558" class="t s3_3558">After processor reset, IA32_MC</span><span id="te_3558" class="t s4_3558">i</span><span id="tf_3558" class="t s3_3558">_CTL2 MSRs are zeroed. </span>
<span id="tg_3558" class="t s5_3558">16.3.2.6 </span><span id="th_3558" class="t s5_3558">IA32_MCG Extended Machine Check State MSRs </span>
<span id="ti_3558" class="t s3_3558">The Pentium 4 and Intel Xeon processors implement a variable number of extended machine-check state MSRs. </span>
<span id="tj_3558" class="t s3_3558">The MCG_EXT_P flag in the IA32_MCG_CAP MSR indicates the presence of these extended registers, and the </span>
<span id="tk_3558" class="t s3_3558">MCG_EXT_CNT field indicates the number of these registers actually implemented. See Section 16.3.1.1, </span>
<span id="tl_3558" class="t s3_3558">“IA32_MCG_CAP MSR.” Also see Table 16-5. </span>
<span id="tm_3558" class="t s3_3558">In processors with support for Intel 64 architecture, 64-bit machine check state MSRs are aliased to the legacy </span>
<span id="tn_3558" class="t s3_3558">MSRs. In addition, there may be registers beyond IA32_MCG_MISC. These may include up to five reserved MSRs </span>
<span id="to_3558" class="t s3_3558">(IA32_MCG_RESERVED[1:5]) and save-state MSRs for registers introduced in 64-bit mode. See Table 16-6. </span>
<span id="tp_3558" class="t s6_3558">Table 16-5. </span><span id="tq_3558" class="t s6_3558">Extended Machine Check State MSRs in Processors Without Support for Intel® 64 Architecture </span>
<span id="tr_3558" class="t s7_3558">MSR </span><span id="ts_3558" class="t s7_3558">Address </span><span id="tt_3558" class="t s7_3558">Description </span>
<span id="tu_3558" class="t s8_3558">IA32_MCG_EAX </span><span id="tv_3558" class="t s8_3558">180H </span><span id="tw_3558" class="t s8_3558">Contains state of the EAX register at the time of the machine-check error. </span>
<span id="tx_3558" class="t s8_3558">IA32_MCG_EBX </span><span id="ty_3558" class="t s8_3558">181H </span><span id="tz_3558" class="t s8_3558">Contains state of the EBX register at the time of the machine-check error. </span>
<span id="t10_3558" class="t s8_3558">IA32_MCG_ECX </span><span id="t11_3558" class="t s8_3558">182H </span><span id="t12_3558" class="t s8_3558">Contains state of the ECX register at the time of the machine-check error. </span>
<span id="t13_3558" class="t s8_3558">IA32_MCG_EDX </span><span id="t14_3558" class="t s8_3558">183H </span><span id="t15_3558" class="t s8_3558">Contains state of the EDX register at the time of the machine-check error. </span>
<span id="t16_3558" class="t s8_3558">IA32_MCG_ESI </span><span id="t17_3558" class="t s8_3558">184H </span><span id="t18_3558" class="t s8_3558">Contains state of the ESI register at the time of the machine-check error. </span>
<span id="t19_3558" class="t s8_3558">IA32_MCG_EDI </span><span id="t1a_3558" class="t s8_3558">185H </span><span id="t1b_3558" class="t s8_3558">Contains state of the EDI register at the time of the machine-check error. </span>
<span id="t1c_3558" class="t s8_3558">IA32_MCG_EBP </span><span id="t1d_3558" class="t s8_3558">186H </span><span id="t1e_3558" class="t s8_3558">Contains state of the EBP register at the time of the machine-check error. </span>
<span id="t1f_3558" class="t s8_3558">IA32_MCG_ESP </span><span id="t1g_3558" class="t s8_3558">187H </span><span id="t1h_3558" class="t s8_3558">Contains state of the ESP register at the time of the machine-check error. </span>
<span id="t1i_3558" class="t s8_3558">IA32_MCG_EFLAGS </span><span id="t1j_3558" class="t s8_3558">188H </span><span id="t1k_3558" class="t s8_3558">Contains state of the EFLAGS register at the time of the machine-check error. </span>
<span id="t1l_3558" class="t s8_3558">IA32_MCG_EIP </span><span id="t1m_3558" class="t s8_3558">189H </span><span id="t1n_3558" class="t s8_3558">Contains state of the EIP register at the time of the machine-check error. </span>
<span id="t1o_3558" class="t s8_3558">IA32_MCG_MISC </span><span id="t1p_3558" class="t s8_3558">18AH </span><span id="t1q_3558" class="t s8_3558">When set, indicates that a page assist or page fault occurred during DS normal </span>
<span id="t1r_3558" class="t s8_3558">operation. </span>
<span id="t1s_3558" class="t s6_3558">Table 16-6. </span><span id="t1t_3558" class="t s6_3558">Extended Machine Check State MSRs In Processors With Support for Intel® 64 Architecture </span>
<span id="t1u_3558" class="t s7_3558">MSR </span><span id="t1v_3558" class="t s7_3558">Address </span><span id="t1w_3558" class="t s7_3558">Description </span>
<span id="t1x_3558" class="t s8_3558">IA32_MCG_RAX </span><span id="t1y_3558" class="t s8_3558">180H </span><span id="t1z_3558" class="t s8_3558">Contains state of the RAX register at the time of the machine-check error. </span>
<span id="t20_3558" class="t s8_3558">IA32_MCG_RBX </span><span id="t21_3558" class="t s8_3558">181H </span><span id="t22_3558" class="t s8_3558">Contains state of the RBX register at the time of the machine-check error. </span>
<span id="t23_3558" class="t s8_3558">IA32_MCG_RCX </span><span id="t24_3558" class="t s8_3558">182H </span><span id="t25_3558" class="t s8_3558">Contains state of the RCX register at the time of the machine-check error. </span>
<span id="t26_3558" class="t s8_3558">IA32_MCG_RDX </span><span id="t27_3558" class="t s8_3558">183H </span><span id="t28_3558" class="t s8_3558">Contains state of the RDX register at the time of the machine-check error. </span>
<span id="t29_3558" class="t s8_3558">IA32_MCG_RSI </span><span id="t2a_3558" class="t s8_3558">184H </span><span id="t2b_3558" class="t s8_3558">Contains state of the RSI register at the time of the machine-check error. </span>
<span id="t2c_3558" class="t s8_3558">IA32_MCG_RDI </span><span id="t2d_3558" class="t s8_3558">185H </span><span id="t2e_3558" class="t s8_3558">Contains state of the RDI register at the time of the machine-check error. </span>
<span id="t2f_3558" class="t s8_3558">IA32_MCG_RBP </span><span id="t2g_3558" class="t s8_3558">186H </span><span id="t2h_3558" class="t s8_3558">Contains state of the RBP register at the time of the machine-check error. </span>
<span id="t2i_3558" class="t s8_3558">IA32_MCG_RSP </span><span id="t2j_3558" class="t s8_3558">187H </span><span id="t2k_3558" class="t s8_3558">Contains state of the RSP register at the time of the machine-check error. </span>
<span id="t2l_3558" class="t s8_3558">IA32_MCG_RFLAGS </span><span id="t2m_3558" class="t s8_3558">188H </span><span id="t2n_3558" class="t s8_3558">Contains state of the RFLAGS register at the time of the machine-check error. </span>
<span id="t2o_3558" class="t s8_3558">IA32_MCG_RIP </span><span id="t2p_3558" class="t s8_3558">189H </span><span id="t2q_3558" class="t s8_3558">Contains state of the RIP register at the time of the machine-check error. </span>
<span id="t2r_3558" class="t s8_3558">IA32_MCG_MISC </span><span id="t2s_3558" class="t s8_3558">18AH </span><span id="t2t_3558" class="t s8_3558">When set, indicates that a page assist or page fault occurred during DS normal </span>
<span id="t2u_3558" class="t s8_3558">operation. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
