#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Dec 28 20:22:57 2014
# Process ID: 4156
# Log file: D:/linan_game6/linan_game/vivado.log
# Journal file: D:/linan_game6/linan_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\linan_game6\linan_game\project_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
import_files -norecurse {D:/lab08_131220149张志祥/myclock/clock.srcs/sources_1/new/count_time.v D:/lab08_131220149张志祥/myclock/clock.srcs/sources_1/new/x7seg.v D:/lab08_131220149张志祥/myclock/clock.srcs/sources_1/new/modcnt.v D:/lab08_131220149张志祥/myclock/clock.srcs/sources_1/new/clock_top.v}
update_compile_order -fileset sources_1
close [ open D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v w ]
add_files D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v
update_compile_order -fileset sources_1
file delete -force D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v
remove_files D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v
close [ open D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v w ]
add_files D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:37]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Sun Dec 28 20:47:58 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'u0/u0'
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/linan_game6/linan_game/.Xil/Vivado-4156-stu49c8ca/dcp_2/dcm_25m.edf:297]
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1626.836 ; gain = 410.965
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'u0/u0/inst'
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'u0/u0/inst'
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'u0/u0/inst'
Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1748.828 ; gain = 770.379
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Sun Dec 28 20:53:09 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/linan_game6/linan_game/.Xil/Vivado-4156-stu49c8ca/dcp_2/dcm_25m.edf:297]
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1829.406 ; gain = 13.191
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:35]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance init_IBUF_inst can not be placed in INBUF_EN of site IOB_X1Y50 because the bel is occupied by IBUF_1. This could be caused by bel constraint conflict [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:80]
Finished Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1829.406 ; gain = 13.191
open_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:26]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Sun Dec 28 21:20:53 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-491] No black box instances found for design checkpoint 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'.
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'dcm_25m'. The XDC file d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'dcm_25m'. The XDC file d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc will not be read for any cell of this module.
Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'clrn'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'clrn'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'down1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'left1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'left1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'down1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'right1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'right1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'up1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'up1'. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:54]
Finished Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:23:09 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:23:09 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1885.113 ; gain = 0.000
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.328 ; gain = 88.215
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:28:45 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:28:45 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:31:47 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:31:48 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:33:41 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:33:41 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 1.801
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:41:47 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:41:47 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:51:24 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:51:24 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 21:57:10 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 21:57:10 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:02:13 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 22:02:13 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:11:48 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 22:11:48 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:13:49 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 22:13:49 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:15:13 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 22:15:13 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Sun Dec 28 22:24:04 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/linan_game6/linan_game/.Xil/Vivado-4156-stu49c8ca/dcp_2/dcm_25m.edf:297]
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1975.129 ; gain = 0.000
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [d:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [D:/linan_game6/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/linan_game6/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1975.129 ; gain = 0.000
startgroup
set_property package_pin T8 [get_ports time_flag]
endgroup
set_property is_loc_fixed false [get_ports [list  time_flag]]
set_property iostandard LVCMOS33 [get_ports [list time_flag]]
set_property is_loc_fixed true [get_ports [list  time_flag]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1975.129 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:26:24 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file D:/linan_game6/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.129 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:38:22 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/linan_game6/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/linan_game6/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Sun Dec 28 22:40:37 2014] Launched synth_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/synth_1/runme.log
[Sun Dec 28 22:40:37 2014] Launched impl_1...
Run output will be captured here: D:/linan_game6/linan_game/project_2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 22:48:25 2014...
