<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 43</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:8px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page43-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a043.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;2-13</p>
<p style="position:absolute;top:47px;left:611px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:644px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:655px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32 ARCHITECTURES</p>
<p style="position:absolute;top:99px;left:69px;white-space:nowrap" class="ft03">2.2.3.2&#160;&#160;</p>
<p style="position:absolute;top:99px;left:153px;white-space:nowrap" class="ft03">Execution&#160;Core&#160;</p>
<p style="position:absolute;top:127px;left:69px;white-space:nowrap" class="ft09">The execution&#160;core of&#160;the Intel&#160;Core&#160;microarchitecture is&#160;superscalar&#160;and&#160;can&#160;process instructions out of order to&#160;<br/>increase the&#160;overall rate&#160;of instructions executed per cycle (IPC).&#160;The execution core&#160;employs the following&#160;feature&#160;<br/>to&#160;improve&#160;execution&#160;throughput&#160;and&#160;efficiency:</p>
<p style="position:absolute;top:182px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:183px;left:95px;white-space:nowrap" class="ft04">Up&#160;to six micro-ops&#160;can be&#160;dispatched&#160;to execute per cycle</p>
<p style="position:absolute;top:205px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:205px;left:95px;white-space:nowrap" class="ft04">Up to&#160;four&#160;instructions&#160;can&#160;be&#160;retired per cycle</p>
<p style="position:absolute;top:227px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:228px;left:95px;white-space:nowrap" class="ft04">Three&#160;full arithmetic&#160;logical&#160;units</p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:250px;left:95px;white-space:nowrap" class="ft04">SIMD&#160;instructions&#160;can be dispatched through three&#160;issue&#160;ports</p>
<p style="position:absolute;top:272px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:273px;left:95px;white-space:nowrap" class="ft04">Most SIMD instructions have&#160;1-cycle throughput&#160;(including 128-bit SIMD&#160;instructions)</p>
<p style="position:absolute;top:295px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:295px;left:95px;white-space:nowrap" class="ft04">Up to&#160;eight floating-point&#160;operation per cycle</p>
<p style="position:absolute;top:317px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:318px;left:95px;white-space:nowrap" class="ft04">Many long-latency&#160;computation operation are&#160;pipelined&#160;in hardware to&#160;increase overall&#160;throughput</p>
<p style="position:absolute;top:340px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:340px;left:95px;white-space:nowrap" class="ft04">Reduced exposure&#160;to data access delays&#160;using Intel&#160;Smart&#160;Memory Access</p>
<p style="position:absolute;top:391px;left:69px;white-space:nowrap" class="ft06">2.2.4 Intel</p>
<p style="position:absolute;top:393px;left:186px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:391px;left:196px;white-space:nowrap" class="ft06">&#160;Atom</p>
<p style="position:absolute;top:393px;left:243px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:391px;left:260px;white-space:nowrap" class="ft06">Microarchitecture</p>
<p style="position:absolute;top:421px;left:69px;white-space:nowrap" class="ft09">Intel&#160;Atom microarchitecture&#160;maximizes power-efficient performance&#160;for single-threaded and&#160;multi-threaded&#160;<br/>workloads by providing:</p>
<p style="position:absolute;top:460px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:460px;left:95px;white-space:nowrap" class="ft010"><b>Advanced&#160;Micro-Ops&#160;Execution</b>&#160;<br/>—&#160;Single-micro-op instruction execution from decode to&#160;retirement, including instructions with register-only,&#160;</p>
<p style="position:absolute;top:501px;left:120px;white-space:nowrap" class="ft04">load,&#160;and store&#160;semantics.</p>
<p style="position:absolute;top:525px;left:95px;white-space:nowrap" class="ft010">—&#160;Sixteen-stage, in-order pipeline&#160;optimized&#160;for throughput and reduced&#160;power consumption.<br/>—&#160;Dual pipelines&#160;to enable&#160;decode,&#160;issue, execution&#160;and retirement of two instructions per cycle.<br/>—&#160;Advanced&#160;stack pointer to improve efficiency&#160;of&#160;executing&#160;function entry/returns.</p>
<p style="position:absolute;top:595px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:595px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:593px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:595px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Smart&#160;Cache</b></p>
<p style="position:absolute;top:619px;left:95px;white-space:nowrap" class="ft010">—&#160;Second level&#160;cache is&#160;512 KB and&#160;8-way&#160;associativity.<br/>—&#160;Optimized&#160;for multi-threaded&#160;and single-threaded execution&#160;environments<br/>—&#160;256 bit internal&#160;data path between L2 and L1&#160;data cache&#160;improves&#160;high&#160;bandwidth.</p>
<p style="position:absolute;top:689px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:690px;left:95px;white-space:nowrap" class="ft012"><b>Efficient Memory Access<br/></b>—&#160;Efficient hardware prefetchers to L1&#160;and L2, speculatively&#160;loading data&#160;likely to be&#160;requested by processor&#160;</p>
<p style="position:absolute;top:730px;left:120px;white-space:nowrap" class="ft04">to reduce&#160;cache miss&#160;impact.</p>
<p style="position:absolute;top:752px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:753px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:750px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:753px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Digital Media Boost</b></p>
<p style="position:absolute;top:777px;left:95px;white-space:nowrap" class="ft011">—&#160;Two&#160;issue ports&#160;for&#160;dispatching SIMD instructions to&#160;execution units.<br/>—&#160;Single-cycle&#160;throughput&#160;for most 128-bit&#160;integer SIMD&#160;instructions<br/>—&#160;Up&#160;to six&#160;floating-point operations per cycle<br/>—&#160;Up to&#160;two&#160;128-bit SIMD integer operations&#160;per&#160;cycle<br/>—&#160;Safe&#160;Instruction Recognition (SIR) to&#160;allow&#160;long-latency&#160;floating-point operations&#160;to retire out of order with&#160;</p>
<p style="position:absolute;top:889px;left:120px;white-space:nowrap" class="ft04">respect&#160;to integer instructions.</p>
<p style="position:absolute;top:940px;left:69px;white-space:nowrap" class="ft06">2.2.5 Intel</p>
<p style="position:absolute;top:942px;left:186px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:940px;left:196px;white-space:nowrap" class="ft06">&#160;Microarchitecture&#160;Code Name Nehalem</p>
<p style="position:absolute;top:970px;left:69px;white-space:nowrap" class="ft09">Intel microarchitecture&#160;code name&#160;Nehalem provides&#160;the foundation for&#160;many&#160;innovative&#160;features of Intel&#160;Core&#160;i7&#160;<br/>processors.&#160;It builds on&#160;the success&#160;of 45 nm&#160;Intel&#160;Core&#160;microarchitecture and&#160;provides&#160;the following feature&#160;<br/>enhancements:</p>
<p style="position:absolute;top:1025px;left:69px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:1026px;left:95px;white-space:nowrap" class="ft012"><b>Enhanced processor&#160;core<br/></b>—&#160;Improved branch prediction and&#160;recovery&#160;from&#160;misprediction.</p>
</div>
</body>
</html>
