Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb_isim_beh.exe" -prj "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb_beh.prj" "work.main_reduced_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/multiplier_18x18.v" into library work
Analyzing Verilog file "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/DAC_modified.v" into library work
Analyzing Verilog file "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced.v" into library work
Analyzing Verilog file "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced.v" Line 110: Target <DAC_SYNC> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced.v" Line 111: Target <DAC_SCLK> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced.v" Line 112: Target <DAC_DIN> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 75: Size mismatch in connection of port <DAC_edge_type>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb.v" Line 93: Size mismatch in connection of port <fsm_window_state>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module VCC
Compiling module GND
Compiling module DSP48A1(A1REG=0,B1REG=0,CARRYINR...
Compiling module multiplier_18x18
Compiling module DAC_modified
Compiling module main_reduced
Compiling module main_reduced_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable C:/Users/BuccelliLab/Documents/GitHub/intan-dac-debug/HPF_tests/main_reduced_tb_isim_beh.exe
Fuse Memory Usage: 44820 KB
Fuse CPU Usage: 716 ms
