{ "UNDOCUMENTED_SA2_TFRSI":
	{
		"!anonymous": false,
		"!fields": 
		[
			"SoftFail",
			"Inst"
		],
		"!name": "UNDOCUMENTED_SA2_TFRSI",
		"!superclasses": 
		[
			"InstructionEncoding",
			"Instruction",
			"InstHexagon",
			"HInst",
			"OpcodeHexagon",
			"Enc_5e87ce",
			"PredRel",
			"PredNewRel",
			"ImmRegRel"
		],
		"AddedComplexity": 0,
		"AsmMatchConverter": "",
		"AsmString": "$Rd32 = #$Ii",
		"AsmVariantName": "",
		"BaseOpcode": "SA2_tfrsi",
		"CVINew": 0,
		"CextOpcode": "SA2_tfr",
		"CodeSize": 0,
		"Constraints": "",
		"DecoderMethod": "",
		"DecoderNamespace": "SUBINSN_A",
		"Defs": [],
		"DisableEncoding": "",
		"EncodingInfos": null,
		"FastISelShouldIgnore": 0,
		"IClass": 
		[
			0,
			0,
			0,
			0
		],
		"Ii": 
		[
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null
		],
		"InOperandList": {
			"args": 
			[
				[
					{
						"def": "u6_0Imm",
						"kind": "def",
						"printable": "u6_0Imm"
					},
					"Ii"
				]
			],
			"kind": "dag",
			"operator": {
				"def": "ins",
				"kind": "def",
				"printable": "ins"
			},
			"printable": "(ins u6_0Imm:$Ii)"
		},
		"InputType": "imm",
		"Inst": 
		[
			{
				"index": 0,
				"kind": "varbit",
				"printable": "Rd32{0}",
				"var": "Rd32"
			},
			{
				"index": 1,
				"kind": "varbit",
				"printable": "Rd32{1}",
				"var": "Rd32"
			},
			{
				"index": 2,
				"kind": "varbit",
				"printable": "Rd32{2}",
				"var": "Rd32"
			},
			{
				"index": 3,
				"kind": "varbit",
				"printable": "Rd32{3}",
				"var": "Rd32"
			},
			{
				"index": 0,
				"kind": "varbit",
				"printable": "Ii{0}",
				"var": "Ii"
			},
			{
				"index": 1,
				"kind": "varbit",
				"printable": "Ii{1}",
				"var": "Ii"
			},
			{
				"index": 2,
				"kind": "varbit",
				"printable": "Ii{2}",
				"var": "Ii"
			},
			{
				"index": 3,
				"kind": "varbit",
				"printable": "Ii{3}",
				"var": "Ii"
			},
			{
				"index": 4,
				"kind": "varbit",
				"printable": "Ii{4}",
				"var": "Ii"
			},
			{
				"index": 5,
				"kind": "varbit",
				"printable": "Ii{5}",
				"var": "Ii"
			},
			0,
			1,
			0,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			null,
			0,
			0,
			0,
			0
		],
		"Itinerary": {
			"def": "tc_c57d9f39",
			"kind": "def",
			"printable": "tc_c57d9f39"
		},
		"NValueST": "false",
		"Namespace": "Hexagon",
		"OutOperandList": {
			"args": 
			[
				[
					{
						"def": "GeneralSubRegs",
						"kind": "def",
						"printable": "GeneralSubRegs"
					},
					"Rd32"
				]
			],
			"kind": "dag",
			"operator": {
				"def": "outs",
				"kind": "def",
				"printable": "outs"
			},
			"printable": "(outs GeneralSubRegs:$Rd32)"
		},
		"PNewValue": "",
		"Pattern": [],
		"PostEncoderMethod": "",
		"PredSense": "",
		"Predicates": [],
		"Rd32": 
		[
			null,
			null,
			null,
			null,
			null
		],
		"SchedRW": null,
		"Size": 4,
		"SoftFail": 
		[
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0
		],
		"TSFlags": 
		[
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			1,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			1,
			0,
			1,
			0,
			0,
			1,
			0,
			0,
			0,
			0,
			1,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0,
			0
		],
		"TwoOperandAliasConstraint": "",
		"Type": {
			"def": "TypeSUBINSN",
			"kind": "def",
			"printable": "TypeSUBINSN"
		},
		"UseLogicalOperandMappings": 0,
		"UseNamedOperandTable": 0,
		"Uses": [],
		"accessSize": {
			"def": "NoMemAccess",
			"kind": "def",
			"printable": "NoMemAccess"
		},
		"addrMode": {
			"def": "NoAddrMode",
			"kind": "def",
			"printable": "NoAddrMode"
		},
		"canFoldAsLoad": 0,
		"cofMax1": 0,
		"cofRelax1": 0,
		"cofRelax2": 0,
		"hasCompleteDecoder": 1,
		"hasCtrlDep": 0,
		"hasDelaySlot": 0,
		"hasExtraDefRegAllocReq": 0,
		"hasExtraSrcRegAllocReq": 0,
		"hasNewValue": 
		[
			1
		],
		"hasNewValue2": 
		[
			0
		],
		"hasNoSchedulingInfo": 0,
		"hasPostISelHook": 0,
		"hasSideEffects": 0,
		"hasTmpDst": 
		[
			0
		],
		"isAccumulator": 
		[
			0
		],
		"isAdd": 0,
		"isAsCheapAsAMove": 1,
		"isAsmParserOnly": 0,
		"isAuthenticated": 0,
		"isBarrier": 0,
		"isBitcast": 0,
		"isBrTaken": "false",
		"isBranch": 0,
		"isCVI": 0,
		"isCVLoad": 
		[
			0
		],
		"isCVLoadable": 
		[
			0
		],
		"isCall": 0,
		"isCodeGenOnly": 0,
		"isCommutable": 0,
		"isCompare": 0,
		"isConvergent": 0,
		"isConvertibleToThreeAddress": 0,
		"isEHScopeReturn": 0,
		"isExtendable": 
		[
			0
		],
		"isExtended": 
		[
			0
		],
		"isExtentSigned": 
		[
			0
		],
		"isExtractSubreg": 0,
		"isFP": 
		[
			0
		],
		"isFloat": "false",
		"isIndirectBranch": 0,
		"isInsertSubreg": 0,
		"isMoveImm": 1,
		"isMoveReg": 0,
		"isNT": "false",
		"isNVStorable": 
		[
			0
		],
		"isNVStore": 
		[
			0
		],
		"isNewValue": 
		[
			0
		],
		"isNonTemporal": 0,
		"isNotDuplicable": 0,
		"isPreISelOpcode": 0,
		"isPredicable": 1,
		"isPredicateLate": 
		[
			0
		],
		"isPredicated": 
		[
			0
		],
		"isPredicatedFalse": 
		[
			0
		],
		"isPredicatedNew": 
		[
			0
		],
		"isPseudo": 0,
		"isReMaterializable": 1,
		"isRegSequence": 0,
		"isRestrictNoSlot1Store": 0,
		"isRestrictSlot1AOK": 
		[
			0
		],
		"isReturn": 0,
		"isSelect": 0,
		"isSolo": 
		[
			0
		],
		"isSoloAX": 
		[
			0
		],
		"isSomeOK": 
		[
			0
		],
		"isTaken": 
		[
			0
		],
		"isTerminator": 0,
		"isTrap": 0,
		"isUnpredicable": 0,
		"mayLoad": null,
		"mayRaiseFPException": 0,
		"mayStore": null,
		"opExtendable": 
		[
			0,
			0,
			0
		],
		"opExtentAlign": 
		[
			0,
			0
		],
		"opExtentBits": 
		[
			0,
			0,
			0,
			0,
			1
		],
		"opNewValue": 
		[
			0,
			0,
			0
		],
		"opNewValue2": 
		[
			0,
			0,
			0
		],
		"prefersSlot3": 
		[
			0
		],
		"usesCustomInserter": 0,
		"variadicOpsAreDefs": 0,
		"zero": 
		[
			0
		]
	}
}