proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0, uint64 a5_0, uint64 a6_0, uint64 a7_0, uint64 a8_0, uint64 b0_0, uint64 b1_0, uint64 b2_0, uint64 b3_0, uint64 b4_0, uint64 b5_0, uint64 b6_0, uint64 b7_0, uint64 b8_0) =
{ true && and [a0_0 <u 4611686018427387904@64, a1_0 <u 4611686018427387904@64, a2_0 <u 4611686018427387904@64, a3_0 <u 4611686018427387904@64, a4_0 <u 4611686018427387904@64, a5_0 <u 4611686018427387904@64, a6_0 <u 4611686018427387904@64, a7_0 <u 4611686018427387904@64, a8_0 <u 4611686018427387904@64, b0_0 <u 576460752303439872@64, b1_0 <u 576460752303439872@64, b2_0 <u 576460752303439872@64, b3_0 <u 576460752303439872@64, b4_0 <u 576460752303439872@64, b5_0 <u 576460752303439872@64, b6_0 <u 576460752303439872@64, b7_0 <u 576460752303439872@64, b8_0 <u 576460752303439872@64] }
mov in39_0_1 b0_0;
mov in39_8_1 b1_0;
mov in39_16_1 b2_0;
mov in39_24_1 b3_0;
mov in39_32_1 b4_0;
mov in39_40_1 b5_0;
mov in39_48_1 b6_0;
mov in39_56_1 b7_0;
mov in39_64_1 b8_0;
mov out38_0_1 a0_0;
mov out38_8_1 a1_0;
mov out38_16_1 a2_0;
mov out38_24_1 a3_0;
mov out38_32_1 a4_0;
mov out38_40_1 a5_0;
mov out38_48_1 a6_0;
mov out38_56_1 a7_0;
mov out38_64_1 a8_0;
mov v1_1 out38_0_1;
mov v2_1 in39_0_1;
subb carry_1 v3_1 v1_1 v2_1;
adds carry1_1 v4_1 v3_1 4611686018427387872@uint64;
assume carry_1 = carry1_1 && true;
mov out38_0_2 v4_1;
mov v5_1 out38_8_1;
mov v6_1 in39_8_1;
subb carry_2 v7_1 v5_1 v6_1;
adds carry1_2 v8_1 v7_1 4611686018427387888@uint64;
assume carry_2 = carry1_2 && true;
mov out38_8_2 v8_1;
mov v9_1 out38_16_1;
mov v10_1 in39_16_1;
subb carry_3 v11_1 v9_1 v10_1;
adds carry1_3 v12_1 v11_1 4611686018427387888@uint64;
assume carry_3 = carry1_3 && true;
mov out38_16_2 v12_1;
mov v13_1 out38_24_1;
mov v14_1 in39_24_1;
subb carry_4 v15_1 v13_1 v14_1;
adds carry1_4 v16_1 v15_1 4611686018427387888@uint64;
assume carry_4 = carry1_4 && true;
mov out38_24_2 v16_1;
mov v17_1 out38_32_1;
mov v18_1 in39_32_1;
subb carry_5 v19_1 v17_1 v18_1;
adds carry1_5 v20_1 v19_1 4611686018427387888@uint64;
assume carry_5 = carry1_5 && true;
mov out38_32_2 v20_1;
mov v21_1 out38_40_1;
mov v22_1 in39_40_1;
subb carry_6 v23_1 v21_1 v22_1;
adds carry1_6 v24_1 v23_1 4611686018427387888@uint64;
assume carry_6 = carry1_6 && true;
mov out38_40_2 v24_1;
mov v25_1 out38_48_1;
mov v26_1 in39_48_1;
subb carry_7 v27_1 v25_1 v26_1;
adds carry1_7 v28_1 v27_1 4611686018427387888@uint64;
assume carry_7 = carry1_7 && true;
mov out38_48_2 v28_1;
mov v29_1 out38_56_1;
mov v30_1 in39_56_1;
subb carry_8 v31_1 v29_1 v30_1;
adds carry1_8 v32_1 v31_1 4611686018427387888@uint64;
assume carry_8 = carry1_8 && true;
mov out38_56_2 v32_1;
mov v33_1 out38_64_1;
mov v34_1 in39_64_1;
subb carry_9 v35_1 v33_1 v34_1;
adds carry1_9 v36_1 v35_1 4611686018427387888@uint64;
assume carry_9 = carry1_9 && true;
mov out38_64_2 v36_1;
mov c0_1 out38_0_2;
mov c1_1 out38_8_2;
mov c2_1 out38_16_2;
mov c3_1 out38_24_2;
mov c4_1 out38_32_2;
mov c5_1 out38_40_2;
mov c6_1 out38_48_2;
mov c7_1 out38_56_2;
mov c8_1 out38_64_2;
{ c0_1 + (c1_1 * 288230376151711744) + (c2_1 * 83076749736557242056487941267521536) + (c3_1 * 23945242826029513411849172299223580994042798784118784) + (c4_1 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (c5_1 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (c6_1 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (c7_1 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (c8_1 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616) = a0_0 + (a1_0 * 288230376151711744) + (a2_0 * 83076749736557242056487941267521536) + (a3_0 * 23945242826029513411849172299223580994042798784118784) + (a4_0 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (a5_0 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (a6_0 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (a7_0 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (a8_0 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616) - (b0_0 + (b1_0 * 288230376151711744) + (b2_0 * 83076749736557242056487941267521536) + (b3_0 * 23945242826029513411849172299223580994042798784118784) + (b4_0 * 6901746346790563787434755862277025452451108972170386555162524223799296) + (b5_0 * 1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224) + (b6_0 * 573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656) + (b7_0 * 165263992197562149737978827008192759957101170741070304821162198818601447809077836456297302609928821211897803006255839576064) + (b8_0 * 47634102635436893179040485073748265163400240214004076398607741693502376385799646303105256699577209032590132615988260237052123652332890095616)) (mod 6864797660130609714981900799081393217269435300143305409394463459185543183397656052122559640661454554977296311391480858037121987999716643812574028291115057152 - 1) && and [carry_1 = carry1_1, carry_2 = carry1_2, carry_3 = carry1_3, carry_4 = carry1_4, carry_5 = carry1_5, carry_6 = carry1_6, carry_7 = carry1_7, carry_8 = carry1_8, carry_9 = carry1_9, c0_1 <u add (a0_0) (4611686018427387904@64), c1_1 <u add (a1_0) (4611686018427387904@64), c2_1 <u add (a2_0) (4611686018427387904@64), c3_1 <u add (a3_0) (4611686018427387904@64), c4_1 <u add (a4_0) (4611686018427387904@64), c5_1 <u add (a5_0) (4611686018427387904@64), c6_1 <u add (a6_0) (4611686018427387904@64), c7_1 <u add (a7_0) (4611686018427387904@64), c8_1 <u add (a8_0) (4611686018427387904@64)] }
