============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 16:37:41 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.325523s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (47.2%)

RUN-1004 : used memory is 273 MB, reserved memory is 245 MB, peak memory is 278 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 -phase 270 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 8.3333 -phase 270 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10024 instances
RUN-0007 : 6211 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11209 nets
RUN-1001 : 6647 nets have 2 pins
RUN-1001 : 3284 nets have [3 - 5] pins
RUN-1001 : 735 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 213 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10022 instances, 6211 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47486, tnet num: 11207, tinst num: 10022, tnode num: 57314, tedge num: 77667.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.996603s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (48.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66758e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10022.
PHY-3001 : Level 1 #clusters 1457.
PHY-3001 : End clustering;  0.108145s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 761119, overlap = 295.219
PHY-3002 : Step(2): len = 663069, overlap = 318.594
PHY-3002 : Step(3): len = 452799, overlap = 449.969
PHY-3002 : Step(4): len = 398174, overlap = 519.062
PHY-3002 : Step(5): len = 321579, overlap = 581.594
PHY-3002 : Step(6): len = 285288, overlap = 635.219
PHY-3002 : Step(7): len = 236377, overlap = 699.156
PHY-3002 : Step(8): len = 208611, overlap = 727.469
PHY-3002 : Step(9): len = 181054, overlap = 796.906
PHY-3002 : Step(10): len = 167240, overlap = 805.062
PHY-3002 : Step(11): len = 156397, overlap = 820.438
PHY-3002 : Step(12): len = 140914, overlap = 830.75
PHY-3002 : Step(13): len = 129586, overlap = 862.125
PHY-3002 : Step(14): len = 118228, overlap = 887.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.57461e-06
PHY-3002 : Step(15): len = 137120, overlap = 850.812
PHY-3002 : Step(16): len = 210396, overlap = 678.281
PHY-3002 : Step(17): len = 227478, overlap = 581.75
PHY-3002 : Step(18): len = 227433, overlap = 537.375
PHY-3002 : Step(19): len = 216587, overlap = 509.812
PHY-3002 : Step(20): len = 207699, overlap = 489.062
PHY-3002 : Step(21): len = 199202, overlap = 480.094
PHY-3002 : Step(22): len = 194221, overlap = 478.594
PHY-3002 : Step(23): len = 190356, overlap = 492.344
PHY-3002 : Step(24): len = 187404, overlap = 506.438
PHY-3002 : Step(25): len = 184055, overlap = 523.656
PHY-3002 : Step(26): len = 182455, overlap = 546.031
PHY-3002 : Step(27): len = 180152, overlap = 570.031
PHY-3002 : Step(28): len = 178313, overlap = 592.094
PHY-3002 : Step(29): len = 176003, overlap = 607.688
PHY-3002 : Step(30): len = 174831, overlap = 615.938
PHY-3002 : Step(31): len = 173776, overlap = 603.281
PHY-3002 : Step(32): len = 173064, overlap = 589.812
PHY-3002 : Step(33): len = 171699, overlap = 582.688
PHY-3002 : Step(34): len = 171352, overlap = 596.875
PHY-3002 : Step(35): len = 171222, overlap = 601.188
PHY-3002 : Step(36): len = 171182, overlap = 602.219
PHY-3002 : Step(37): len = 170578, overlap = 599.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.14922e-06
PHY-3002 : Step(38): len = 178579, overlap = 588.438
PHY-3002 : Step(39): len = 192153, overlap = 575.688
PHY-3002 : Step(40): len = 198470, overlap = 577.5
PHY-3002 : Step(41): len = 201260, overlap = 573.406
PHY-3002 : Step(42): len = 200781, overlap = 572
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.02984e-05
PHY-3002 : Step(43): len = 211461, overlap = 519.438
PHY-3002 : Step(44): len = 229695, overlap = 466.5
PHY-3002 : Step(45): len = 241328, overlap = 411.5
PHY-3002 : Step(46): len = 246722, overlap = 402.375
PHY-3002 : Step(47): len = 248299, overlap = 399.938
PHY-3002 : Step(48): len = 249167, overlap = 392.844
PHY-3002 : Step(49): len = 249638, overlap = 387.469
PHY-3002 : Step(50): len = 249020, overlap = 396.469
PHY-3002 : Step(51): len = 247677, overlap = 392.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.05969e-05
PHY-3002 : Step(52): len = 261494, overlap = 362.156
PHY-3002 : Step(53): len = 276402, overlap = 335.906
PHY-3002 : Step(54): len = 283792, overlap = 308.562
PHY-3002 : Step(55): len = 288036, overlap = 299.938
PHY-3002 : Step(56): len = 288965, overlap = 309.219
PHY-3002 : Step(57): len = 290157, overlap = 304.344
PHY-3002 : Step(58): len = 289919, overlap = 290.781
PHY-3002 : Step(59): len = 290031, overlap = 296.25
PHY-3002 : Step(60): len = 288944, overlap = 319.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.11937e-05
PHY-3002 : Step(61): len = 304382, overlap = 273.844
PHY-3002 : Step(62): len = 321620, overlap = 250.656
PHY-3002 : Step(63): len = 330064, overlap = 227.625
PHY-3002 : Step(64): len = 333423, overlap = 210.344
PHY-3002 : Step(65): len = 335720, overlap = 184.781
PHY-3002 : Step(66): len = 338376, overlap = 176.844
PHY-3002 : Step(67): len = 338058, overlap = 178.156
PHY-3002 : Step(68): len = 338692, overlap = 173.656
PHY-3002 : Step(69): len = 339050, overlap = 170.344
PHY-3002 : Step(70): len = 339429, overlap = 165.219
PHY-3002 : Step(71): len = 338345, overlap = 160.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.23875e-05
PHY-3002 : Step(72): len = 352230, overlap = 158.906
PHY-3002 : Step(73): len = 363491, overlap = 148.938
PHY-3002 : Step(74): len = 366137, overlap = 143.188
PHY-3002 : Step(75): len = 369179, overlap = 146.781
PHY-3002 : Step(76): len = 373326, overlap = 140.469
PHY-3002 : Step(77): len = 375813, overlap = 140.469
PHY-3002 : Step(78): len = 374670, overlap = 141.344
PHY-3002 : Step(79): len = 373930, overlap = 149.094
PHY-3002 : Step(80): len = 373753, overlap = 136.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000164775
PHY-3002 : Step(81): len = 384815, overlap = 129.188
PHY-3002 : Step(82): len = 392568, overlap = 122.375
PHY-3002 : Step(83): len = 393458, overlap = 110.938
PHY-3002 : Step(84): len = 395073, overlap = 104.5
PHY-3002 : Step(85): len = 398565, overlap = 107.562
PHY-3002 : Step(86): len = 401782, overlap = 109.812
PHY-3002 : Step(87): len = 400663, overlap = 113.406
PHY-3002 : Step(88): len = 401178, overlap = 111.5
PHY-3002 : Step(89): len = 403038, overlap = 108.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00032955
PHY-3002 : Step(90): len = 410605, overlap = 103.594
PHY-3002 : Step(91): len = 416404, overlap = 101.031
PHY-3002 : Step(92): len = 417004, overlap = 99.9688
PHY-3002 : Step(93): len = 418214, overlap = 97.125
PHY-3002 : Step(94): len = 421837, overlap = 92.5625
PHY-3002 : Step(95): len = 424756, overlap = 93.4375
PHY-3002 : Step(96): len = 424287, overlap = 93.7188
PHY-3002 : Step(97): len = 426074, overlap = 79.9062
PHY-3002 : Step(98): len = 429244, overlap = 88.5312
PHY-3002 : Step(99): len = 430855, overlap = 85.0312
PHY-3002 : Step(100): len = 428617, overlap = 72.1875
PHY-3002 : Step(101): len = 428199, overlap = 70.3125
PHY-3002 : Step(102): len = 431420, overlap = 75.3438
PHY-3002 : Step(103): len = 432755, overlap = 79.2812
PHY-3002 : Step(104): len = 429581, overlap = 86.375
PHY-3002 : Step(105): len = 428993, overlap = 87.9375
PHY-3002 : Step(106): len = 430491, overlap = 91.8438
PHY-3002 : Step(107): len = 430903, overlap = 93.6562
PHY-3002 : Step(108): len = 429214, overlap = 88.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00060611
PHY-3002 : Step(109): len = 433798, overlap = 92.0312
PHY-3002 : Step(110): len = 436852, overlap = 86.4688
PHY-3002 : Step(111): len = 437121, overlap = 79.375
PHY-3002 : Step(112): len = 437702, overlap = 76.4062
PHY-3002 : Step(113): len = 439331, overlap = 77.6562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00118509
PHY-3002 : Step(114): len = 443969, overlap = 72.875
PHY-3002 : Step(115): len = 447223, overlap = 73.1562
PHY-3002 : Step(116): len = 446998, overlap = 70.4062
PHY-3002 : Step(117): len = 447496, overlap = 72.0312
PHY-3002 : Step(118): len = 450336, overlap = 70.625
PHY-3002 : Step(119): len = 453555, overlap = 75.625
PHY-3002 : Step(120): len = 454032, overlap = 76.25
PHY-3002 : Step(121): len = 455127, overlap = 73.7188
PHY-3002 : Step(122): len = 457227, overlap = 76.6562
PHY-3002 : Step(123): len = 459148, overlap = 76.4688
PHY-3002 : Step(124): len = 459866, overlap = 81.9688
PHY-3002 : Step(125): len = 462016, overlap = 74.875
PHY-3002 : Step(126): len = 464708, overlap = 68.2812
PHY-3002 : Step(127): len = 466123, overlap = 67.8438
PHY-3002 : Step(128): len = 466190, overlap = 70.9375
PHY-3002 : Step(129): len = 466428, overlap = 62.2188
PHY-3002 : Step(130): len = 467288, overlap = 58.75
PHY-3002 : Step(131): len = 467364, overlap = 58.1875
PHY-3002 : Step(132): len = 467449, overlap = 58.875
PHY-3002 : Step(133): len = 467480, overlap = 58.625
PHY-3002 : Step(134): len = 467128, overlap = 56.625
PHY-3002 : Step(135): len = 466759, overlap = 57.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00211185
PHY-3002 : Step(136): len = 468544, overlap = 57.1875
PHY-3002 : Step(137): len = 469882, overlap = 57.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00362701
PHY-3002 : Step(138): len = 470263, overlap = 57.375
PHY-3002 : Step(139): len = 471800, overlap = 53.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11209.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601864, over cnt = 1321(3%), over = 7123, worst = 48
PHY-1001 : End global iterations;  0.315537s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 85.60, top5 = 61.08, top10 = 51.23, top15 = 44.95.
PHY-3001 : End congestion estimation;  0.426591s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (14.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407932s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161954
PHY-3002 : Step(140): len = 511606, overlap = 16.6562
PHY-3002 : Step(141): len = 513895, overlap = 11.5938
PHY-3002 : Step(142): len = 508825, overlap = 10.375
PHY-3002 : Step(143): len = 506384, overlap = 8.1875
PHY-3002 : Step(144): len = 508266, overlap = 7.9375
PHY-3002 : Step(145): len = 507786, overlap = 7.5625
PHY-3002 : Step(146): len = 506757, overlap = 4.9375
PHY-3002 : Step(147): len = 507637, overlap = 4
PHY-3002 : Step(148): len = 503473, overlap = 3.4375
PHY-3002 : Step(149): len = 500353, overlap = 2.75
PHY-3002 : Step(150): len = 496940, overlap = 2.75
PHY-3002 : Step(151): len = 494215, overlap = 2.8125
PHY-3002 : Step(152): len = 491391, overlap = 3.0625
PHY-3002 : Step(153): len = 489424, overlap = 3.625
PHY-3002 : Step(154): len = 487807, overlap = 5.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 91/11209.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590256, over cnt = 1749(4%), over = 6607, worst = 76
PHY-1001 : End global iterations;  0.435258s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.9%)

PHY-1001 : Congestion index: top1 = 69.91, top5 = 53.41, top10 = 46.19, top15 = 42.12.
PHY-3001 : End congestion estimation;  0.553848s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.412973s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151255
PHY-3002 : Step(155): len = 488086, overlap = 77.5312
PHY-3002 : Step(156): len = 490992, overlap = 59.5625
PHY-3002 : Step(157): len = 487497, overlap = 58.0938
PHY-3002 : Step(158): len = 486294, overlap = 57.9688
PHY-3002 : Step(159): len = 485114, overlap = 54.125
PHY-3002 : Step(160): len = 482397, overlap = 45.9688
PHY-3002 : Step(161): len = 481353, overlap = 40.1875
PHY-3002 : Step(162): len = 479042, overlap = 39.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000302511
PHY-3002 : Step(163): len = 479255, overlap = 40.8438
PHY-3002 : Step(164): len = 480827, overlap = 37.5312
PHY-3002 : Step(165): len = 482268, overlap = 32.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000605022
PHY-3002 : Step(166): len = 486060, overlap = 30.0312
PHY-3002 : Step(167): len = 491945, overlap = 27.5625
PHY-3002 : Step(168): len = 493891, overlap = 24.25
PHY-3002 : Step(169): len = 493969, overlap = 24.9375
PHY-3002 : Step(170): len = 494082, overlap = 25.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47486, tnet num: 11207, tinst num: 10022, tnode num: 57314, tedge num: 77667.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 228.75 peak overflow 3.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 848/11209.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602272, over cnt = 1878(5%), over = 6027, worst = 28
PHY-1001 : End global iterations;  0.449009s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.2%)

PHY-1001 : Congestion index: top1 = 57.65, top5 = 47.30, top10 = 42.39, top15 = 39.40.
PHY-1001 : End incremental global routing;  0.583837s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (56.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417018s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9913 has valid locations, 75 needs to be replaced
PHY-3001 : design contains 10090 instances, 6251 luts, 2988 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 500313
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9444/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608608, over cnt = 1878(5%), over = 6044, worst = 28
PHY-1001 : End global iterations;  0.083364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.7%)

PHY-1001 : Congestion index: top1 = 57.61, top5 = 47.42, top10 = 42.55, top15 = 39.57.
PHY-3001 : End congestion estimation;  0.228376s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (41.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47725, tnet num: 11275, tinst num: 10090, tnode num: 57637, tedge num: 78009.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.200808s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 499967, overlap = 0.1875
PHY-3002 : Step(172): len = 499803, overlap = 0.1875
PHY-3002 : Step(173): len = 499867, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9461/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607488, over cnt = 1886(5%), over = 6059, worst = 28
PHY-1001 : End global iterations;  0.073194s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.0%)

PHY-1001 : Congestion index: top1 = 57.89, top5 = 47.53, top10 = 42.61, top15 = 39.62.
PHY-3001 : End congestion estimation;  0.227990s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (68.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430638s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (58.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000657239
PHY-3002 : Step(174): len = 499807, overlap = 25.7812
PHY-3002 : Step(175): len = 500013, overlap = 25.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00131448
PHY-3002 : Step(176): len = 500018, overlap = 25.5938
PHY-3002 : Step(177): len = 500114, overlap = 25.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00262895
PHY-3002 : Step(178): len = 500277, overlap = 25.8125
PHY-3002 : Step(179): len = 500383, overlap = 25.8125
PHY-3001 : Final: Len = 500383, Over = 25.8125
PHY-3001 : End incremental placement;  2.457429s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (42.6%)

OPT-1001 : Total overflow 229.06 peak overflow 3.84
OPT-1001 : End high-fanout net optimization;  3.703021s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (45.1%)

OPT-1001 : Current memory(MB): used = 509, reserve = 492, peak = 518.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9451/11277.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607584, over cnt = 1867(5%), over = 5920, worst = 28
PHY-1002 : len = 637104, over cnt = 1022(2%), over = 2435, worst = 20
PHY-1002 : len = 651336, over cnt = 396(1%), over = 829, worst = 12
PHY-1002 : len = 658096, over cnt = 119(0%), over = 219, worst = 7
PHY-1002 : len = 659624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.688812s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (54.4%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 42.47, top10 = 39.36, top15 = 37.20.
OPT-1001 : End congestion update;  0.840886s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (53.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11275 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341371s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (73.2%)

OPT-0007 : Start: WNS -3527 TNS -591404 NUM_FEPS 432
OPT-0007 : Iter 1: improved WNS -3527 TNS -394238 NUM_FEPS 432 with 50 cells processed and 5016 slack improved
OPT-0007 : Iter 2: improved WNS -3527 TNS -394154 NUM_FEPS 432 with 8 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.203442s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 508, reserve = 490, peak = 518.
OPT-1001 : End physical optimization;  5.895810s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (50.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6251 LUT to BLE ...
SYN-4008 : Packed 6251 LUT and 1199 SEQ to BLE.
SYN-4003 : Packing 1789 remaining SEQ's ...
SYN-4005 : Packed 1313 SEQ with LUT/SLICE
SYN-4006 : 3864 single LUT's are left
SYN-4006 : 476 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6727/7894 primitive instances ...
PHY-3001 : End packing;  0.444554s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4549 instances
RUN-1001 : 2210 mslices, 2209 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10281 nets
RUN-1001 : 5440 nets have 2 pins
RUN-1001 : 3405 nets have [3 - 5] pins
RUN-1001 : 822 nets have [6 - 10] pins
RUN-1001 : 357 nets have [11 - 20] pins
RUN-1001 : 250 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4547 instances, 4419 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 510549, Over = 89.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5342/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 652104, over cnt = 1106(3%), over = 1696, worst = 11
PHY-1002 : len = 657840, over cnt = 583(1%), over = 780, worst = 7
PHY-1002 : len = 663304, over cnt = 236(0%), over = 293, worst = 5
PHY-1002 : len = 666888, over cnt = 33(0%), over = 36, worst = 2
PHY-1002 : len = 667688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.712493s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 51.19, top5 = 43.89, top10 = 40.18, top15 = 37.79.
PHY-3001 : End congestion estimation;  0.920654s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (57.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44921, tnet num: 10279, tinst num: 4547, tnode num: 52724, tedge num: 75951.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.305220s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (67.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.93011e-05
PHY-3002 : Step(180): len = 501837, overlap = 85.25
PHY-3002 : Step(181): len = 496260, overlap = 94
PHY-3002 : Step(182): len = 493494, overlap = 95
PHY-3002 : Step(183): len = 491947, overlap = 111.25
PHY-3002 : Step(184): len = 491504, overlap = 120.5
PHY-3002 : Step(185): len = 490532, overlap = 119.75
PHY-3002 : Step(186): len = 490085, overlap = 121.5
PHY-3002 : Step(187): len = 489125, overlap = 124.25
PHY-3002 : Step(188): len = 488907, overlap = 124
PHY-3002 : Step(189): len = 487447, overlap = 124.25
PHY-3002 : Step(190): len = 486316, overlap = 122
PHY-3002 : Step(191): len = 484991, overlap = 124.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138602
PHY-3002 : Step(192): len = 491061, overlap = 118.5
PHY-3002 : Step(193): len = 498050, overlap = 109.5
PHY-3002 : Step(194): len = 499639, overlap = 106.25
PHY-3002 : Step(195): len = 500937, overlap = 107.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277204
PHY-3002 : Step(196): len = 508815, overlap = 87.75
PHY-3002 : Step(197): len = 519800, overlap = 77
PHY-3002 : Step(198): len = 525003, overlap = 68.75
PHY-3002 : Step(199): len = 524418, overlap = 75.25
PHY-3002 : Step(200): len = 523340, overlap = 79.25
PHY-3002 : Step(201): len = 524029, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000524373
PHY-3002 : Step(202): len = 530433, overlap = 73.5
PHY-3002 : Step(203): len = 535588, overlap = 68
PHY-3002 : Step(204): len = 542328, overlap = 67.5
PHY-3002 : Step(205): len = 543330, overlap = 61
PHY-3002 : Step(206): len = 542357, overlap = 59.25
PHY-3002 : Step(207): len = 542451, overlap = 58
PHY-3002 : Step(208): len = 543337, overlap = 53.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00103275
PHY-3002 : Step(209): len = 548428, overlap = 50.5
PHY-3002 : Step(210): len = 550941, overlap = 51
PHY-3002 : Step(211): len = 553861, overlap = 48.25
PHY-3002 : Step(212): len = 556760, overlap = 47.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00206549
PHY-3002 : Step(213): len = 559099, overlap = 46
PHY-3002 : Step(214): len = 561563, overlap = 46.5
PHY-3002 : Step(215): len = 564809, overlap = 43.5
PHY-3002 : Step(216): len = 567730, overlap = 43
PHY-3002 : Step(217): len = 568810, overlap = 42
PHY-3002 : Step(218): len = 570544, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.054098s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.5%)

PHY-3001 : Trial Legalized: Len = 595113
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 244/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718016, over cnt = 1394(3%), over = 2420, worst = 7
PHY-1002 : len = 725976, over cnt = 850(2%), over = 1287, worst = 7
PHY-1002 : len = 737760, over cnt = 207(0%), over = 287, worst = 4
PHY-1002 : len = 739968, over cnt = 66(0%), over = 93, worst = 4
PHY-1002 : len = 740896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.980596s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (36.6%)

PHY-1001 : Congestion index: top1 = 52.20, top5 = 45.09, top10 = 41.52, top15 = 39.16.
PHY-3001 : End congestion estimation;  1.193366s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (40.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.520402s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (57.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000256645
PHY-3002 : Step(219): len = 575466, overlap = 10.5
PHY-3002 : Step(220): len = 565447, overlap = 18.75
PHY-3002 : Step(221): len = 556286, overlap = 28
PHY-3002 : Step(222): len = 550164, overlap = 37
PHY-3002 : Step(223): len = 545340, overlap = 40.5
PHY-3002 : Step(224): len = 543168, overlap = 46
PHY-3002 : Step(225): len = 541577, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00051329
PHY-3002 : Step(226): len = 546822, overlap = 46.5
PHY-3002 : Step(227): len = 549849, overlap = 43.25
PHY-3002 : Step(228): len = 551841, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00102658
PHY-3002 : Step(229): len = 555371, overlap = 38.25
PHY-3002 : Step(230): len = 560041, overlap = 35.5
PHY-3002 : Step(231): len = 564225, overlap = 34.25
PHY-3002 : Step(232): len = 563760, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011400s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 575917, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 51 instances has been re-located, deltaX = 9, deltaY = 33, maxDist = 2.
PHY-3001 : Final: Len = 577033, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44921, tnet num: 10279, tinst num: 4547, tnode num: 52724, tedge num: 75951.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2972/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709720, over cnt = 1373(3%), over = 2182, worst = 8
PHY-1002 : len = 716584, over cnt = 772(2%), over = 1083, worst = 6
PHY-1002 : len = 724272, over cnt = 279(0%), over = 370, worst = 4
PHY-1002 : len = 727448, over cnt = 63(0%), over = 80, worst = 4
PHY-1002 : len = 728208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.939190s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (38.3%)

PHY-1001 : Congestion index: top1 = 48.19, top5 = 42.95, top10 = 39.88, top15 = 37.85.
PHY-1001 : End incremental global routing;  1.156943s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (43.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437563s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.7%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4443 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 4553 instances, 4425 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 578284
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9482/10287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729336, over cnt = 30(0%), over = 34, worst = 2
PHY-1002 : len = 729416, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 729432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275010s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (56.8%)

PHY-1001 : Congestion index: top1 = 48.25, top5 = 43.08, top10 = 39.94, top15 = 37.90.
PHY-3001 : End congestion estimation;  0.478389s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (58.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44984, tnet num: 10285, tinst num: 4553, tnode num: 52805, tedge num: 76041.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.397827s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (50.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 577828, overlap = 0
PHY-3002 : Step(234): len = 577653, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9477/10287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728712, over cnt = 23(0%), over = 32, worst = 4
PHY-1002 : len = 728904, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 728944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269733s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 48.19, top5 = 43.04, top10 = 39.90, top15 = 37.85.
PHY-3001 : End congestion estimation;  0.481336s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (51.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443965s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.73759e-05
PHY-3002 : Step(235): len = 577793, overlap = 0
PHY-3002 : Step(236): len = 577793, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 577808, Over = 0
PHY-3001 : End spreading;  0.026088s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : Final: Len = 577808, Over = 0
PHY-3001 : End incremental placement;  3.077289s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (52.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.949202s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 542, reserve = 526, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9477/10287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729312, over cnt = 18(0%), over = 21, worst = 3
PHY-1002 : len = 729416, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 729448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269010s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.7%)

PHY-1001 : Congestion index: top1 = 48.19, top5 = 43.00, top10 = 39.87, top15 = 37.85.
OPT-1001 : End congestion update;  0.479464s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (61.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355386s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.2%)

OPT-0007 : Start: WNS -3761 TNS -249192 NUM_FEPS 295
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4451 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4553 instances, 4425 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 595252, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.1%)

PHY-3001 : 20 instances has been re-located, deltaX = 9, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 595364, Over = 0
PHY-3001 : End incremental legalization;  0.211720s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.9%)

OPT-0007 : Iter 1: improved WNS -3561 TNS -158975 NUM_FEPS 282 with 177 cells processed and 37944 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4451 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4553 instances, 4425 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 600244, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 7, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 600176, Over = 0
PHY-3001 : End incremental legalization;  0.201157s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.6%)

OPT-0007 : Iter 2: improved WNS -3561 TNS -148514 NUM_FEPS 274 with 64 cells processed and 9250 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4451 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4553 instances, 4425 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 601778, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.8%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 2.
PHY-3001 : Final: Len = 601902, Over = 0
PHY-3001 : End incremental legalization;  0.199577s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.6%)

OPT-0007 : Iter 3: improved WNS -3561 TNS -149515 NUM_FEPS 273 with 35 cells processed and 3136 slack improved
OPT-1001 : End path based optimization;  1.874994s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (49.2%)

OPT-1001 : Current memory(MB): used = 543, reserve = 527, peak = 545.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352357s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8847/10287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 753192, over cnt = 180(0%), over = 292, worst = 5
PHY-1002 : len = 754632, over cnt = 70(0%), over = 78, worst = 3
PHY-1002 : len = 755320, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 755656, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 755696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.611248s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (23.0%)

PHY-1001 : Congestion index: top1 = 50.17, top5 = 44.35, top10 = 40.97, top15 = 38.84.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.371908s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3561 TNS -160733 NUM_FEPS 282
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3561ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10287 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10287 nets
OPT-1001 : End physical optimization;  9.551793s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (45.6%)

RUN-1003 : finish command "place" in  29.488567s wall, 11.328125s user + 0.375000s system = 11.703125s CPU (39.7%)

RUN-1004 : used memory is 481 MB, reserved memory is 464 MB, peak memory is 545 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.124108s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (76.4%)

RUN-1004 : used memory is 482 MB, reserved memory is 464 MB, peak memory is 545 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4555 instances
RUN-1001 : 2216 mslices, 2209 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10287 nets
RUN-1001 : 5437 nets have 2 pins
RUN-1001 : 3409 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 361 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44984, tnet num: 10285, tinst num: 4553, tnode num: 52805, tedge num: 76041.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2216 mslices, 2209 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719816, over cnt = 1460(4%), over = 2441, worst = 7
PHY-1002 : len = 729168, over cnt = 865(2%), over = 1269, worst = 6
PHY-1002 : len = 738440, over cnt = 245(0%), over = 357, worst = 6
PHY-1002 : len = 742472, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 742536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.831879s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (43.2%)

PHY-1001 : Congestion index: top1 = 50.91, top5 = 44.10, top10 = 40.56, top15 = 38.43.
PHY-1001 : End global routing;  1.022838s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (44.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 545, reserve = 530, peak = 549.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 803, reserve = 791, peak = 803.
PHY-1001 : End build detailed router design. 2.775888s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (51.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 121248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.468103s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (43.6%)

PHY-1001 : Current memory(MB): used = 837, reserve = 826, peak = 837.
PHY-1001 : End phase 1; 1.473675s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (43.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9454e+06, over cnt = 888(0%), over = 892, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 842, reserve = 829, peak = 842.
PHY-1001 : End initial routed; 29.308991s wall, 13.062500s user + 0.093750s system = 13.156250s CPU (44.9%)

PHY-1001 : Update timing.....
PHY-1001 : 314/9656(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.694   |  -1023.669  |  372  
RUN-1001 :   Hold   |   0.130   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.611182s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (45.6%)

PHY-1001 : Current memory(MB): used = 851, reserve = 838, peak = 851.
PHY-1001 : End phase 2; 30.920274s wall, 13.796875s user + 0.093750s system = 13.890625s CPU (44.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 36 pins with SWNS -4.576ns STNS -996.773ns FEP 372.
PHY-1001 : End OPT Iter 1; 0.173435s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.0%)

PHY-1022 : len = 1.94549e+06, over cnt = 911(0%), over = 915, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.309666s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (45.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91007e+06, over cnt = 250(0%), over = 253, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.492307s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (60.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90766e+06, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.393776s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90757e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.199748s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90742e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.130086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.0%)

PHY-1001 : Update timing.....
PHY-1001 : 317/9656(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.576   |  -998.691  |  372  
RUN-1001 :   Hold   |   0.132   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.621639s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (38.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 273 feed throughs used by 144 nets
PHY-1001 : End commit to database; 1.167823s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (48.2%)

PHY-1001 : Current memory(MB): used = 914, reserve = 904, peak = 914.
PHY-1001 : End phase 3; 5.509927s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (45.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.576ns STNS -997.075ns FEP 372.
PHY-1001 : End OPT Iter 1; 0.184060s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.5%)

PHY-1022 : len = 1.90746e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.308825s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.576ns, -997.075ns, 372}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90742e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.107600s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.6%)

PHY-1001 : Update timing.....
PHY-1001 : 317/9656(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.576   |  -999.336  |  372  
RUN-1001 :   Hold   |   0.132   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.613399s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (61.0%)

PHY-1001 : Current memory(MB): used = 919, reserve = 909, peak = 919.
PHY-1001 : End phase 4; 2.054893s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (56.3%)

PHY-1003 : Routed, final wirelength = 1.90742e+06
PHY-1001 : Current memory(MB): used = 919, reserve = 909, peak = 919.
PHY-1001 : End export database. 0.027990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  43.010604s wall, 19.671875s user + 0.140625s system = 19.812500s CPU (46.1%)

RUN-1003 : finish command "route" in  45.414956s wall, 20.875000s user + 0.156250s system = 21.031250s CPU (46.3%)

RUN-1004 : used memory is 867 MB, reserved memory is 857 MB, peak memory is 919 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8083   out of  19600   41.24%
#reg                     3123   out of  19600   15.93%
#le                      8551
  #lut only              5428   out of   8551   63.48%
  #reg only               468   out of   8551    5.47%
  #lut&reg               2655   out of   8551   31.05%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1618
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    249
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    248
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8551   |7360    |723     |3135    |23      |3       |
|  ISP                       |AHBISP                                        |1364   |702     |339     |762     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |611    |268     |145     |337     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |75     |26      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |68     |32      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |6       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |64     |26      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |3       |0       |5       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |63     |30      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                |bypass                                        |126    |86      |40      |35      |0       |0       |
|    u_demosaic              |demosaic                                      |438    |195     |142     |288     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |107    |36      |31      |77      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |81     |36      |27      |50      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |78     |34      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |85     |41      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                         |20     |20      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |10     |10      |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |10     |6       |4       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |10     |6       |4       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |8      |8       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |41     |41      |0       |24      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |33     |20      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |2       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |12     |12      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |131    |70      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |8      |0       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |22      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |28      |0       |31      |0       |0       |
|  kb                        |Keyboard                                      |88     |72      |16      |42      |0       |0       |
|  sd_reader                 |sd_reader                                     |690    |582     |100     |341     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |312    |274     |34      |159     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |812    |616     |124     |418     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |431    |285     |78      |285     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |158    |94      |24      |120     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |13     |13      |0       |13      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |20      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |32      |0       |35      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |176    |118     |30      |134     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |32     |17      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |34      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |372    |322     |46      |129     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |59     |47      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |62     |62      |0       |11      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |46     |38      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |116    |98      |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |89     |77      |12      |36      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5165   |5108    |51      |1333    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |88      |65      |32      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5391  
    #2          2       2030  
    #3          3       777   
    #4          4       602   
    #5        5-10      891   
    #6        11-50     525   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.17            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.370527s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (76.4%)

RUN-1004 : used memory is 868 MB, reserved memory is 858 MB, peak memory is 923 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44984, tnet num: 10285, tinst num: 4553, tnode num: 52805, tedge num: 76041.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4553
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10287, pip num: 121085
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 273
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3121 valid insts, and 327585 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.892098s wall, 94.484375s user + 0.953125s system = 95.437500s CPU (600.5%)

RUN-1004 : used memory is 923 MB, reserved memory is 919 MB, peak memory is 1097 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_163741.log"
