
---------- Begin Simulation Statistics ----------
final_tick                                   76281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 502802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683364                       # Number of bytes of host memory used
host_op_rate                                   574461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                             2936096060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12974                       # Number of instructions simulated
sim_ops                                         14910                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    76281000                       # Number of ticks simulated
system.cpu.Branches                              2554                       # Number of branches fetched
system.cpu.committedInsts                       12974                       # Number of instructions committed
system.cpu.committedOps                         14910                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            76281                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               76280.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                51453                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                8103                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1785                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         492                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 13050                       # Number of integer alu accesses
system.cpu.num_int_insts                        13050                       # number of integer instructions
system.cpu.num_int_register_reads               21162                       # number of times the integer registers were read
system.cpu.num_int_register_writes               8879                       # number of times the integer registers were written
system.cpu.num_load_insts                        2304                       # Number of load instructions
system.cpu.num_mem_refs                          4689                       # number of memory refs
system.cpu.num_store_insts                       2385                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     10306     68.32%     68.32% # Class of executed instruction
system.cpu.op_class::IntMult                       69      0.46%     68.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.14%     68.92% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.92% # Class of executed instruction
system.cpu.op_class::MemRead                     2304     15.27%     84.19% # Class of executed instruction
system.cpu.op_class::MemWrite                    2385     15.81%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      15085                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           50                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 444                       # Request fanout histogram
system.membus.respLayer1.occupancy            2210000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              444656                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              70                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        20928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  31872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032538                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.177617                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    446     96.75%     96.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      3.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             572000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            513000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            870000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                       19                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::total                      19                       # number of overall hits
system.l2.demand_misses::.cpu.inst                276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                166                       # number of demand (read+write) misses
system.l2.demand_misses::total                    442                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               276                       # number of overall misses
system.l2.overall_misses::.cpu.data               166                       # number of overall misses
system.l2.overall_misses::total                   442                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         35810000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13454000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        35810000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.951724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.970760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.958785                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.951724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.970760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.958785                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        81000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81048.192771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81018.099548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        81000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81048.192771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81018.099548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     16836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26970000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     16836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26970000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.970760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.958785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.970760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.958785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        61000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61048.192771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61018.099548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        61000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61048.192771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61018.099548                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  70                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        81000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        81000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        61000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        61000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.951724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        81000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        81000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     16836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        61000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        61000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81083.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81083.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61083.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61083.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.856795                       # Cycle average of tags in use
system.l2.tags.total_refs                         496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       442                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.122172                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     63000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       150.326675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       105.530120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007808                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.013489                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4410                       # Number of tag accesses
system.l2.tags.data_accesses                     4410                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 442                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         231564872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         139274524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370839396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    231564872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231564872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        231564872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        139274524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            370839396                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        76281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14812                       # number of overall hits
system.cpu.icache.overall_hits::total           14812                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          290                       # number of overall misses
system.cpu.icache.overall_misses::total           290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24120000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24120000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24120000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24120000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019203                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019203                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83172.413793                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23540000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23540000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81172.413793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81172.413793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81172.413793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81172.413793                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14812                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23540000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23540000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81172.413793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81172.413793                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           145.517391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               290                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.075862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             84000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   145.517391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.284214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.284214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30494                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4310                       # number of overall hits
system.cpu.dcache.overall_hits::total            4310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          174                       # number of overall misses
system.cpu.dcache.overall_misses::total           174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13974000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13974000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4484                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4484                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84180.722892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84180.722892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80310.344828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80310.344828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14086000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14086000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038136                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82315.151515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82315.151515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82374.269006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82374.269006                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82854.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82854.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.043578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043578                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81073.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81073.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           70                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6020000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        86000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        86000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       504000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        84000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        84000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     76281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.808289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.625731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.808289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.105282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.105282                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.166992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9283                       # Number of data accesses

---------- End Simulation Statistics   ----------
