// Seed: 1601084310
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (negedge id_4 => (id_5 +: id_4)) = (id_5, id_1  : id_1  : id_3);
    specparam id_6 = id_5 & id_1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wor id_0,
    output wor id_1
    , id_5,
    input supply0 id_2,
    output wand id_3
);
  wire id_6;
  assign id_3 = 1;
  wire id_7;
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule : SymbolIdentifier
